Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Sat Aug  9 20:33:22 2025

Top Model           : top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 94.14%
Constraint File     : C:/Users/Administrator/Desktop/lab_ex_6_tf_sdram_hdmi/top.sdc;
Confidence          : Routed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -6.565ns, STNS: -295.981ns
	HWNS: 0.005ns, HTNS: 0.000ns
	Period Check WNS: 0.000ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000          456   ext_mem_clk
           clk1:      100.000          270   sd_card_clk
           clk2:       25.000          196   video_clk
           clk3:      125.000           34   video_pll_m0/pll_inst.clkc[1]
           clk4:       50.000           29   clk
           clk5:      125.000            1   sys_pll_m0/pll_inst.clkc[2]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                21.130          47.326           -6.565   -210.080            0.012      0.000            0.480              456                8             no       no
       clk1           local            0.000      5.000                10.000         100.000                10.200          98.039           -0.040     -0.068            0.032      0.000            0.326              270                8             no       no
       clk2           local            0.000     20.000                40.000          25.000                 8.715         114.745            6.257      0.000            0.095      0.000            0.326              196                9             no       no
       clk3           local            0.000      4.000                 8.000         125.000                 3.546         282.008            4.454      0.000            0.223      0.000            0.480               34                1             no       no
       clk4           local            0.000     10.000                20.000          50.000                 5.862         170.590            7.069      0.000            0.005      0.000            0.326               29                4             no       no
       clk5           local            4.000      0.000                 8.000         125.000                14.034          71.256           -3.017    -85.833            3.874      0.000            0.000                1                1             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     ext_mem_clk -> ext_mem_clk
Type           :     Self
From Clock     :     ext_mem_clk
To Clock       :     ext_mem_clk
Min Period     :     7.884ns
Fmax           :     126.839MHz

Statistics:
Max            : SWNS      0.116ns, STNS      0.000ns,         0 Viol Endpoints,       832 Total Endpoints,      1876 Paths Analyzed
Min            : HWNS      0.012ns, HTNS      0.000ns,         0 Viol Endpoints,       832 Total Endpoints,      1876 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.116ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 7.604ns (cell 4.050ns (53%), net 3.554ns (47%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( ADDER=5  LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x022y018z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.q[0]
net (fo=5)                              0.950          2.965          net: frame_read_write_m0/write_buf/rd_addr[7],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.b[0]
ADDER               x023y015z0          0.740    f     3.705       1  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.861          4.566          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x018y010z2          0.836    f     5.402       2  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.402          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x018y010z3          0.387    f     5.789       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fx[0]
net (fo=1)                              0.607          6.396          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[12],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.b[1]
ADDER               x018y011z0          0.539    f     6.935       4  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          6.935          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x018y011z1          0.073    f     7.008          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          7.008          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x018y012z0          0.073    f     7.081          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          7.081          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x018y012z1          0.073    f     7.154          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.154          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x018y013z0          0.073    f     7.227          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.227          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x018y013z1          0.144    f     7.371       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.671          8.042          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_5d_reg[5]_syn_4.a[0]
LUT5                x017y020z3          0.424    f     8.466       6  pin: U3/u2_ram/u2_wrrd/app_wr_din_5d_reg[5]_syn_4.f[0]
net (fo=3)                              0.465          8.931          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[0]
LUT5 (reg)          x017y022z3          0.542    f     9.473       7  net: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r,  ../../src/frame_fifo_read.v(67)
--------------------------------------------------------------------  ---------------
Arrival                                                9.473               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.116               

Slack               : 0.116ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 7.604ns (cell 4.050ns (53%), net 3.554ns (47%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( ADDER=5  LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x022y018z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.q[0]
net (fo=5)                              0.950          2.965          net: frame_read_write_m0/write_buf/rd_addr[7],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.b[0]
ADDER               x023y015z0          0.740    f     3.705       1  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.861          4.566          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x018y010z2          0.836    f     5.402       2  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.402          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x018y010z3          0.387    f     5.789       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fx[0]
net (fo=1)                              0.607          6.396          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[12],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.b[1]
ADDER               x018y011z0          0.539    f     6.935       4  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          6.935          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x018y011z1          0.073    f     7.008          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          7.008          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x018y012z0          0.073    f     7.081          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          7.081          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x018y012z1          0.073    f     7.154          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.154          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x018y013z0          0.073    f     7.227          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.227          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x018y013z1          0.144    f     7.371       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.671          8.042          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_5d_reg[5]_syn_4.a[0]
LUT5                x017y020z3          0.424    f     8.466       6  pin: U3/u2_ram/u2_wrrd/app_wr_din_5d_reg[5]_syn_4.f[0]
net (fo=3)                              0.465          8.931          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.a[1]
LUT4 (reg)          x017y022z3          0.542    f     9.473       7  net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[2],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                9.473               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.116               

Slack               : 0.125ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_len_latch_reg[12]_syn_7.a[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 7.595ns (cell 4.050ns (53%), net 3.545ns (47%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( ADDER=5  LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x022y018z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.q[0]
net (fo=5)                              0.950          2.965          net: frame_read_write_m0/write_buf/rd_addr[7],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.b[0]
ADDER               x023y015z0          0.740    f     3.705       1  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.861          4.566          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x018y010z2          0.836    f     5.402       2  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.402          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x018y010z3          0.387    f     5.789       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fx[0]
net (fo=1)                              0.607          6.396          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[12],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.b[1]
ADDER               x018y011z0          0.539    f     6.935       4  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          6.935          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x018y011z1          0.073    f     7.008          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          7.008          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x018y012z0          0.073    f     7.081          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          7.081          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x018y012z1          0.073    f     7.154          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.154          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x018y013z0          0.073    f     7.227          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.227          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x018y013z1          0.144    f     7.371       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.671          8.042          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_5d_reg[5]_syn_4.a[0]
LUT5                x017y020z3          0.424    f     8.466       6  pin: U3/u2_ram/u2_wrrd/app_wr_din_5d_reg[5]_syn_4.f[0]
net (fo=3)                              0.456          8.922          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_len_latch_reg[12]_syn_7.a[0]
LUT5 (reg)          x018y020z3          0.542    f     9.464       7  net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[3],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                9.464               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_len_latch_reg[12]_syn_7.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.125               

Slack               : 0.294ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.a[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 7.426ns (cell 4.034ns (54%), net 3.392ns (46%))
Clock Skew          : 0.064ns
Logic Level         : 7 ( ADDER=5  LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x022y018z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.q[0]
net (fo=5)                              0.950          2.965          net: frame_read_write_m0/write_buf/rd_addr[7],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.b[0]
ADDER               x023y015z0          0.740    f     3.705       1  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.861          4.566          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x018y010z2          0.836    f     5.402       2  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.402          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x018y010z3          0.387    f     5.789       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fx[0]
net (fo=1)                              0.607          6.396          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[12],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.b[1]
ADDER               x018y011z0          0.539    f     6.935       4  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          6.935          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x018y011z1          0.073    f     7.008          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          7.008          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x018y012z0          0.073    f     7.081          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          7.081          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x018y012z1          0.073    f     7.154          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.154          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x018y013z0          0.073    f     7.227          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.227          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x018y013z1          0.144    f     7.371       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.515          7.886          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.a[0]
LUT4                x019y016z0          0.408    f     8.294       6  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.f[0]
net (fo=1)                              0.459          8.753          net: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_162,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.a[0]
LUT5 (reg)          x018y015z3          0.542    f     9.295       7  net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[2],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                9.295               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[5]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  0.294               

Slack               : 0.941ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addrb[12] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 6.645ns (cell 1.973ns (29%), net 4.672ns (71%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  ADDER=2  LUT3=1  EMB=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.q[1]
net (fo=1)                              0.483          2.498          net: frame_read_write_m0/write_buf/shift_wraddr[3],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.a[0]
ADDER               x023y014z0          0.706    f     3.204       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.204          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x023y014z1          0.144    f     3.348       2  pin: frame_read_write_m0/write_buf/sub1_syn_70.f[0]
net (fo=3)                              0.953          4.301          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[5],  ../../src/frame_fifo_write.v(38)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.c[1]
LUT5                x021y012z3          0.348    f     4.649       3  pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.f[1]
net (fo=1)                              0.738          5.387          net: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_2,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.a[0]
LUT5                x021y012z3          0.424    f     5.811       4  pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.f[0]
net (fo=15)                             1.748          7.559          net: frame_read_write_m0/write_buf/rd_en_s,  ../../al_ip/afifo_16_32_256.v(56)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[0]
LUT3                x022y018z1          0.205    r     7.764       5  pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=2)                              0.750          8.514          net: frame_read_write_m0/write_buf/rd_addr_b[8],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addrb[12]
EMB (reg)           x024y018            0.000    f     8.514       6       
--------------------------------------------------------------------  ---------------
Arrival                                                8.514               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clkb
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.124          9.455               
--------------------------------------------------------------------  ---------------
Required                                               9.455               
--------------------------------------------------------------------  ---------------
Slack                                                  0.941               

Slack               : 1.097ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addrb[10] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 6.489ns (cell 1.973ns (30%), net 4.516ns (70%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT5=2  ADDER=2  LUT3=1  EMB=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y014z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[3]_syn_4.q[1]
net (fo=1)                              0.483          2.498          net: frame_read_write_m0/write_buf/shift_wraddr[3],  ../../al_ip/afifo_16_32_256.v(58)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.a[0]
ADDER               x023y014z0          0.706    f     3.204       1  pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          3.204          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER               x023y014z1          0.144    f     3.348       2  pin: frame_read_write_m0/write_buf/sub1_syn_70.f[0]
net (fo=3)                              0.953          4.301          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[5],  ../../src/frame_fifo_write.v(38)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.c[1]
LUT5                x021y012z3          0.348    f     4.649       3  pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.f[1]
net (fo=1)                              0.738          5.387          net: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_2,  NOFILE(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.a[0]
LUT5                x021y012z3          0.424    f     5.811       4  pin: U3/u2_ram/u2_wrrd/app_wr_din_4d_reg[18]_syn_4.f[0]
net (fo=15)                             1.748          7.559          net: frame_read_write_m0/write_buf/rd_en_s,  ../../al_ip/afifo_16_32_256.v(56)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT3                x022y018z1          0.205    r     7.764       5  pin: U3/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=2)                              0.594          8.358          net: frame_read_write_m0/write_buf/rd_addr_b[6],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addrb[10]
EMB (reg)           x024y018            0.000    f     8.358       6       
--------------------------------------------------------------------  ---------------
Arrival                                                8.358               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clkb
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.124          9.455               
--------------------------------------------------------------------  ---------------
Required                                               9.455               
--------------------------------------------------------------------  ---------------
Slack                                                  1.097               

Slack               : 1.203ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[1] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 6.517ns (cell 3.626ns (55%), net 2.891ns (45%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( ADDER=5  LUT5=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x022y018z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.q[0]
net (fo=5)                              0.950          2.965          net: frame_read_write_m0/write_buf/rd_addr[7],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.b[0]
ADDER               x023y015z0          0.740    f     3.705       1  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.861          4.566          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x018y010z2          0.836    f     5.402       2  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.402          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x018y010z3          0.387    f     5.789       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fx[0]
net (fo=1)                              0.607          6.396          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[12],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.b[1]
ADDER               x018y011z0          0.539    f     6.935       4  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          6.935          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x018y011z1          0.073    f     7.008          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          7.008          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x018y012z0          0.073    f     7.081          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          7.081          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x018y012z1          0.073    f     7.154          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.154          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x018y013z0          0.073    f     7.227          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.227          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x018y013z1          0.144    f     7.371       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.473          7.844          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[1]
LUT5 (reg)          x019y015z3          0.542    f     8.386       6  net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r,  ../../src/frame_fifo_write.v(66)
--------------------------------------------------------------------  ---------------
Arrival                                                8.386               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  1.203               

Slack               : 1.208ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 6.512ns (cell 3.626ns (55%), net 2.886ns (45%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( ADDER=5  LUT5=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x022y018z0          0.146    r     2.015          pin: frame_read_write_m0/write_buf/rd_addr_reg[8]_syn_4.q[0]
net (fo=5)                              0.950          2.965          net: frame_read_write_m0/write_buf/rd_addr[7],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.b[0]
ADDER               x023y015z0          0.740    f     3.705       1  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.861          4.566          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x018y010z2          0.836    f     5.402       2  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          5.402          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_116,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x018y010z3          0.387    f     5.789       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_130.fx[0]
net (fo=1)                              0.607          6.396          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[12],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.b[1]
ADDER               x018y011z0          0.539    f     6.935       4  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          6.935          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER               x018y011z1          0.073    f     7.008          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          7.008          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER               x018y012z0          0.073    f     7.081          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          7.081          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER               x018y012z1          0.073    f     7.154          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          7.154          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER               x018y013z0          0.073    f     7.227          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          7.227          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x018y013z1          0.144    f     7.371       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=4)                              0.468          7.839          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[0]
LUT5 (reg)          x019y015z3          0.542    f     8.381       6  net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[3],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                8.381               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.124          9.589               
--------------------------------------------------------------------  ---------------
Required                                               9.589               
--------------------------------------------------------------------  ---------------
Slack                                                  1.208               

Slack               : 1.803ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.cea (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 5.783ns (cell 2.146ns (37%), net 3.637ns (63%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( ADDER=4  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y026z0          0.146    r     2.015          pin: frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_4.q[1]
net (fo=6)                              1.343          3.358          net: frame_read_write_m0/read_buf/wr_addr[4],  ../../al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/sub0_syn_67.a[1]
ADDER               x022y024z0          0.627    f     3.985       1  pin: frame_read_write_m0/read_buf/sub0_syn_67.fco
net (fo=1)                              0.000          3.985          net: frame_read_write_m0/read_buf/sub0_syn_44,  ../../al_ip/afifo_32_16_256.v(148)
                                                                      pin: frame_read_write_m0/read_buf/sub0_syn_70.fci
ADDER               x022y024z1          0.073    f     4.058          pin: frame_read_write_m0/read_buf/sub0_syn_70.fco
net (fo=1)                              0.000          4.058          net: frame_read_write_m0/read_buf/sub0_syn_46,  ../../al_ip/afifo_32_16_256.v(148)
                                                                      pin: frame_read_write_m0/read_buf/sub0_syn_73.fci
ADDER               x022y025z0          0.355    f     4.413       2  pin: frame_read_write_m0/read_buf/sub0_syn_73.f[1]
net (fo=2)                              0.468          4.881          net: frame_read_write_m0/frame_fifo_read_m0/wrusedw[8],  ../../src/frame_fifo_read.v(40)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_47.b[1]
ADDER               x021y023z0          0.539    f     5.420       3  pin: frame_read_write_m0/read_buf/lt0_syn_47.fco
net (fo=1)                              0.000          5.420          net: frame_read_write_m0/read_buf/lt0_syn_21,  ../../al_ip/afifo_32_16_256.v(154)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_49.fci
ADDER               x021y023z1          0.144    f     5.564       4  pin: frame_read_write_m0/read_buf/lt0_syn_49.f[0]
net (fo=1)                              0.456          6.020          net: frame_read_write_m0/read_buf/full_flag,  ../../al_ip/afifo_32_16_256.v(32)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[5]_syn_4.d[0]
LUT2                x022y024z3          0.262    r     6.282       5  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[5]_syn_4.f[0]
net (fo=8)                              1.370          7.652          net: frame_read_write_m0/read_buf/wr_en_s,  ../../al_ip/afifo_32_16_256.v(55)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.cea
EMB (reg)           x024y027            0.000    f     7.652               
--------------------------------------------------------------------  ---------------
Arrival                                                7.652               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clka
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          9.431               
clock uncertainty                      -0.100          9.331               
clock pessimism                         0.124          9.455               
--------------------------------------------------------------------  ---------------
Required                                               9.455               
--------------------------------------------------------------------  ---------------
Slack                                                  1.803               

Slack               : 2.076ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_addr_reg[1]_syn_3.ce (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 5.687ns (cell 2.233ns (39%), net 3.454ns (61%))
Clock Skew          : 0.021ns
Logic Level         : 5 ( ADDER=4  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y026z0          0.146    r     2.015          pin: frame_read_write_m0/read_buf/wr_addr_reg[4]_syn_4.q[1]
net (fo=6)                              1.343          3.358          net: frame_read_write_m0/read_buf/wr_addr[4],  ../../al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/sub0_syn_67.a[1]
ADDER               x022y024z0          0.627    f     3.985       1  pin: frame_read_write_m0/read_buf/sub0_syn_67.fco
net (fo=1)                              0.000          3.985          net: frame_read_write_m0/read_buf/sub0_syn_44,  ../../al_ip/afifo_32_16_256.v(148)
                                                                      pin: frame_read_write_m0/read_buf/sub0_syn_70.fci
ADDER               x022y024z1          0.073    f     4.058          pin: frame_read_write_m0/read_buf/sub0_syn_70.fco
net (fo=1)                              0.000          4.058          net: frame_read_write_m0/read_buf/sub0_syn_46,  ../../al_ip/afifo_32_16_256.v(148)
                                                                      pin: frame_read_write_m0/read_buf/sub0_syn_73.fci
ADDER               x022y025z0          0.355    f     4.413       2  pin: frame_read_write_m0/read_buf/sub0_syn_73.f[1]
net (fo=2)                              0.468          4.881          net: frame_read_write_m0/frame_fifo_read_m0/wrusedw[8],  ../../src/frame_fifo_read.v(40)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_47.b[1]
ADDER               x021y023z0          0.539    f     5.420       3  pin: frame_read_write_m0/read_buf/lt0_syn_47.fco
net (fo=1)                              0.000          5.420          net: frame_read_write_m0/read_buf/lt0_syn_21,  ../../al_ip/afifo_32_16_256.v(154)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_49.fci
ADDER               x021y023z1          0.144    f     5.564       4  pin: frame_read_write_m0/read_buf/lt0_syn_49.f[0]
net (fo=1)                              0.456          6.020          net: frame_read_write_m0/read_buf/full_flag,  ../../al_ip/afifo_32_16_256.v(32)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[5]_syn_4.d[0]
LUT2                x022y024z3          0.262    r     6.282       5  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[5]_syn_4.f[0]
net (fo=8)                              1.187          7.469          net: frame_read_write_m0/read_buf/wr_en_s,  ../../al_ip/afifo_32_16_256.v(55)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[1]_syn_3.ce
reg                 x025y026z2          0.087    r     7.556               
--------------------------------------------------------------------  ---------------
Arrival                                                7.556               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[1]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  2.076               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.012ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.sr (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.394ns (cell 0.161ns (40%), net 0.233ns (60%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x015y024z2          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.q[0]
net (fo=5)                              0.233          1.676          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.sr
reg                 x015y025z2          0.052    f     1.728               
--------------------------------------------------------------------  ---------------
Arrival                                                1.728               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.012               

Slack               : 0.030ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[8]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addra[11] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.375ns (cell 0.109ns (29%), net 0.266ns (71%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y027z0          0.109    f     1.443          pin: frame_read_write_m0/read_buf/wr_addr_reg[8]_syn_4.q[0]
net (fo=6)                              0.266          1.709          net: frame_read_write_m0/read_buf/wr_addr[7],  ../../al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addra[11]
EMB (reg)           x024y027            0.000    f     1.709       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.709               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.030               

Slack               : 0.037ns
Begin Point         : frame_read_write_m0/read_buf/wr_addr_reg[1]_syn_3.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addra[4] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.382ns (cell 0.109ns (28%), net 0.273ns (72%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_addr_reg[1]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y026z2          0.109    f     1.443          pin: frame_read_write_m0/read_buf/wr_addr_reg[1]_syn_3.q[0]
net (fo=6)                              0.273          1.716          net: frame_read_write_m0/read_buf/wr_addr[1],  ../../al_ip/afifo_32_16_256.v(53)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addra[4]
EMB (reg)           x024y018            0.000    f     1.716       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.716               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.037               

Slack               : 0.113ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_w_rst0_reg_syn_4.sr (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.511ns (cell 0.161ns (31%), net 0.350ns (69%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x015y024z2          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.q[0]
net (fo=5)                              0.350          1.793          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst0_reg_syn_4.sr
reg                 x014y026z2          0.052    f     1.845               
--------------------------------------------------------------------  ---------------
Arrival                                                1.845               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst0_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.113               

Slack               : 0.148ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_r_rst0_reg_syn_4.sr (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.516ns (cell 0.161ns (31%), net 0.355ns (69%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.355          1.798          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst0_reg_syn_4.sr
reg                 x019y028z2          0.052    f     1.850               
--------------------------------------------------------------------  ---------------
Arrival                                                1.850               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst0_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.118          1.702               
--------------------------------------------------------------------  ---------------
Required                                               1.702               
--------------------------------------------------------------------  ---------------
Slack                                                  0.148               

Slack               : 0.205ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.sr (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.603ns (cell 0.161ns (26%), net 0.442ns (74%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.442          1.885          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.sr
reg                 x017y028z1          0.052    f     1.937               
--------------------------------------------------------------------  ---------------
Arrival                                                1.937               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.088          1.732               
--------------------------------------------------------------------  ---------------
Required                                               1.732               
--------------------------------------------------------------------  ---------------
Slack                                                  0.205               

Slack               : 0.214ns
Begin Point         : U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[18]_syn_3.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[20]_syn_3.mi[1] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[18]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x004y021z2          0.109    f     1.443          pin: U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[18]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: U3/u2_ram/u1_init_ref/sdr_init_cnt[19],  ../../src/sdram/enc_file/sdr_init_ref.enc.v(43)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[20]_syn_3.mi[1]
reg                 x003y021z1          0.095    f     1.754          net: U3/u2_ram/u1_init_ref/sdr_init_cnt[20],  ../../src/sdram/enc_file/sdr_init_ref.enc.v(43)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_init_cnt_reg[20]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[12]_syn_3.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[14]_syn_3.mi[1] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[12]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x006y023z2          0.109    f     1.443          pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[12]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft[13],  ../../src/sdram/enc_file/sdr_init_ref.enc.v(46)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[14]_syn_3.mi[1]
reg                 x007y023z0          0.095    f     1.754          net: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft[14],  ../../src/sdram/enc_file/sdr_init_ref.enc.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u1_init_ref/sdr_ref_ack_sft_reg[14]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/App_rd_addr_r_reg[11]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/u2_ram/u2_wrrd/app_rd_addr_1d_reg[11]_syn_3.mi[1] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_addr_r_reg[11]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x011y017z3          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_addr_r_reg[11]_syn_4.q[1]
net (fo=2)                              0.216          1.659          net: frame_read_write_m0/frame_fifo_read_m0/App_rd_addr[11],  ../../src/frame_fifo_read.v(28)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_1d_reg[11]_syn_3.mi[1]
reg                 x011y018z1          0.095    f     1.754          net: U3/u2_ram/u2_wrrd/app_rd_addr_1d[11],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_1d_reg[11]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : U3/u2_ram/u2_wrrd/app_rd_addr_2d_reg[1]_syn_3.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/u2_ram/u2_wrrd/app_rd_addr_3d_reg[1]_syn_3.mi[1] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_2d_reg[1]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x011y015z3          0.109    f     1.443          pin: U3/u2_ram/u2_wrrd/app_rd_addr_2d_reg[1]_syn_3.q[1]
net (fo=1)                              0.216          1.659          net: U3/u2_ram/u2_wrrd/app_rd_addr_2d[1],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_3d_reg[1]_syn_3.mi[1]
reg                 x012y015z2          0.095    f     1.754          net: U3/u2_ram/u2_wrrd/app_rd_addr_3d[1],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_rd_addr_3d_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> sd_card_clk
Type           :     Self
From Clock     :     sd_card_clk
To Clock       :     sd_card_clk
Min Period     :     8.492ns
Fmax           :     117.758MHz

Statistics:
Max            : SWNS      1.508ns, STNS      0.000ns,         0 Viol Endpoints,       640 Total Endpoints,      1946 Paths Analyzed
Min            : HWNS      0.032ns, HTNS      0.000ns,         0 Viol Endpoints,       640 Total Endpoints,      1946 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.508ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]_syn_4.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.212ns (cell 3.177ns (38%), net 5.035ns (62%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( LUT4=5  LUT5=2  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y040z2          0.146    r     2.015          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.q[0]
net (fo=4)                              0.782          2.797          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[6],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.a[1]
LUT4                x010y040z3          0.424    f     3.221       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.456          3.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     3.939       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.738          4.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     5.101       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.456          5.557          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     5.965       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.757          6.722          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     6.984       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.470          7.454          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     7.716       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.606          8.322          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_27.a[1]
LUT5                x012y040z0          0.618    f     8.940       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_27.fx[0]
net (fo=2)                              0.770          9.710          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_13,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]_syn_4.d[0]
LUT2 (reg)          x012y040z3          0.371    r    10.081       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[1],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                               10.081               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.045          1.681          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                  1.508               

Slack               : 1.508ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]_syn_4.d[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.212ns (cell 3.177ns (38%), net 5.035ns (62%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( LUT4=5  LUT5=2  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y040z2          0.146    r     2.015          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.q[0]
net (fo=4)                              0.782          2.797          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[6],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.a[1]
LUT4                x010y040z3          0.424    f     3.221       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.456          3.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     3.939       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.738          4.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     5.101       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.456          5.557          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     5.965       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.757          6.722          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     6.984       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.470          7.454          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     7.716       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.606          8.322          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_27.a[0]
LUT5                x012y040z0          0.618    f     8.940       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_27.fx[0]
net (fo=2)                              0.770          9.710          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_13,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]_syn_4.d[1]
LUT2 (reg)          x012y040z3          0.371    r    10.081       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[9],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                               10.081               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.045          1.681          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                  1.508               

Slack               : 1.885ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.835ns (cell 2.764ns (35%), net 5.071ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( LUT4=6  LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y040z2          0.146    r     2.015          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.q[0]
net (fo=4)                              0.782          2.797          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[6],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.a[1]
LUT4                x010y040z3          0.424    f     3.221       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.456          3.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     3.939       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.738          4.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     5.101       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.456          5.557          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     5.965       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.757          6.722          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     6.984       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.470          7.454          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     7.716       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.606          8.322          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.d[1]
LUT4                x012y040z1          0.205    r     8.527       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[1]
net (fo=13)                             0.806          9.333          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.d[0]
LUT2 (reg)          x011y039z3          0.371    r     9.704       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[5],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.704               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.045          1.681          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                  1.885               

Slack               : 1.885ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.d[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.835ns (cell 2.764ns (35%), net 5.071ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( LUT4=6  LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y040z2          0.146    r     2.015          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.q[0]
net (fo=4)                              0.782          2.797          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[6],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.a[1]
LUT4                x010y040z3          0.424    f     3.221       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.456          3.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     3.939       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.738          4.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     5.101       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.456          5.557          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     5.965       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.757          6.722          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     6.984       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.470          7.454          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     7.716       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.606          8.322          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.d[1]
LUT4                x012y040z1          0.205    r     8.527       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[1]
net (fo=13)                             0.806          9.333          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.d[1]
LUT2 (reg)          x011y039z3          0.371    r     9.704       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[3],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.704               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.045          1.681          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                  1.885               

Slack               : 1.885ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.835ns (cell 2.764ns (35%), net 5.071ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( LUT4=6  LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y040z2          0.146    r     2.015          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.q[0]
net (fo=4)                              0.782          2.797          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[6],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.a[1]
LUT4                x010y040z3          0.424    f     3.221       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.456          3.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     3.939       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.738          4.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     5.101       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.456          5.557          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     5.965       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.757          6.722          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     6.984       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.470          7.454          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     7.716       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.606          8.322          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.d[1]
LUT4                x012y040z1          0.205    r     8.527       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[1]
net (fo=13)                             0.806          9.333          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.d[0]
LUT2 (reg)          x011y039z2          0.371    r     9.704       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[8],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.704               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.045          1.681          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                  1.885               

Slack               : 1.885ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.d[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.835ns (cell 2.764ns (35%), net 5.071ns (65%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( LUT4=6  LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y040z2          0.146    r     2.015          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.q[0]
net (fo=4)                              0.782          2.797          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[6],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.a[1]
LUT4                x010y040z3          0.424    f     3.221       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.456          3.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     3.939       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.738          4.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     5.101       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.456          5.557          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     5.965       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.757          6.722          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     6.984       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.470          7.454          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     7.716       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.606          8.322          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.d[1]
LUT4                x012y040z1          0.205    r     8.527       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[1]
net (fo=13)                             0.806          9.333          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.d[1]
LUT2 (reg)          x011y039z2          0.371    r     9.704       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.704               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.045          1.681          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7]_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.124         11.589               
--------------------------------------------------------------------  ---------------
Required                                              11.589               
--------------------------------------------------------------------  ---------------
Slack                                                  1.885               

Slack               : 1.901ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_31.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.847ns (cell 2.764ns (35%), net 5.083ns (65%))
Clock Skew          : 0.036ns
Logic Level         : 8 ( LUT4=6  LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y040z2          0.146    r     2.015          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.q[0]
net (fo=4)                              0.782          2.797          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[6],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.a[1]
LUT4                x010y040z3          0.424    f     3.221       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.456          3.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     3.939       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.738          4.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     5.101       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.456          5.557          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     5.965       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.757          6.722          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     6.984       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.470          7.454          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     7.716       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.606          8.322          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.d[1]
LUT4                x012y040z1          0.205    r     8.527       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[1]
net (fo=13)                             0.818          9.345          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_31.d[0]
LUT2 (reg)          x010y041z2          0.371    r     9.716       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.716               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.045          1.681          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_31.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.152         11.617               
--------------------------------------------------------------------  ---------------
Required                                              11.617               
--------------------------------------------------------------------  ---------------
Slack                                                  1.901               

Slack               : 1.901ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.847ns (cell 2.764ns (35%), net 5.083ns (65%))
Clock Skew          : 0.036ns
Logic Level         : 8 ( LUT4=6  LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y040z2          0.146    r     2.015          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.q[0]
net (fo=4)                              0.782          2.797          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[6],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.a[1]
LUT4                x010y040z3          0.424    f     3.221       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.456          3.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     3.939       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.738          4.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     5.101       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.456          5.557          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     5.965       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.757          6.722          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     6.984       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.470          7.454          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     7.716       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.606          8.322          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.d[1]
LUT4                x012y040z1          0.205    r     8.527       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[1]
net (fo=13)                             0.818          9.345          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.d[0]
LUT2 (reg)          x010y041z3          0.371    r     9.716       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[10],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.716               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.045          1.681          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.152         11.617               
--------------------------------------------------------------------  ---------------
Required                                              11.617               
--------------------------------------------------------------------  ---------------
Slack                                                  1.901               

Slack               : 1.901ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.d[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.847ns (cell 2.764ns (35%), net 5.083ns (65%))
Clock Skew          : 0.036ns
Logic Level         : 8 ( LUT4=6  LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y040z2          0.146    r     2.015          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.q[0]
net (fo=4)                              0.782          2.797          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[6],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.a[1]
LUT4                x010y040z3          0.424    f     3.221       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.456          3.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     3.939       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.738          4.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     5.101       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.456          5.557          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     5.965       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.757          6.722          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     6.984       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.470          7.454          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     7.716       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.606          8.322          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.d[1]
LUT4                x012y040z1          0.205    r     8.527       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[1]
net (fo=13)                             0.818          9.345          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.d[1]
LUT2 (reg)          x010y041z3          0.371    r     9.716       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[13],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.716               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.045          1.681          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.152         11.617               
--------------------------------------------------------------------  ---------------
Required                                              11.617               
--------------------------------------------------------------------  ---------------
Slack                                                  1.901               

Slack               : 1.995ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[14]_syn_4.d[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.753ns (cell 2.707ns (34%), net 5.046ns (66%))
Clock Skew          : 0.036ns
Logic Level         : 8 ( LUT4=6  LUT5=1  LUT2=1 )
Max Fanout          : 13
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x010y040z2          0.146    r     2.015          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.q[0]
net (fo=4)                              0.782          2.797          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[6],  ../../src/sd_card/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.a[1]
LUT4                x010y040z3          0.424    f     3.221       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_41.f[1]
net (fo=1)                              0.456          3.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.d[1]
LUT4                x011y042z3          0.262    r     3.939       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[1]
net (fo=1)                              0.738          4.677          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.a[0]
LUT4                x011y042z3          0.424    f     5.101       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_45.f[0]
net (fo=1)                              0.456          5.557          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_8,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.a[0]
LUT4                x012y040z1          0.408    f     5.965       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[0]
net (fo=4)                              0.757          6.722          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.d[1]
LUT4                x013y041z3          0.262    r     6.984       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_33.f[1]
net (fo=5)                              0.470          7.454          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../src/sd_card/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.d[1]
LUT5                x012y042z2          0.262    r     7.716       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_35.f[1]
net (fo=4)                              0.606          8.322          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.d[1]
LUT4                x012y040z1          0.205    r     8.527       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_39.f[1]
net (fo=13)                             0.781          9.308          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[14]_syn_4.d[0]
LUT2 (reg)          x010y041z0          0.314    r     9.622       8  net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[11],  ../../src/sd_card/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                9.622               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.045          1.681          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[14]_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.152         11.617               
--------------------------------------------------------------------  ---------------
Required                                              11.617               
--------------------------------------------------------------------  ---------------
Slack                                                  1.995               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.032ns
Begin Point         : frame_read_write_m0/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addra[6] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.377ns (cell 0.109ns (28%), net 0.268ns (72%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y020z1          0.109    f     1.443          pin: frame_read_write_m0/write_buf/wr_addr_reg[2]_syn_4.q[1]
net (fo=6)                              0.268          1.711          net: frame_read_write_m0/write_buf/wr_addr[2],  ../../al_ip/afifo_16_32_256.v(53)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addra[6]
EMB (reg)           x024y018            0.000    f     1.711       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.711               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.130          1.467          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.032               

Slack               : 0.155ns
Begin Point         : frame_read_write_m0/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addra[6] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.500ns (cell 0.109ns (21%), net 0.391ns (79%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x025y020z1          0.109    f     1.443          pin: frame_read_write_m0/write_buf/wr_addr_reg[2]_syn_4.q[1]
net (fo=6)                              0.391          1.834          net: frame_read_write_m0/write_buf/wr_addr[2],  ../../al_ip/afifo_16_32_256.v(53)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addra[6]
EMB (reg)           x024y018            0.000    f     1.834       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.834               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.130          1.467          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.155               

Slack               : 0.230ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/header_0_reg[6]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.204ns (46%), net 0.232ns (54%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[7]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x018y039z0          0.109    f     1.443          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[7]_syn_4.q[1]
net (fo=11)                             0.232          1.675          net: sd_card_bmp_m0/sd_sec_read_data[7],  ../../src/sd_card_bmp.v(33)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/header_0_reg[6]_syn_4.mi[0]
reg                 x019y039z3          0.095    f     1.770          net: sd_card_bmp_m0/bmp_read_m0/header_0[7],  ../../src/bmp_read.v(34)
--------------------------------------------------------------------  ---------------
Arrival                                                1.770               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.130          1.467          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/header_0_reg[6]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.239ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[3]_syn_4.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x015y039z3          0.109    f     1.443          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[2]_syn_4.q[0]
net (fo=11)                             0.225          1.668          net: sd_card_bmp_m0/sd_sec_read_data[3],  ../../src/sd_card_bmp.v(33)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[3]_syn_4.mi[1]
reg                 x015y037z0          0.095    f     1.763          net: sd_card_bmp_m0/bmp_read_m0/width[3],  ../../src/bmp_read.v(37)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.130          1.467          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.241ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[19]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.dib[2] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.586ns (cell 0.109ns (18%), net 0.477ns (82%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[19]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y029z2          0.109    f     1.443          pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_reg[19]_syn_3.q[0]
net (fo=1)                              0.477          1.920          net: sd_card_bmp_m0/bmp_read_m0/bmp_data[21],  ../../src/bmp_read.v(22)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.dib[2]
EMB (reg)           x024y018            0.000    f     1.920       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.920               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.130          1.467          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.241               

Slack               : 0.246ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[4]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[9]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.204ns (46%), net 0.232ns (54%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[4]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x015y039z0          0.109    f     1.443          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[4]_syn_3.q[0]
net (fo=11)                             0.232          1.675          net: sd_card_bmp_m0/sd_sec_read_data[5],  ../../src/sd_card_bmp.v(33)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[9]_syn_4.mi[0]
reg                 x015y037z3          0.095    f     1.770          net: sd_card_bmp_m0/bmp_read_m0/width[13],  ../../src/bmp_read.v(37)
--------------------------------------------------------------------  ---------------
Arrival                                                1.770               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.130          1.467          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[9]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.246               

Slack               : 0.246ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[5]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[41]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.436ns (cell 0.204ns (46%), net 0.232ns (54%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x018y044z2          0.109    f     1.443          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[5]_syn_4.q[0]
net (fo=10)                             0.232          1.675          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg_syn_1[2],  ../../src/sd_card/sd_card_sec_read_write.v(67)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[41]_syn_4.mi[0]
reg                 x018y042z1          0.095    f     1.770          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len[2],  ../../src/sd_card/sd_card_sec_read_write.v(28)
--------------------------------------------------------------------  ---------------
Arrival                                                1.770               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.130          1.467          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[41]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.246               

Slack               : 0.258ns
Begin Point         : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.640ns (cell 0.161ns (25%), net 0.479ns (75%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x019y027z3          0.109    f     1.443          pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.q[1]
net (fo=26)                             0.479          1.922          net: frame_read_write_m0/write_buf/ram_inst/rsta,  ../../al_ip/afifo_16_32_256.v(376)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.sr
reg                 x019y022z1          0.052    f     1.974               
--------------------------------------------------------------------  ---------------
Arrival                                                1.974               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.130          1.467          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.258               

Slack               : 0.258ns
Begin Point         : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.640ns (cell 0.161ns (25%), net 0.479ns (75%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x019y027z3          0.109    f     1.443          pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.q[1]
net (fo=26)                             0.479          1.922          net: frame_read_write_m0/write_buf/ram_inst/rsta,  ../../al_ip/afifo_16_32_256.v(376)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.sr
reg                 x019y022z0          0.052    f     1.974               
--------------------------------------------------------------------  ---------------
Arrival                                                1.974               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.130          1.467          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.104          1.716               
--------------------------------------------------------------------  ---------------
Required                                               1.716               
--------------------------------------------------------------------  ---------------
Slack                                                  0.258               

Slack               : 0.299ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[0]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/file_len_reg[16]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.568ns (cell 0.204ns (35%), net 0.364ns (65%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 11
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y038z3          0.109    f     1.443          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[0]_syn_3.q[0]
net (fo=11)                             0.364          1.807          net: sd_card_bmp_m0/sd_sec_read_data[1],  ../../src/sd_card_bmp.v(33)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[16]_syn_3.mi[0]
reg                 x017y035z0          0.095    f     1.902          net: sd_card_bmp_m0/bmp_read_m0/file_len[17],  ../../src/bmp_read.v(36)
--------------------------------------------------------------------  ---------------
Arrival                                                1.902               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.130          1.467          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/file_len_reg[16]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.299               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> video_clk
Type           :     Self
From Clock     :     video_clk
To Clock       :     video_clk
Min Period     :     8.213ns
Fmax           :     121.758MHz

Statistics:
Max            : SWNS     31.787ns, STNS      0.000ns,         0 Viol Endpoints,       370 Total Endpoints,       925 Paths Analyzed
Min            : HWNS      0.095ns, HTNS      0.000ns,         0 Viol Endpoints,       370 Total Endpoints,       925 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 31.787ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.933ns (cell 2.950ns (37%), net 4.983ns (63%))
Clock Skew          : 0.064ns
Logic Level         : 9 ( LUT3=6  LUT4=2  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y042z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.q[0]
net (fo=3)                              0.612          2.627          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.c[0]
LUT3                x026y043z3          0.348    f     2.975       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.f[0]
net (fo=1)                              0.594          3.569          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/de_d_reg[18]_syn_4.d[1]
LUT3                x027y043z2          0.262    r     3.831       2  pin: video_delay_m0/de_d_reg[18]_syn_4.f[1]
net (fo=3)                              0.606          4.437          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.d[1]
LUT3                x026y043z3          0.262    r     4.699       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.f[1]
net (fo=2)                              0.738          5.437          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.d[0]
LUT3                x026y043z0          0.205    r     5.642       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.594          6.236          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.d[1]
LUT3                x026y042z3          0.262    r     6.498       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.158          6.656          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.d[0]
LUT3                x026y042z3          0.262    r     6.918       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.f[0]
net (fo=2)                              0.456          7.374          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.a[1]
LUT4                x026y042z0          0.408    f     7.782       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.f[1]
net (fo=5)                              0.631          8.413          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.a[0]
LUT4                x026y040z2          0.424    f     8.837       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.f[0]
net (fo=2)                              0.594          9.431          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]_syn_4.d[1]
LUT2 (reg)          x027y040z2          0.371    r     9.802       9  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.802               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.787               

Slack               : 31.975ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]_syn_4.a[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.745ns (cell 2.697ns (34%), net 5.048ns (66%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( LUT3=6  LUT4=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y042z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.q[0]
net (fo=3)                              0.612          2.627          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.c[0]
LUT3                x026y043z3          0.348    f     2.975       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.f[0]
net (fo=1)                              0.594          3.569          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/de_d_reg[18]_syn_4.d[1]
LUT3                x027y043z2          0.262    r     3.831       2  pin: video_delay_m0/de_d_reg[18]_syn_4.f[1]
net (fo=3)                              0.606          4.437          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.d[1]
LUT3                x026y043z3          0.262    r     4.699       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.f[1]
net (fo=2)                              0.738          5.437          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.d[0]
LUT3                x026y043z0          0.205    r     5.642       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.594          6.236          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.d[1]
LUT3                x026y042z3          0.262    r     6.498       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.158          6.656          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.d[0]
LUT3                x026y042z3          0.262    r     6.918       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.f[0]
net (fo=2)                              0.456          7.374          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.a[1]
LUT4                x026y042z0          0.408    f     7.782       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.f[1]
net (fo=5)                              1.290          9.072          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]_syn_4.a[0]
LUT4 (reg)          x027y040z2          0.542    f     9.614       8  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.614               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.975               

Slack               : 31.994ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_26.b[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.726ns (cell 3.030ns (39%), net 4.696ns (61%))
Clock Skew          : 0.064ns
Logic Level         : 9 ( LUT3=7  LUT4=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y042z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.q[0]
net (fo=3)                              0.612          2.627          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.c[0]
LUT3                x026y043z3          0.348    f     2.975       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.f[0]
net (fo=1)                              0.594          3.569          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/de_d_reg[18]_syn_4.d[1]
LUT3                x027y043z2          0.262    r     3.831       2  pin: video_delay_m0/de_d_reg[18]_syn_4.f[1]
net (fo=3)                              0.606          4.437          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.d[1]
LUT3                x026y043z3          0.262    r     4.699       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.f[1]
net (fo=2)                              0.738          5.437          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.d[0]
LUT3                x026y043z0          0.205    r     5.642       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.594          6.236          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.d[1]
LUT3                x026y042z3          0.262    r     6.498       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.158          6.656          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.d[0]
LUT3                x026y042z3          0.262    r     6.918       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.f[0]
net (fo=2)                              0.456          7.374          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.a[1]
LUT4                x026y042z0          0.408    f     7.782       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.f[1]
net (fo=5)                              0.631          8.413          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.a[1]
LUT4                x026y040z2          0.424    f     8.837       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.f[1]
net (fo=1)                              0.307          9.144          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_26.b[0]
LUT3 (reg)          x027y040z0          0.451    f     9.595       9  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.595               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_26.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 31.994               

Slack               : 32.082ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.a[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.638ns (cell 2.887ns (37%), net 4.751ns (63%))
Clock Skew          : 0.064ns
Logic Level         : 8 ( LUT3=6  LUT5=1  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y042z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.q[0]
net (fo=3)                              0.612          2.627          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.c[0]
LUT3                x026y043z3          0.348    f     2.975       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.f[0]
net (fo=1)                              0.594          3.569          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/de_d_reg[18]_syn_4.d[1]
LUT3                x027y043z2          0.262    r     3.831       2  pin: video_delay_m0/de_d_reg[18]_syn_4.f[1]
net (fo=3)                              0.606          4.437          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.d[1]
LUT3                x026y043z3          0.262    r     4.699       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.f[1]
net (fo=2)                              0.738          5.437          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.d[0]
LUT3                x026y043z0          0.205    r     5.642       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.594          6.236          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.d[1]
LUT3                x026y042z3          0.262    r     6.498       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.158          6.656          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.d[0]
LUT3                x026y042z3          0.262    r     6.918       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.f[0]
net (fo=2)                              0.456          7.374          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.a[1]
LUT4                x026y042z0          0.408    f     7.782       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.f[1]
net (fo=5)                              0.993          8.775          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.a[1]
LUT5 (reg)          x027y040z1          0.732    f     9.507       8  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.507               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 32.082               

Slack               : 32.545ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_26.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]_syn_4.a[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.175ns (cell 2.279ns (31%), net 4.896ns (69%))
Clock Skew          : 0.064ns
Logic Level         : 5 ( LUT4=2  ADDER=2  LUT1=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_26.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x027y040z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_26.q[0]
net (fo=3)                              0.765          2.780          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_35.a[0]
ADDER               x026y038z1          0.706    f     3.486       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_35.fco
net (fo=1)                              0.000          3.486          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_23,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_37.fci
ADDER               x026y039z0          0.144    f     3.630       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_37.f[0]
net (fo=5)                              1.613          5.243          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced_n4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[1]
LUT4                x021y036z3          0.424    f     5.667       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[1]
net (fo=3)                              1.214          6.881          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_8,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_17.b[1]
LUT1                x023y040z0          0.333    f     7.214       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_17.f[1]
net (fo=9)                              1.304          8.518          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_b1[8]_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]_syn_4.a[0]
LUT4 (reg)          x026y043z1          0.526    f     9.044       5  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.044               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 32.545               

Slack               : 32.579ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.141ns (cell 2.821ns (39%), net 4.320ns (61%))
Clock Skew          : 0.064ns
Logic Level         : 9 ( LUT3=5  LUT4=2  LUT2=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y051z3          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[1]_syn_4.q[0]
net (fo=4)                              0.777          2.792          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[4]_syn_4.b[0]
LUT3                x023y053z2          0.431    f     3.223       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[4]_syn_4.f[0]
net (fo=1)                              0.307          3.530          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[6]_syn_4.d[0]
LUT2                x023y055z0          0.205    r     3.735       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[6]_syn_4.f[0]
net (fo=4)                              0.307          4.042          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[4]_syn_4.d[1]
LUT3                x023y053z2          0.262    r     4.304       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[4]_syn_4.f[1]
net (fo=2)                              0.456          4.760          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[3]_syn_4.d[0]
LUT3                x021y053z1          0.205    r     4.965       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.456          5.421          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.d[1]
LUT3                x022y052z1          0.205    r     5.626       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.158          5.784          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.d[0]
LUT3                x022y052z1          0.205    r     5.989       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[7]_syn_4.f[0]
net (fo=2)                              0.459          6.448          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_26.a[1]
LUT4                x021y053z2          0.424    f     6.872       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_26.f[1]
net (fo=5)                              0.456          7.328          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/add10_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]_syn_4.a[0]
LUT4                x020y052z3          0.424    f     7.752       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[3]_syn_4.f[0]
net (fo=2)                              0.944          8.696          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]_syn_4.d[0]
LUT2 (reg)          x020y052z1          0.314    r     9.010       9  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.010               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 32.579               

Slack               : 32.611ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_26.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2]_syn_4.c[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.109ns (cell 2.725ns (38%), net 4.384ns (62%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=2  ADDER=2  LUT3=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_26.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x027y040z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_26.q[0]
net (fo=3)                              0.765          2.780          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_35.a[0]
ADDER               x026y038z1          0.706    f     3.486       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_35.fco
net (fo=1)                              0.000          3.486          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_23,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_37.fci
ADDER               x026y039z0          0.144    f     3.630       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_37.f[0]
net (fo=5)                              1.613          5.243          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced_n4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[1]
LUT4                x021y036z3          0.424    f     5.667       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[1]
net (fo=3)                              0.618          6.285          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_8,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[29]_syn_4.b[1]
LUT3                x023y038z2          0.431    f     6.716       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[29]_syn_4.f[1]
net (fo=3)                              0.920          7.636          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_8.a[1]
LUT2                x020y037z0          0.408    f     8.044       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_8.f[1]
net (fo=1)                              0.468          8.512          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_4,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2]_syn_4.c[0]
LUT4 (reg)          x021y038z3          0.466    f     8.978       6  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[2]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 32.611               

Slack               : 32.662ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.a[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.086ns (cell 2.697ns (38%), net 4.389ns (62%))
Clock Skew          : 0.036ns
Logic Level         : 8 ( LUT3=6  LUT4=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y042z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.q[0]
net (fo=3)                              0.612          2.627          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.c[0]
LUT3                x026y043z3          0.348    f     2.975       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.f[0]
net (fo=1)                              0.594          3.569          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/de_d_reg[18]_syn_4.d[1]
LUT3                x027y043z2          0.262    r     3.831       2  pin: video_delay_m0/de_d_reg[18]_syn_4.f[1]
net (fo=3)                              0.606          4.437          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.d[1]
LUT3                x026y043z3          0.262    r     4.699       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.f[1]
net (fo=2)                              0.738          5.437          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.d[0]
LUT3                x026y043z0          0.205    r     5.642       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.594          6.236          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.d[1]
LUT3                x026y042z3          0.262    r     6.498       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.158          6.656          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.d[0]
LUT3                x026y042z3          0.262    r     6.918       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.f[0]
net (fo=2)                              0.456          7.374          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.a[1]
LUT4                x026y042z0          0.408    f     7.782       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.f[1]
net (fo=5)                              0.631          8.413          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.a[0]
LUT4 (reg)          x026y040z2          0.542    f     8.955       8  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.955               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.152         41.617               
--------------------------------------------------------------------  ---------------
Required                                              41.617               
--------------------------------------------------------------------  ---------------
Slack                                                 32.662               

Slack               : 32.662ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.a[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 7.086ns (cell 2.697ns (38%), net 4.389ns (62%))
Clock Skew          : 0.036ns
Logic Level         : 8 ( LUT3=6  LUT4=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y042z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[3]_syn_4.q[0]
net (fo=3)                              0.612          2.627          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.c[0]
LUT3                x026y043z3          0.348    f     2.975       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.f[0]
net (fo=1)                              0.594          3.569          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: video_delay_m0/de_d_reg[18]_syn_4.d[1]
LUT3                x027y043z2          0.262    r     3.831       2  pin: video_delay_m0/de_d_reg[18]_syn_4.f[1]
net (fo=3)                              0.606          4.437          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.d[1]
LUT3                x026y043z3          0.262    r     4.699       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[4]_syn_4.f[1]
net (fo=2)                              0.738          5.437          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.d[0]
LUT3                x026y043z0          0.205    r     5.642       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[3]_syn_4.f[0]
net (fo=2)                              0.594          6.236          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.d[1]
LUT3                x026y042z3          0.262    r     6.498       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.f[1]
net (fo=2)                              0.158          6.656          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.d[0]
LUT3                x026y042z3          0.262    r     6.918       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[7]_syn_4.f[0]
net (fo=2)                              0.456          7.374          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_11,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.a[1]
LUT4                x026y042z0          0.408    f     7.782       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[7]_syn_4.f[1]
net (fo=5)                              0.631          8.413          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_50,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(911)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.a[1]
LUT4 (reg)          x026y040z2          0.542    f     8.955       8  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.955               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[2]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.152         41.617               
--------------------------------------------------------------------  ---------------
Required                                              41.617               
--------------------------------------------------------------------  ---------------
Slack                                                 32.662               

Slack               : 32.767ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_26.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[4]_syn_4.c[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 6.953ns (cell 2.741ns (39%), net 4.212ns (61%))
Clock Skew          : 0.064ns
Logic Level         : 6 ( LUT4=3  ADDER=2  LUT3=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_26.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x027y040z0          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[2]_syn_26.q[0]
net (fo=3)                              0.765          2.780          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_35.a[0]
ADDER               x026y038z1          0.706    f     3.486       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_35.fco
net (fo=1)                              0.000          3.486          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_23,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_37.fci
ADDER               x026y039z0          0.144    f     3.630       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/lt1_syn_37.f[0]
net (fo=5)                              1.613          5.243          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cond_not_balanced_n4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[1]
LUT4                x021y036z3          0.424    f     5.667       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[1]
net (fo=3)                              0.618          6.285          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out[7]_syn_8,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[29]_syn_4.b[1]
LUT3                x023y038z2          0.431    f     6.716       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[29]_syn_4.f[1]
net (fo=3)                              0.757          7.473          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[2]_syn_2,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[23]_syn_4.a[0]
LUT4                x022y037z2          0.424    f     7.897       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[23]_syn_4.f[0]
net (fo=1)                              0.459          8.356          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[4]_syn_4.c[0]
LUT4 (reg)          x021y038z2          0.466    f     8.822       6  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1[4],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.822               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_reg[4]_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.124         41.589               
--------------------------------------------------------------------  ---------------
Required                                              41.589               
--------------------------------------------------------------------  ---------------
Slack                                                 32.767               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.095ns
Begin Point         : frame_read_write_m0/read_buf/rd_addr_reg[1]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addrb[5] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.440ns (cell 0.109ns (24%), net 0.331ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[1]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y027z0          0.109    f     1.443          pin: frame_read_write_m0/read_buf/rd_addr_reg[1]_syn_3.q[0]
net (fo=6)                              0.331          1.774          net: frame_read_write_m0/read_buf/rd_addr[1],  ../../al_ip/afifo_32_16_256.v(54)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addrb[5]
EMB (reg)           x024y027            0.000    f     1.774       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.774               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.095               

Slack               : 0.105ns
Begin Point         : frame_read_write_m0/read_buf/rd_addr_reg[1]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[4] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.450ns (cell 0.109ns (24%), net 0.341ns (76%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[1]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y027z0          0.109    f     1.443          pin: frame_read_write_m0/read_buf/rd_addr_reg[1]_syn_3.q[0]
net (fo=6)                              0.341          1.784          net: frame_read_write_m0/read_buf/rd_addr[1],  ../../al_ip/afifo_32_16_256.v(54)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[4]
EMB (reg)           x024y018            0.000    f     1.784       1       
--------------------------------------------------------------------  ---------------
Arrival                                                1.784               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.200          1.667               
clock uncertainty                       0.100          1.767               
clock pessimism                        -0.088          1.679               
--------------------------------------------------------------------  ---------------
Required                                               1.679               
--------------------------------------------------------------------  ---------------
Slack                                                  0.105               

Slack               : 0.214ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y027z2          0.109    f     1.443          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_3.q[1]
net (fo=1)                              0.216          1.659          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../al_ip/afifo_32_16_256.v(264)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[1]
reg                 x021y027z2          0.095    f     1.754          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[4],  ../../al_ip/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.214ns
Begin Point         : video_delay_m0/de_d_reg[2]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : video_delay_m0/de_d_reg[3]_syn_3.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[2]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y049z0          0.109    f     1.443          pin: video_delay_m0/de_d_reg[2]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: video_delay_m0/hs_d[1],  ../../src/video_delay.v(20)
                                                                      pin: video_delay_m0/de_d_reg[3]_syn_3.mi[0]
reg                 x030y049z3          0.095    f     1.754          net: video_delay_m0/hs_d[2],  ../../src/video_delay.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[3]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.214               

Slack               : 0.222ns
Begin Point         : video_delay_m0/de_d_reg[1]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.428ns (cell 0.204ns (47%), net 0.224ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y046z3          0.109    f     1.443          pin: video_delay_m0/de_d_reg[1]_syn_4.q[0]
net (fo=4)                              0.224          1.667          net: vga_data[5]_dup_7,  ../../src/top.v(17)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.mi[1]
reg                 x026y046z3          0.095    f     1.762          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[5],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.762               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.222               

Slack               : 0.223ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x021y026z1          0.109    f     1.443          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.q[0]
net (fo=1)                              0.225          1.668          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../al_ip/afifo_32_16_256.v(264)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[1]
reg                 x020y026z1          0.095    f     1.763          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[2],  ../../al_ip/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y027z2          0.109    f     1.443          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_3.q[0]
net (fo=1)                              0.225          1.668          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../al_ip/afifo_32_16_256.v(264)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.mi[0]
reg                 x021y027z2          0.095    f     1.763          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[6],  ../../al_ip/afifo_32_16_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.223ns
Begin Point         : video_delay_m0/hs_d_reg[10]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : video_delay_m0/hs_d_reg[11]_syn_3.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/hs_d_reg[10]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y056z2          0.109    f     1.443          pin: video_delay_m0/hs_d_reg[10]_syn_3.q[1]
net (fo=1)                              0.225          1.668          net: video_delay_m0/hs_d[10],  ../../src/video_delay.v(20)
                                                                      pin: video_delay_m0/hs_d_reg[11]_syn_3.mi[0]
reg                 x035y056z0          0.095    f     1.763          net: video_delay_m0/hs_d[11],  ../../src/video_delay.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/hs_d_reg[11]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.230ns
Begin Point         : video_delay_m0/de_d_reg[13]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : video_delay_m0/de_d_reg[15]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[13]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y049z3          0.109    f     1.443          pin: video_delay_m0/de_d_reg[13]_syn_3.q[0]
net (fo=1)                              0.216          1.659          net: video_delay_m0/de_d[14],  ../../src/video_delay.v(22)
                                                                      pin: video_delay_m0/de_d_reg[15]_syn_3.mi[1]
reg                 x033y048z1          0.095    f     1.754          net: video_delay_m0/de_d[15],  ../../src/video_delay.v(22)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[15]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.230ns
Begin Point         : video_delay_m0/hs_d_reg[4]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : video_delay_m0/hs_d_reg[5]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/hs_d_reg[4]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x033y054z2          0.109    f     1.443          pin: video_delay_m0/hs_d_reg[4]_syn_3.q[1]
net (fo=1)                              0.216          1.659          net: video_delay_m0/hs_d[4],  ../../src/video_delay.v(20)
                                                                      pin: video_delay_m0/hs_d_reg[5]_syn_3.mi[1]
reg                 x033y055z1          0.095    f     1.754          net: video_delay_m0/hs_d[5],  ../../src/video_delay.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/hs_d_reg[5]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[1] -> video_pll_m0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     video_pll_m0/pll_inst.clkc[1]
To Clock       :     video_pll_m0/pll_inst.clkc[1]
Min Period     :     3.546ns
Fmax           :     282.008MHz

Statistics:
Max            : SWNS      4.454ns, STNS      0.000ns,         0 Viol Endpoints,        55 Total Endpoints,        84 Paths Analyzed
Min            : HWNS      0.223ns, HTNS      0.000ns,         0 Viol Endpoints,        55 Total Endpoints,        84 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.454ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.194ns (cell 0.460ns (14%), net 2.734ns (86%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             2.734          4.749          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.d[0]
LUT3 (reg)          x025y051z0          0.314    r     5.063       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.063               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  4.454               

Slack               : 4.454ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.d[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.194ns (cell 0.460ns (14%), net 2.734ns (86%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             2.734          4.749          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.d[1]
LUT3 (reg)          x025y051z0          0.314    r     5.063       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.063               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  4.454               

Slack               : 4.505ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.sr (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.072ns (cell 0.289ns (9%), net 2.783ns (91%))
Clock Skew          : 0.136ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             2.783          4.798          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.sr
reg                 x023y050z3          0.143    f     4.941               
--------------------------------------------------------------------  ---------------
Arrival                                                4.941               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.052          9.446               
--------------------------------------------------------------------  ---------------
Required                                               9.446               
--------------------------------------------------------------------  ---------------
Slack                                                  4.505               

Slack               : 4.564ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_3.sr (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.013ns (cell 0.289ns (9%), net 2.724ns (91%))
Clock Skew          : 0.136ns
Logic Level         : 0
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             2.724          4.739          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_3.sr
reg                 x025y045z0          0.143    f     4.882               
--------------------------------------------------------------------  ---------------
Arrival                                                4.882               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_3.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          9.494               
clock uncertainty                      -0.100          9.394               
clock pessimism                         0.052          9.446               
--------------------------------------------------------------------  ---------------
Required                                               9.446               
--------------------------------------------------------------------  ---------------
Slack                                                  4.564               

Slack               : 4.751ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.897ns (cell 0.460ns (15%), net 2.437ns (85%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             2.437          4.452          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0]
LUT3 (reg)          x025y051z1          0.314    r     4.766       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  4.751               

Slack               : 4.751ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.897ns (cell 0.460ns (15%), net 2.437ns (85%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             2.437          4.452          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1]
LUT3 (reg)          x025y051z1          0.314    r     4.766       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.766               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  4.751               

Slack               : 4.886ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.762ns (cell 0.460ns (16%), net 2.302ns (84%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             2.302          4.317          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0]
LUT3 (reg)          x025y045z1          0.314    r     4.631       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.631               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  4.886               

Slack               : 4.886ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.762ns (cell 0.460ns (16%), net 2.302ns (84%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             2.302          4.317          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1]
LUT3 (reg)          x025y045z1          0.314    r     4.631       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.631               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  4.886               

Slack               : 4.916ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.732ns (cell 0.460ns (16%), net 2.272ns (84%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             2.272          4.287          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0]
LUT3 (reg)          x025y047z0          0.314    r     4.601       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.601               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  4.916               

Slack               : 4.916ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.732ns (cell 0.460ns (16%), net 2.272ns (84%))
Clock Skew          : 0.136ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 29
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg_syn_4.q[0]
net (fo=29)                             2.272          4.287          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1]
LUT3 (reg)          x025y047z0          0.314    r     4.601       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.601               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.052          9.517               
--------------------------------------------------------------------  ---------------
Required                                               9.517               
--------------------------------------------------------------------  ---------------
Slack                                                  4.916               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.223ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y036z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.q[1]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x031y036z2          0.095    f     1.763          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.223               

Slack               : 0.230ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.420ns (cell 0.204ns (48%), net 0.216ns (52%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y028z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.q[1]
net (fo=1)                              0.216          1.659          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x034y027z1          0.095    f     1.754          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.754               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.230               

Slack               : 0.239ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x036y038z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1]_syn_3.q[0]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x036y036z3          0.095    f     1.763          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.029ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x034y028z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0]_syn_3.q[0]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x034y027z1          0.095    f     1.763          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.104          1.524               
--------------------------------------------------------------------  ---------------
Required                                               1.524               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.257ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y035z3          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.q[0]
net (fo=1)                              0.322          1.765          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[0]
reg                 x029y036z1          0.095    f     1.860          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.257               

Slack               : 0.276ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.545ns (cell 0.204ns (37%), net 0.341ns (63%))
Clock Skew          : 0.108ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x028y035z3          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.q[1]
net (fo=1)                              0.341          1.784          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.mi[1]
reg                 x029y036z1          0.095    f     1.879          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.025          1.603               
--------------------------------------------------------------------  ---------------
Required                                               1.603               
--------------------------------------------------------------------  ---------------
Slack                                                  0.276               

Slack               : 0.285ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.461ns (cell 0.350ns (75%), net 0.111ns (25%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y051z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.q[1]
net (fo=1)                              0.111          1.554          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1]
LUT3 (reg)          x025y051z0          0.241    f     1.795       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.795               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.285               

Slack               : 0.320ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x029y036z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_reg[0]_syn_3.q[0]
net (fo=1)                              0.322          1.765          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x031y036z2          0.095    f     1.860          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.320               

Slack               : 0.329ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.045ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y050z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5]_syn_3.q[0]
net (fo=1)                              0.331          1.774          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.mi[1]
reg                 x029y049z2          0.095    f     1.869          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.329               

Slack               : 0.369ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.575ns (cell 0.350ns (60%), net 0.225ns (40%))
Clock Skew          : 0.045ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y047z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.c[1]
LUT3 (reg)          x025y047z1          0.241    f     1.909       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.088          1.540               
--------------------------------------------------------------------  ---------------
Required                                               1.540               
--------------------------------------------------------------------  ---------------
Slack                                                  0.369               


----------------------------------------------------------------------------------------------------
Path Group     :     clk -> clk
Type           :     Self
From Clock     :     clk
To Clock       :     clk
Min Period     :     5.754ns
Fmax           :     173.792MHz

Statistics:
Max            : SWNS     14.246ns, STNS      0.000ns,         0 Viol Endpoints,        33 Total Endpoints,        72 Paths Analyzed
Min            : HWNS      0.595ns, HTNS      0.000ns,         0 Viol Endpoints,        33 Total Endpoints,        72 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 14.246ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_sel[5]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 5.341ns (cell 0.570ns (10%), net 4.771ns (90%))
Clock Skew          : 0.252ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.146    r     3.868          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.634          4.502          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[0]
LUT4                x021y036z3          0.424    f     4.926       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[0]
net (fo=10)                             4.137          9.063          net: seg_scan_m0/eq0_syn_26,  ../../src/seg_scan.v(31)
                                                                      pin: seg_sel[5]_syn_4.do[0]
PAD (reg)           x006y000            0.000    f     9.063          net: seg_sel[5],  ../../src/top.v(11)
--------------------------------------------------------------------  ---------------
Arrival                                                9.063               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.665          3.158          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_sel[5]_syn_4.osclk
capture edge                           20.000    r    23.158               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         23.097               
clock uncertainty                      -0.100         22.997               
clock pessimism                         0.312         23.309               
--------------------------------------------------------------------  ---------------
Required                                              23.309               
--------------------------------------------------------------------  ---------------
Slack                                                 14.246               

Slack               : 14.488ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_data[1]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 5.099ns (cell 0.994ns (19%), net 4.105ns (81%))
Clock Skew          : 0.252ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.146    r     3.868          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.634          4.502          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[0]
LUT4                x021y036z3          0.424    f     4.926       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[0]
net (fo=10)                             2.605          7.531          net: seg_scan_m0/eq0_syn_26,  ../../src/seg_scan.v(31)
                                                                      pin: seg_scan_m0/sel1_syn_81.a[0]
LUT4                x023y013z2          0.424    f     7.955       2  pin: seg_scan_m0/sel1_syn_81.f[0]
net (fo=1)                              0.866          8.821          net: seg_scan_m0/sel1_syn_2[1],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[1]_syn_4.do[0]
PAD (reg)           x020y000            0.000    f     8.821          net: seg_data[1],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                8.821               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.665          3.158          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[1]_syn_4.osclk
capture edge                           20.000    r    23.158               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         23.097               
clock uncertainty                      -0.100         22.997               
clock pessimism                         0.312         23.309               
--------------------------------------------------------------------  ---------------
Required                                              23.309               
--------------------------------------------------------------------  ---------------
Slack                                                 14.488               

Slack               : 14.488ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_data[0]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 5.099ns (cell 0.994ns (19%), net 4.105ns (81%))
Clock Skew          : 0.252ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.146    r     3.868          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.634          4.502          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[0]
LUT4                x021y036z3          0.424    f     4.926       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[0]
net (fo=10)                             2.605          7.531          net: seg_scan_m0/eq0_syn_26,  ../../src/seg_scan.v(31)
                                                                      pin: seg_scan_m0/sel1_syn_81.a[1]
LUT4                x023y013z2          0.424    f     7.955       2  pin: seg_scan_m0/sel1_syn_81.f[1]
net (fo=1)                              0.866          8.821          net: seg_scan_m0/sel1_syn_2[0],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[0]_syn_4.do[0]
PAD (reg)           x020y000            0.000    f     8.821          net: seg_data[0],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                8.821               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.665          3.158          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[0]_syn_4.osclk
capture edge                           20.000    r    23.158               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         23.097               
clock uncertainty                      -0.100         22.997               
clock pessimism                         0.312         23.309               
--------------------------------------------------------------------  ---------------
Required                                              23.309               
--------------------------------------------------------------------  ---------------
Slack                                                 14.488               

Slack               : 14.846ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_data[5]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 4.741ns (cell 1.386ns (29%), net 3.355ns (71%))
Clock Skew          : 0.252ns
Logic Level         : 3 ( LUT4=2  LUT1=1 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.146    r     3.868          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.634          4.502          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[0]
LUT4                x021y036z3          0.424    f     4.926       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[0]
net (fo=10)                             1.358          6.284          net: seg_scan_m0/eq0_syn_26,  ../../src/seg_scan.v(31)
                                                                      pin: seg_scan_m0/sel1_syn_86.a[0]
LUT4                x027y017z1          0.408    f     6.692       2  pin: seg_scan_m0/sel1_syn_86.f[0]
net (fo=1)                              0.699          7.391          net: seg_scan_m0/sel1_syn_2[5],  ../../src/seg_scan.v(50)
                                                                      pin: seg_scan_m0/sel1_syn_87.a[0]
LUT1                x026y008z1          0.408    f     7.799       3  pin: seg_scan_m0/sel1_syn_87.f[0]
net (fo=1)                              0.664          8.463          net: seg_scan_m0/sel1_syn_2[5]_holdbuf,  NOFILE(0)
                                                                      pin: seg_data[5]_syn_4.do[0]
PAD (reg)           x028y000            0.000    f     8.463          net: seg_data[5],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                8.463               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.665          3.158          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[5]_syn_4.osclk
capture edge                           20.000    r    23.158               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         23.097               
clock uncertainty                      -0.100         22.997               
clock pessimism                         0.312         23.309               
--------------------------------------------------------------------  ---------------
Required                                              23.309               
--------------------------------------------------------------------  ---------------
Slack                                                 14.846               

Slack               : 14.973ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_data[4]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 4.614ns (cell 0.994ns (21%), net 3.620ns (79%))
Clock Skew          : 0.252ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.146    r     3.868          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.634          4.502          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[0]
LUT4                x021y036z3          0.424    f     4.926       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[0]
net (fo=10)                             1.837          6.763          net: seg_scan_m0/eq0_syn_26,  ../../src/seg_scan.v(31)
                                                                      pin: seg_scan_m0/sel1_syn_84.a[0]
LUT4                x028y014z2          0.424    f     7.187       2  pin: seg_scan_m0/sel1_syn_84.f[0]
net (fo=1)                              1.149          8.336          net: seg_scan_m0/sel1_syn_2[4],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[4]_syn_4.do[0]
PAD (reg)           x036y000            0.000    f     8.336          net: seg_data[4],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                8.336               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.665          3.158          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[4]_syn_4.osclk
capture edge                           20.000    r    23.158               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         23.097               
clock uncertainty                      -0.100         22.997               
clock pessimism                         0.312         23.309               
--------------------------------------------------------------------  ---------------
Required                                              23.309               
--------------------------------------------------------------------  ---------------
Slack                                                 14.973               

Slack               : 15.073ns
Begin Point         : seg_scan_m0/scan_timer_reg[3]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[3]_syn_7.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 4.575ns (cell 2.126ns (46%), net 2.449ns (54%))
Clock Skew          : 0.136ns
Logic Level         : 4 ( LUT3=2  ADDER=2 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[3]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x028y036z3          0.146    r     3.868          pin: seg_scan_m0/scan_timer_reg[3]_syn_4.q[1]
net (fo=2)                              0.952          4.820          net: seg_scan_m0/scan_timer[3],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_63.b[0]
ADDER               x028y036z0          0.627    f     5.447       1  pin: seg_scan_m0/lt0_syn_63.fco
net (fo=1)                              0.000          5.447          net: seg_scan_m0/lt0_syn_14,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_66.fci
ADDER               x028y036z1          0.073    f     5.520          pin: seg_scan_m0/lt0_syn_66.fco
net (fo=1)                              0.000          5.520          net: seg_scan_m0/lt0_syn_18,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_69.fci
ADDER               x028y037z0          0.073    f     5.593          pin: seg_scan_m0/lt0_syn_69.fco
net (fo=1)                              0.000          5.593          net: seg_scan_m0/lt0_syn_22,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_72.fci
ADDER               x028y037z1          0.073    f     5.666          pin: seg_scan_m0/lt0_syn_72.fco
net (fo=1)                              0.000          5.666          net: seg_scan_m0/lt0_syn_26,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_75.fci
ADDER               x028y038z0          0.073    f     5.739          pin: seg_scan_m0/lt0_syn_75.fco
net (fo=1)                              0.000          5.739          net: seg_scan_m0/lt0_syn_30,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_78.fci
ADDER               x028y038z1          0.073    f     5.812          pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          5.812          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER               x028y039z0          0.355    f     6.167       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             0.719          6.886          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[29]_syn_4.d[0]
LUT3                x023y038z2          0.262    r     7.148       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[29]_syn_4.f[0]
net (fo=2)                              0.778          7.926          net: seg_scan_m0/scan_sel_reg[2]_syn_5,  ../../src/seg_scan.v(23)
                                                                      pin: seg_scan_m0/scan_sel_reg[3]_syn_7.d[0]
LUT3 (reg)          x020y035z3          0.371    r     8.297       4  net: seg_scan_m0/scan_sel[3],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                8.297               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.853          3.346          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[3]_syn_7.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.240         23.370               
--------------------------------------------------------------------  ---------------
Required                                              23.370               
--------------------------------------------------------------------  ---------------
Slack                                                 15.073               

Slack               : 15.267ns
Begin Point         : seg_scan_m0/scan_timer_reg[3]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[2]_syn_10.a[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 4.453ns (cell 2.019ns (45%), net 2.434ns (55%))
Clock Skew          : 0.064ns
Logic Level         : 3 ( ADDER=2  LUT4=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[3]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x028y036z3          0.146    r     3.868          pin: seg_scan_m0/scan_timer_reg[3]_syn_4.q[1]
net (fo=2)                              0.952          4.820          net: seg_scan_m0/scan_timer[3],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_63.b[0]
ADDER               x028y036z0          0.627    f     5.447       1  pin: seg_scan_m0/lt0_syn_63.fco
net (fo=1)                              0.000          5.447          net: seg_scan_m0/lt0_syn_14,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_66.fci
ADDER               x028y036z1          0.073    f     5.520          pin: seg_scan_m0/lt0_syn_66.fco
net (fo=1)                              0.000          5.520          net: seg_scan_m0/lt0_syn_18,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_69.fci
ADDER               x028y037z0          0.073    f     5.593          pin: seg_scan_m0/lt0_syn_69.fco
net (fo=1)                              0.000          5.593          net: seg_scan_m0/lt0_syn_22,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_72.fci
ADDER               x028y037z1          0.073    f     5.666          pin: seg_scan_m0/lt0_syn_72.fco
net (fo=1)                              0.000          5.666          net: seg_scan_m0/lt0_syn_26,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_75.fci
ADDER               x028y038z0          0.073    f     5.739          pin: seg_scan_m0/lt0_syn_75.fco
net (fo=1)                              0.000          5.739          net: seg_scan_m0/lt0_syn_30,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_78.fci
ADDER               x028y038z1          0.073    f     5.812          pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          5.812          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER               x028y039z0          0.355    f     6.167       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             1.482          7.649          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.a[0]
LUT4 (reg)          x021y036z1          0.526    f     8.175       3  net: seg_scan_m0/scan_sel[1],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                8.175               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.853          3.346          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 15.267               

Slack               : 15.269ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_data[6]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 4.318ns (cell 0.994ns (23%), net 3.324ns (77%))
Clock Skew          : 0.252ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 10
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.146    r     3.868          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.634          4.502          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.a[0]
LUT4                x021y036z3          0.424    f     4.926       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[25]_syn_4.f[0]
net (fo=10)                             1.837          6.763          net: seg_scan_m0/eq0_syn_26,  ../../src/seg_scan.v(31)
                                                                      pin: seg_scan_m0/sel1_syn_84.a[1]
LUT4                x028y014z2          0.424    f     7.187       2  pin: seg_scan_m0/sel1_syn_84.f[1]
net (fo=1)                              0.853          8.040          net: seg_scan_m0/sel1_syn_2[6],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[6]_syn_4.do[0]
PAD (reg)           x028y000            0.000    f     8.040          net: seg_data[6],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                8.040               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.665          3.158          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[6]_syn_4.osclk
capture edge                           20.000    r    23.158               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         23.097               
clock uncertainty                      -0.100         22.997               
clock pessimism                         0.312         23.309               
--------------------------------------------------------------------  ---------------
Required                                              23.309               
--------------------------------------------------------------------  ---------------
Slack                                                 15.269               

Slack               : 15.300ns
Begin Point         : seg_scan_m0/scan_timer_reg[3]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[2]_syn_10.a[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 4.420ns (cell 2.281ns (51%), net 2.139ns (49%))
Clock Skew          : 0.064ns
Logic Level         : 4 ( ADDER=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[3]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x028y036z3          0.146    r     3.868          pin: seg_scan_m0/scan_timer_reg[3]_syn_4.q[1]
net (fo=2)                              0.952          4.820          net: seg_scan_m0/scan_timer[3],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_63.b[0]
ADDER               x028y036z0          0.627    f     5.447       1  pin: seg_scan_m0/lt0_syn_63.fco
net (fo=1)                              0.000          5.447          net: seg_scan_m0/lt0_syn_14,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_66.fci
ADDER               x028y036z1          0.073    f     5.520          pin: seg_scan_m0/lt0_syn_66.fco
net (fo=1)                              0.000          5.520          net: seg_scan_m0/lt0_syn_18,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_69.fci
ADDER               x028y037z0          0.073    f     5.593          pin: seg_scan_m0/lt0_syn_69.fco
net (fo=1)                              0.000          5.593          net: seg_scan_m0/lt0_syn_22,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_72.fci
ADDER               x028y037z1          0.073    f     5.666          pin: seg_scan_m0/lt0_syn_72.fco
net (fo=1)                              0.000          5.666          net: seg_scan_m0/lt0_syn_26,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_75.fci
ADDER               x028y038z0          0.073    f     5.739          pin: seg_scan_m0/lt0_syn_75.fco
net (fo=1)                              0.000          5.739          net: seg_scan_m0/lt0_syn_30,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_78.fci
ADDER               x028y038z1          0.073    f     5.812          pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          5.812          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER               x028y039z0          0.355    f     6.167       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             0.719          6.886          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[29]_syn_4.d[0]
LUT3                x023y038z2          0.262    r     7.148       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_reg[29]_syn_4.f[0]
net (fo=2)                              0.468          7.616          net: seg_scan_m0/scan_sel_reg[2]_syn_5,  ../../src/seg_scan.v(23)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.a[1]
LUT4 (reg)          x021y036z1          0.526    f     8.142       4  net: seg_scan_m0/scan_sel[2],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                8.142               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.853          3.346          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.312         23.442               
--------------------------------------------------------------------  ---------------
Required                                              23.442               
--------------------------------------------------------------------  ---------------
Slack                                                 15.300               

Slack               : 15.476ns
Begin Point         : seg_scan_m0/scan_timer_reg[3]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 4.172ns (cell 1.864ns (44%), net 2.308ns (56%))
Clock Skew          : 0.136ns
Logic Level         : 3 ( ADDER=2  LUT2=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)                             2.062          3.722          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[3]_syn_4.clk
launch edge                             0.000    r     3.722               
--------------------------------------------------------------------  ---------------
clk2q               x028y036z3          0.146    r     3.868          pin: seg_scan_m0/scan_timer_reg[3]_syn_4.q[1]
net (fo=2)                              0.952          4.820          net: seg_scan_m0/scan_timer[3],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_63.b[0]
ADDER               x028y036z0          0.627    f     5.447       1  pin: seg_scan_m0/lt0_syn_63.fco
net (fo=1)                              0.000          5.447          net: seg_scan_m0/lt0_syn_14,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_66.fci
ADDER               x028y036z1          0.073    f     5.520          pin: seg_scan_m0/lt0_syn_66.fco
net (fo=1)                              0.000          5.520          net: seg_scan_m0/lt0_syn_18,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_69.fci
ADDER               x028y037z0          0.073    f     5.593          pin: seg_scan_m0/lt0_syn_69.fco
net (fo=1)                              0.000          5.593          net: seg_scan_m0/lt0_syn_22,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_72.fci
ADDER               x028y037z1          0.073    f     5.666          pin: seg_scan_m0/lt0_syn_72.fco
net (fo=1)                              0.000          5.666          net: seg_scan_m0/lt0_syn_26,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_75.fci
ADDER               x028y038z0          0.073    f     5.739          pin: seg_scan_m0/lt0_syn_75.fco
net (fo=1)                              0.000          5.739          net: seg_scan_m0/lt0_syn_30,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_78.fci
ADDER               x028y038z1          0.073    f     5.812          pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          5.812          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER               x028y039z0          0.355    f     6.167       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             1.356          7.523          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.d[0]
LUT2 (reg)          x022y034z3          0.371    r     7.894       3  net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                7.894               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.853          3.346          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
capture edge                           20.000    r    23.346               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         23.230               
clock uncertainty                      -0.100         23.130               
clock pessimism                         0.240         23.370               
--------------------------------------------------------------------  ---------------
Required                                              23.370               
--------------------------------------------------------------------  ---------------
Slack                                                 15.476               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.595ns
Begin Point         : seg_scan_m0/scan_sel_reg[2]_syn_10.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[2]_syn_10.d[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.656ns (cell 0.325ns (49%), net 0.331ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x021y036z1          0.109    f     3.049          pin: seg_scan_m0/scan_sel_reg[2]_syn_10.q[0]
net (fo=8)                              0.331          3.380          net: seg_scan_m0/scan_sel[1],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.d[0]
LUT4 (reg)          x021y036z1          0.216    f     3.596       1  net: seg_scan_m0/scan_sel[1],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                3.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.595               

Slack               : 0.595ns
Begin Point         : seg_scan_m0/scan_sel_reg[2]_syn_10.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[2]_syn_10.d[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.656ns (cell 0.325ns (49%), net 0.331ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x021y036z1          0.109    f     3.049          pin: seg_scan_m0/scan_sel_reg[2]_syn_10.q[1]
net (fo=8)                              0.331          3.380          net: seg_scan_m0/scan_sel[2],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.d[1]
LUT4 (reg)          x021y036z1          0.216    f     3.596       1  net: seg_scan_m0/scan_sel[2],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                3.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[2]_syn_10.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.595               

Slack               : 0.700ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.c[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.761ns (cell 0.430ns (56%), net 0.331ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x022y034z3          0.109    f     3.049          pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.q[0]
net (fo=9)                              0.331          3.380          net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.c[0]
LUT2 (reg)          x022y034z3          0.321    r     3.701       1  net: seg_scan_m0/scan_sel[0],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                3.701               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/sd_sec_read_addr_reg[2]_syn_12.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.700               

Slack               : 0.700ns
Begin Point         : seg_scan_m0/scan_sel_reg[3]_syn_7.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_sel_reg[3]_syn_7.c[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.761ns (cell 0.430ns (56%), net 0.331ns (44%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[3]_syn_7.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x020y035z3          0.109    f     3.049          pin: seg_scan_m0/scan_sel_reg[3]_syn_7.q[0]
net (fo=7)                              0.331          3.380          net: seg_scan_m0/scan_sel[3],  ../../src/seg_scan.v(20)
                                                                      pin: seg_scan_m0/scan_sel_reg[3]_syn_7.c[0]
LUT3 (reg)          x020y035z3          0.321    r     3.701       1  net: seg_scan_m0/scan_sel[3],  ../../src/seg_scan.v(20)
--------------------------------------------------------------------  ---------------
Arrival                                                3.701               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_sel_reg[3]_syn_7.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.700               

Slack               : 0.894ns
Begin Point         : seg_scan_m0/scan_timer_reg[10]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[10]_syn_4.c[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 0.955ns (cell 0.430ns (45%), net 0.525ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[10]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x029y037z3          0.109    f     3.049          pin: seg_scan_m0/scan_timer_reg[10]_syn_4.q[0]
net (fo=3)                              0.525          3.574          net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/scan_timer_reg[10]_syn_4.c[0]
LUT2 (reg)          x029y037z3          0.321    r     3.895       1  net: seg_scan_m0/scan_timer[0],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                3.895               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[10]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  0.894               

Slack               : 1.246ns
Begin Point         : seg_scan_m0/scan_timer_reg[13]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[13]_syn_4.c[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.307ns (cell 0.863ns (66%), net 0.444ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=1  ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[13]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x029y039z1          0.109    f     3.049          pin: seg_scan_m0/scan_timer_reg[13]_syn_4.q[0]
net (fo=2)                              0.225          3.274          net: seg_scan_m0/scan_timer[15],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/add1_syn_104.a[0]
ADDER               x028y039z2          0.513    r     3.787       1  pin: seg_scan_m0/add1_syn_104.f[0]
net (fo=1)                              0.219          4.006          net: seg_scan_m0/scan_timer_b1[15],  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[13]_syn_4.c[0]
LUT2 (reg)          x029y039z1          0.241    f     4.247       2  net: seg_scan_m0/scan_timer[15],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                4.247               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[13]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  1.246               

Slack               : 1.306ns
Begin Point         : seg_scan_m0/scan_timer_reg[5]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[5]_syn_4.c[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.367ns (cell 0.943ns (68%), net 0.424ns (32%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=1  ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[5]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x029y037z2          0.109    f     3.049          pin: seg_scan_m0/scan_timer_reg[5]_syn_4.q[0]
net (fo=2)                              0.216          3.265          net: seg_scan_m0/scan_timer[6],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/add1_syn_101.b[1]
ADDER               x028y037z3          0.513    r     3.778       1  pin: seg_scan_m0/add1_syn_101.f[1]
net (fo=1)                              0.208          3.986          net: seg_scan_m0/scan_timer_b1[5],  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[5]_syn_4.c[1]
LUT2 (reg)          x029y037z2          0.321    r     4.307       2  net: seg_scan_m0/scan_timer[5],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                4.307               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[5]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  1.306               

Slack               : 1.323ns
Begin Point         : seg_scan_m0/scan_timer_reg[14]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[13]_syn_4.c[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.499ns (cell 0.863ns (57%), net 0.636ns (43%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT2=1  ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[14]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x029y039z0          0.109    f     3.049          pin: seg_scan_m0/scan_timer_reg[14]_syn_4.q[1]
net (fo=2)                              0.322          3.371          net: seg_scan_m0/scan_timer[14],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/add1_syn_103.b[1]
ADDER               x028y038z3          0.513    r     3.884       1  pin: seg_scan_m0/add1_syn_103.f[1]
net (fo=1)                              0.314          4.198          net: seg_scan_m0/scan_timer_b1[13],  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[13]_syn_4.c[1]
LUT2 (reg)          x029y039z1          0.241    f     4.439       2  net: seg_scan_m0/scan_timer[13],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                4.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[13]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.277          3.116               
--------------------------------------------------------------------  ---------------
Required                                               3.116               
--------------------------------------------------------------------  ---------------
Slack                                                  1.323               

Slack               : 1.353ns
Begin Point         : seg_scan_m0/scan_timer_reg[8]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[8]_syn_4.c[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.414ns (cell 0.863ns (61%), net 0.551ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=1  ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[8]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x028y039z1          0.109    f     3.049          pin: seg_scan_m0/scan_timer_reg[8]_syn_4.q[0]
net (fo=2)                              0.332          3.381          net: seg_scan_m0/scan_timer[9],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/add1_syn_102.a[1]
ADDER               x028y038z2          0.513    r     3.894       1  pin: seg_scan_m0/add1_syn_102.f[1]
net (fo=1)                              0.219          4.113          net: seg_scan_m0/scan_timer_b1[9],  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[8]_syn_4.c[0]
LUT2 (reg)          x028y039z1          0.241    f     4.354       2  net: seg_scan_m0/scan_timer[9],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                4.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[8]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.000          3.293               
clock pessimism                        -0.292          3.001               
--------------------------------------------------------------------  ---------------
Required                                               3.001               
--------------------------------------------------------------------  ---------------
Slack                                                  1.353               

Slack               : 1.360ns
Begin Point         : seg_scan_m0/scan_timer_reg[14]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : seg_scan_m0/scan_timer_reg[8]_syn_4.d[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.566ns (cell 0.907ns (57%), net 0.659ns (43%))
Clock Skew          : 0.045ns
Logic Level         : 3 ( ADDER=2  LUT2=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)                             1.756          2.940          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[14]_syn_4.clk
launch edge                             0.000    r     2.940               
--------------------------------------------------------------------  ---------------
clk2q               x029y039z0          0.109    f     3.049          pin: seg_scan_m0/scan_timer_reg[14]_syn_4.q[1]
net (fo=2)                              0.322          3.371          net: seg_scan_m0/scan_timer[14],  ../../src/seg_scan.v(19)
                                                                      pin: seg_scan_m0/lt0_syn_78.b[1]
ADDER               x028y038z1          0.327    r     3.698       1  pin: seg_scan_m0/lt0_syn_78.fco
net (fo=1)                              0.000          3.698          net: seg_scan_m0/lt0_syn_34,  ../../src/seg_scan.v(28)
                                                                      pin: seg_scan_m0/lt0_syn_81.fci
ADDER               x028y039z0          0.255    r     3.953       2  pin: seg_scan_m0/lt0_syn_81.f[1]
net (fo=20)                             0.337          4.290          net: seg_scan_m0/scan_sel_b_n,  NOFILE(0)
                                                                      pin: seg_scan_m0/scan_timer_reg[8]_syn_4.d[1]
LUT2 (reg)          x028y039z1          0.216    f     4.506       3  net: seg_scan_m0/scan_timer[8],  ../../src/seg_scan.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                4.506               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.930          3.232          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_scan_m0/scan_timer_reg[8]_syn_4.clk
capture edge                            0.000    r     3.232               
--------------------------------------------------------------------  ---------------
hold                                    0.061          3.293               
clock uncertainty                       0.100          3.393               
clock pessimism                        -0.247          3.146               
--------------------------------------------------------------------  ---------------
Required                                               3.146               
--------------------------------------------------------------------  ---------------
Slack                                                  1.360               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> video_pll_m0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     video_clk
To Clock       :     video_pll_m0/pll_inst.clkc[1]
Min Period     :     1.999ns
Fmax           :     500.250MHz

Statistics:
Max            : SWNS      6.001ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.253ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.001ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.762ns (cell 0.695ns (39%), net 1.067ns (61%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x025y050z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.q[0]
net (fo=1)                              1.067          3.082          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x028y035z3          0.549    f     3.631       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.631               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.001               

Slack               : 6.109ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.654ns (cell 0.695ns (42%), net 0.959ns (58%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x025y050z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.959          2.974          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x028y035z3          0.549    f     3.523       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.523               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.109               

Slack               : 6.319ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.444ns (cell 0.695ns (48%), net 0.749ns (52%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x027y046z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.q[1]
net (fo=1)                              0.749          2.764          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.b[1]
LUT3 (reg)          x028y045z3          0.549    f     3.313       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.319               

Slack               : 6.335ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.428ns (cell 0.695ns (48%), net 0.733ns (52%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x023y052z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[0]
net (fo=1)                              0.733          2.748          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[1]
LUT3 (reg)          x026y049z3          0.549    f     3.297       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.297               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.335               

Slack               : 6.455ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.308ns (cell 0.695ns (53%), net 0.613ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x023y052z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[2]_syn_4.q[1]
net (fo=1)                              0.613          2.628          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.b[0]
LUT3 (reg)          x026y049z3          0.549    f     3.177       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.177               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.455               

Slack               : 6.471ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.292ns (cell 0.597ns (46%), net 0.695ns (54%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y052z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.q[1]
net (fo=1)                              0.695          2.710          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x025y051z1          0.451    f     3.161       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.161               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.471               

Slack               : 6.472ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.291ns (cell 0.597ns (46%), net 0.694ns (54%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y052z3          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.694          2.709          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.b[1]
LUT3 (reg)          x025y051z0          0.451    f     3.160       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.160               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[4]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.472               

Slack               : 6.473ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.290ns (cell 0.597ns (46%), net 0.693ns (54%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x022y052z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.693          2.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x025y051z1          0.451    f     3.159       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.159               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.473               

Slack               : 6.564ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.199ns (cell 0.597ns (49%), net 0.602ns (51%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x025y044z1          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.q[1]
net (fo=1)                              0.602          2.617          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[0]
LUT3 (reg)          x025y045z1          0.451    f     3.068       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.068               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.564               

Slack               : 6.589ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_pll_m0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.174ns (cell 0.695ns (59%), net 0.479ns (41%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z2          0.146    r     2.015          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[1]
net (fo=1)                              0.479          2.494          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.b[1]
LUT3 (reg)          x027y047z2          0.549    f     3.043       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.043               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.589               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.253ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x027y046z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x026y046z1          0.095    f     1.763          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.253ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.429ns (cell 0.204ns (47%), net 0.225ns (53%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_3.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x023y052z0          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8]_syn_3.q[0]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[0]
reg                 x023y050z3          0.095    f     1.763          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.763               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.253               

Slack               : 0.350ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_25.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.526ns (cell 0.204ns (38%), net 0.322ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_25.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x022y051z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_b1[2]_syn_25.q[0]
net (fo=1)                              0.322          1.765          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x023y050z3          0.095    f     1.860          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.860               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               

Slack               : 0.359ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.535ns (cell 0.204ns (38%), net 0.331ns (62%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x026y043z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9]_syn_4.q[0]
net (fo=1)                              0.331          1.774          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.mi[1]
reg                 x026y046z1          0.095    f     1.869          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.869               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.359               

Slack               : 0.435ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_27.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_27.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z3          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_27.q[0]
net (fo=1)                              0.407          1.850          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[0]
reg                 x025y045z0          0.095    f     1.945          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.435ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y044z0          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8]_syn_4.q[0]
net (fo=1)                              0.407          1.850          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_3.mi[1]
reg                 x025y045z0          0.095    f     1.945          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1]_syn_3.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               

Slack               : 0.477ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y044z1          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.b[1]
LUT3 (reg)          x025y045z1          0.319    r     1.987       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.987               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.477               

Slack               : 0.477ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.653ns (cell 0.428ns (65%), net 0.225ns (35%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.b[1]
LUT3 (reg)          x026y046z0          0.319    r     1.987       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.987               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.477               

Slack               : 0.563ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.739ns (cell 0.514ns (69%), net 0.225ns (31%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y047z2          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6]_syn_4.q[0]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.b[0]
LUT3 (reg)          x027y047z2          0.405    r     2.073       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.073               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.563               

Slack               : 0.563ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.739ns (cell 0.514ns (69%), net 0.225ns (31%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x026y045z0          0.109    f     1.443          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.q[1]
net (fo=1)                              0.225          1.668          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.b[0]
LUT3 (reg)          x028y045z2          0.405    r     2.073       1  net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.073               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=34)                             2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8]_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.563               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> clk
Type           :     Same Domain
From Clock     :     sd_card_clk
To Clock       :     clk
Min Period     :     5.862ns
Fmax           :     170.590MHz

Statistics:
Max            : SWNS      7.069ns, STNS      0.000ns,         0 Viol Endpoints,         7 Total Endpoints,         0 Paths Analyzed
Min            : HWNS      0.005ns, HTNS      0.000ns,         0 Viol Endpoints,         7 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.069ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[1]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 4.226ns (cell 0.577ns (13%), net 3.649ns (87%))
Clock Skew          : 1.456ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk
launch edge                            10.000    r    11.869               
--------------------------------------------------------------------  ---------------
clk2q               x023y031z2          0.146    r    12.015          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.q[0]
net (fo=8)                              2.783         14.798          net: sd_card_bmp_m0/bmp_read_m0/state_code[0],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_81.b[0]
LUT4                x023y013z2          0.431    f    15.229       1  pin: seg_scan_m0/sel1_syn_81.f[0]
net (fo=1)                              0.866         16.095          net: seg_scan_m0/sel1_syn_2[1],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[1]_syn_4.do[0]
PAD (reg)           x020y000            0.000    f    16.095          net: seg_data[1],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               16.095               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.665          3.158          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[1]_syn_4.osclk
capture edge                           20.000    r    23.158               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         23.097               
clock uncertainty                      -0.100         22.997               
clock pessimism                         0.167         23.164               
--------------------------------------------------------------------  ---------------
Required                                              23.164               
--------------------------------------------------------------------  ---------------
Slack                                                  7.069               

Slack               : 7.069ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[0]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 4.226ns (cell 0.577ns (13%), net 3.649ns (87%))
Clock Skew          : 1.456ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk
launch edge                            10.000    r    11.869               
--------------------------------------------------------------------  ---------------
clk2q               x023y031z2          0.146    r    12.015          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.q[0]
net (fo=8)                              2.783         14.798          net: sd_card_bmp_m0/bmp_read_m0/state_code[0],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_81.b[1]
LUT4                x023y013z2          0.431    f    15.229       1  pin: seg_scan_m0/sel1_syn_81.f[1]
net (fo=1)                              0.866         16.095          net: seg_scan_m0/sel1_syn_2[0],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[0]_syn_4.do[0]
PAD (reg)           x020y000            0.000    f    16.095          net: seg_data[0],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               16.095               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.665          3.158          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[0]_syn_4.osclk
capture edge                           20.000    r    23.158               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         23.097               
clock uncertainty                      -0.100         22.997               
clock pessimism                         0.167         23.164               
--------------------------------------------------------------------  ---------------
Required                                              23.164               
--------------------------------------------------------------------  ---------------
Slack                                                  7.069               

Slack               : 7.663ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[4]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 3.632ns (cell 0.577ns (15%), net 3.055ns (85%))
Clock Skew          : 1.456ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk
launch edge                            10.000    r    11.869               
--------------------------------------------------------------------  ---------------
clk2q               x023y031z2          0.146    r    12.015          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.q[0]
net (fo=8)                              1.906         13.921          net: sd_card_bmp_m0/bmp_read_m0/state_code[0],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_84.b[0]
LUT4                x028y014z2          0.431    f    14.352       1  pin: seg_scan_m0/sel1_syn_84.f[0]
net (fo=1)                              1.149         15.501          net: seg_scan_m0/sel1_syn_2[4],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[4]_syn_4.do[0]
PAD (reg)           x036y000            0.000    f    15.501          net: seg_data[4],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               15.501               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.665          3.158          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[4]_syn_4.osclk
capture edge                           20.000    r    23.158               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         23.097               
clock uncertainty                      -0.100         22.997               
clock pessimism                         0.167         23.164               
--------------------------------------------------------------------  ---------------
Required                                              23.164               
--------------------------------------------------------------------  ---------------
Slack                                                  7.663               

Slack               : 7.950ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[5]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 3.345ns (cell 0.887ns (26%), net 2.458ns (74%))
Clock Skew          : 1.456ns
Logic Level         : 2 ( LUT4=1  LUT1=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk
launch edge                            10.000    r    11.869               
--------------------------------------------------------------------  ---------------
clk2q               x023y031z2          0.146    r    12.015          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.q[0]
net (fo=8)                              1.095         13.110          net: sd_card_bmp_m0/bmp_read_m0/state_code[0],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_86.b[0]
LUT4                x027y017z1          0.333    f    13.443       1  pin: seg_scan_m0/sel1_syn_86.f[0]
net (fo=1)                              0.699         14.142          net: seg_scan_m0/sel1_syn_2[5],  ../../src/seg_scan.v(50)
                                                                      pin: seg_scan_m0/sel1_syn_87.a[0]
LUT1                x026y008z1          0.408    f    14.550       2  pin: seg_scan_m0/sel1_syn_87.f[0]
net (fo=1)                              0.664         15.214          net: seg_scan_m0/sel1_syn_2[5]_holdbuf,  NOFILE(0)
                                                                      pin: seg_data[5]_syn_4.do[0]
PAD (reg)           x028y000            0.000    f    15.214          net: seg_data[5],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               15.214               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.665          3.158          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[5]_syn_4.osclk
capture edge                           20.000    r    23.158               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         23.097               
clock uncertainty                      -0.100         22.997               
clock pessimism                         0.167         23.164               
--------------------------------------------------------------------  ---------------
Required                                              23.164               
--------------------------------------------------------------------  ---------------
Slack                                                  7.950               

Slack               : 7.959ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[6]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 3.336ns (cell 0.577ns (17%), net 2.759ns (83%))
Clock Skew          : 1.456ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk
launch edge                            10.000    r    11.869               
--------------------------------------------------------------------  ---------------
clk2q               x023y031z2          0.146    r    12.015          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.q[0]
net (fo=8)                              1.906         13.921          net: sd_card_bmp_m0/bmp_read_m0/state_code[0],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_84.b[1]
LUT4                x028y014z2          0.431    f    14.352       1  pin: seg_scan_m0/sel1_syn_84.f[1]
net (fo=1)                              0.853         15.205          net: seg_scan_m0/sel1_syn_2[6],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[6]_syn_4.do[0]
PAD (reg)           x028y000            0.000    f    15.205          net: seg_data[6],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               15.205               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.665          3.158          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[6]_syn_4.osclk
capture edge                           20.000    r    23.158               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         23.097               
clock uncertainty                      -0.100         22.997               
clock pessimism                         0.167         23.164               
--------------------------------------------------------------------  ---------------
Required                                              23.164               
--------------------------------------------------------------------  ---------------
Slack                                                  7.959               

Slack               : 8.342ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[2]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 2.953ns (cell 0.479ns (16%), net 2.474ns (84%))
Clock Skew          : 1.456ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk
launch edge                            10.000    r    11.869               
--------------------------------------------------------------------  ---------------
clk2q               x023y031z2          0.146    r    12.015          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.q[0]
net (fo=8)                              1.579         13.594          net: sd_card_bmp_m0/bmp_read_m0/state_code[0],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_78.b[0]
LUT4                x028y014z1          0.333    f    13.927       1  pin: seg_scan_m0/sel1_syn_78.f[0]
net (fo=1)                              0.895         14.822          net: seg_scan_m0/sel1_syn_31,  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[2]_syn_4.do[0]
PAD (reg)           x030y000            0.000    f    14.822          net: seg_data[2],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               14.822               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.665          3.158          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[2]_syn_4.osclk
capture edge                           20.000    r    23.158               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         23.097               
clock uncertainty                      -0.100         22.997               
clock pessimism                         0.167         23.164               
--------------------------------------------------------------------  ---------------
Required                                              23.164               
--------------------------------------------------------------------  ---------------
Slack                                                  8.342               

Slack               : 8.376ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[3]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { clk rising@20.000ns - sd_card_clk rising@10.000ns }
Data Path Delay     : 2.919ns (cell 0.479ns (16%), net 2.440ns (84%))
Clock Skew          : 1.456ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.clk
launch edge                            10.000    r    11.869               
--------------------------------------------------------------------  ---------------
clk2q               x023y031z2          0.146    r    12.015          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[0]_syn_7.q[0]
net (fo=8)                              1.579         13.594          net: sd_card_bmp_m0/bmp_read_m0/state_code[0],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_78.b[1]
LUT4                x028y014z1          0.333    f    13.927       1  pin: seg_scan_m0/sel1_syn_78.f[1]
net (fo=1)                              0.861         14.788          net: seg_scan_m0/sel1_syn_2[3],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[3]_syn_4.do[0]
PAD (reg)           x030y000            0.000    f    14.788          net: seg_data[3],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               14.788               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)                             1.665          3.158          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[3]_syn_4.osclk
capture edge                           20.000    r    23.158               
--------------------------------------------------------------------  ---------------
setup                                  -0.061         23.097               
clock uncertainty                      -0.100         22.997               
clock pessimism                         0.167         23.164               
--------------------------------------------------------------------  ---------------
Required                                              23.164               
--------------------------------------------------------------------  ---------------
Slack                                                  8.376               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.005ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[3]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.717ns (cell 0.260ns (15%), net 1.457ns (85%))
Clock Skew          : 1.615ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y027z2          0.109    f     1.443          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.q[1]
net (fo=8)                              0.849          2.292          net: sd_card_bmp_m0/bmp_read_m0/state_code[1],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_78.c[1]
LUT4                x028y014z1          0.151    f     2.443       1  pin: seg_scan_m0/sel1_syn_78.f[1]
net (fo=1)                              0.608          3.051          net: seg_scan_m0/sel1_syn_2[3],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[3]_syn_4.do[0]
PAD (reg)           x030y000            0.000    f     3.051          net: seg_data[3],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                3.051               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.765          3.067          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[3]_syn_4.osclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                   -0.003          3.064               
clock uncertainty                       0.100          3.164               
clock pessimism                        -0.118          3.046               
--------------------------------------------------------------------  ---------------
Required                                               3.046               
--------------------------------------------------------------------  ---------------
Slack                                                  0.005               

Slack               : 0.037ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[2]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.749ns (cell 0.260ns (14%), net 1.489ns (86%))
Clock Skew          : 1.615ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y027z2          0.109    f     1.443          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.q[1]
net (fo=8)                              0.849          2.292          net: sd_card_bmp_m0/bmp_read_m0/state_code[1],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_78.c[0]
LUT4                x028y014z1          0.151    f     2.443       1  pin: seg_scan_m0/sel1_syn_78.f[0]
net (fo=1)                              0.640          3.083          net: seg_scan_m0/sel1_syn_31,  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[2]_syn_4.do[0]
PAD (reg)           x030y000            0.000    f     3.083          net: seg_data[2],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                3.083               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.765          3.067          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[2]_syn_4.osclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                   -0.003          3.064               
clock uncertainty                       0.100          3.164               
clock pessimism                        -0.118          3.046               
--------------------------------------------------------------------  ---------------
Required                                               3.046               
--------------------------------------------------------------------  ---------------
Slack                                                  0.037               

Slack               : 0.259ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[6]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.971ns (cell 0.346ns (17%), net 1.625ns (83%))
Clock Skew          : 1.615ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y027z2          0.109    f     1.443          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.q[1]
net (fo=8)                              1.018          2.461          net: sd_card_bmp_m0/bmp_read_m0/state_code[1],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_84.c[1]
LUT4                x028y014z2          0.237    r     2.698       1  pin: seg_scan_m0/sel1_syn_84.f[1]
net (fo=1)                              0.607          3.305          net: seg_scan_m0/sel1_syn_2[6],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[6]_syn_4.do[0]
PAD (reg)           x028y000            0.000    f     3.305          net: seg_data[6],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                3.305               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.765          3.067          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[6]_syn_4.osclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                   -0.003          3.064               
clock uncertainty                       0.100          3.164               
clock pessimism                        -0.118          3.046               
--------------------------------------------------------------------  ---------------
Required                                               3.046               
--------------------------------------------------------------------  ---------------
Slack                                                  0.259               

Slack               : 0.354ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[1]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 2.066ns (cell 0.288ns (13%), net 1.778ns (87%))
Clock Skew          : 1.615ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y027z2          0.109    f     1.443          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.q[0]
net (fo=8)                              1.170          2.613          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_81.d[0]
LUT4                x023y013z2          0.179    f     2.792       1  pin: seg_scan_m0/sel1_syn_81.f[0]
net (fo=1)                              0.608          3.400          net: seg_scan_m0/sel1_syn_2[1],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[1]_syn_4.do[0]
PAD (reg)           x020y000            0.000    f     3.400          net: seg_data[1],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                3.400               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.765          3.067          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[1]_syn_4.osclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                   -0.003          3.064               
clock uncertainty                       0.100          3.164               
clock pessimism                        -0.118          3.046               
--------------------------------------------------------------------  ---------------
Required                                               3.046               
--------------------------------------------------------------------  ---------------
Slack                                                  0.354               

Slack               : 0.354ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[0]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 2.066ns (cell 0.288ns (13%), net 1.778ns (87%))
Clock Skew          : 1.615ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y027z2          0.109    f     1.443          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.q[0]
net (fo=8)                              1.170          2.613          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_81.d[1]
LUT4                x023y013z2          0.179    f     2.792       1  pin: seg_scan_m0/sel1_syn_81.f[1]
net (fo=1)                              0.608          3.400          net: seg_scan_m0/sel1_syn_2[0],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[0]_syn_4.do[0]
PAD (reg)           x020y000            0.000    f     3.400          net: seg_data[0],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                3.400               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.765          3.067          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[0]_syn_4.osclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                   -0.003          3.064               
clock uncertainty                       0.100          3.164               
clock pessimism                        -0.118          3.046               
--------------------------------------------------------------------  ---------------
Required                                               3.046               
--------------------------------------------------------------------  ---------------
Slack                                                  0.354               

Slack               : 0.366ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[5]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 2.078ns (cell 0.517ns (24%), net 1.561ns (76%))
Clock Skew          : 1.615ns
Logic Level         : 2 ( LUT4=1  LUT1=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y027z2          0.109    f     1.443          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.q[0]
net (fo=8)                              0.593          2.036          net: sd_card_bmp_m0/bmp_read_m0/state_code[2],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_86.d[0]
LUT4                x027y017z1          0.126    f     2.162       1  pin: seg_scan_m0/sel1_syn_86.f[0]
net (fo=1)                              0.500          2.662          net: seg_scan_m0/sel1_syn_2[5],  ../../src/seg_scan.v(50)
                                                                      pin: seg_scan_m0/sel1_syn_87.a[0]
LUT1                x026y008z1          0.282    r     2.944       2  pin: seg_scan_m0/sel1_syn_87.f[0]
net (fo=1)                              0.468          3.412          net: seg_scan_m0/sel1_syn_2[5]_holdbuf,  NOFILE(0)
                                                                      pin: seg_data[5]_syn_4.do[0]
PAD (reg)           x028y000            0.000    f     3.412          net: seg_data[5],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                3.412               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.765          3.067          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[5]_syn_4.osclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                   -0.003          3.064               
clock uncertainty                       0.100          3.164               
clock pessimism                        -0.118          3.046               
--------------------------------------------------------------------  ---------------
Required                                               3.046               
--------------------------------------------------------------------  ---------------
Slack                                                  0.366               

Slack               : 0.475ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : seg_data[4]_syn_4.do[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 2.187ns (cell 0.346ns (15%), net 1.841ns (85%))
Clock Skew          : 1.615ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x025y027z2          0.109    f     1.443          pin: sd_card_bmp_m0/bmp_read_m0/state_code_reg[1]_syn_7.q[1]
net (fo=8)                              1.018          2.461          net: sd_card_bmp_m0/bmp_read_m0/state_code[1],  ../../src/bmp_read.v(8)
                                                                      pin: seg_scan_m0/sel1_syn_84.c[0]
LUT4                x028y014z2          0.237    r     2.698       1  pin: seg_scan_m0/sel1_syn_84.f[0]
net (fo=1)                              0.823          3.521          net: seg_scan_m0/sel1_syn_2[4],  ../../src/seg_scan.v(50)
                                                                      pin: seg_data[4]_syn_4.do[0]
PAD (reg)           x036y000            0.000    f     3.521          net: seg_data[4],  ../../src/top.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                                3.521               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)                             1.765          3.067          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: seg_data[4]_syn_4.osclk
capture edge                            0.000    r     3.067               
--------------------------------------------------------------------  ---------------
hold                                   -0.003          3.064               
clock uncertainty                       0.100          3.164               
clock pessimism                        -0.118          3.046               
--------------------------------------------------------------------  ---------------
Required                                               3.046               
--------------------------------------------------------------------  ---------------
Slack                                                  0.475               


----------------------------------------------------------------------------------------------------
Path Group     :     ext_mem_clk -> sd_card_clk
Type           :     Same Domain
From Clock     :     ext_mem_clk
To Clock       :     sd_card_clk
Min Period     :     10.200ns
Fmax           :     98.039MHz

Statistics:
Max            : SWNS     -0.040ns, STNS     -0.068ns,         2 Viol Endpoints,         4 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      0.235ns, HTNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.040ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - ext_mem_clk rising@8.000ns }
Data Path Delay     : 1.803ns (cell 0.957ns (53%), net 0.846ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     9.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.146    r    10.015          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.378         10.393          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.d[1]
LUT5                x019y030z3          0.262    r    10.655       1  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.f[1]
net (fo=2)                              0.468         11.123          net: sd_card_bmp_m0/bmp_read_m0/sel1_syn_29,  ../../src/bmp_read.v(178)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[1]
LUT5 (reg)          x018y029z3          0.549    f    11.672       2  net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../src/bmp_read.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                               11.672               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.045          1.681          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.167         11.632               
--------------------------------------------------------------------  ---------------
Required                                              11.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.040               

Slack               : -0.028ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.b[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - ext_mem_clk rising@8.000ns }
Data Path Delay     : 1.791ns (cell 0.957ns (53%), net 0.834ns (47%))
Clock Skew          : 0.021ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     9.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.146    r    10.015          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.378         10.393          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.d[1]
LUT5                x019y030z3          0.262    r    10.655       1  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.f[1]
net (fo=2)                              0.456         11.111          net: sd_card_bmp_m0/bmp_read_m0/sel1_syn_29,  ../../src/bmp_read.v(178)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.b[0]
LUT5 (reg)          x019y030z3          0.549    f    11.660       2  net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[3],  ../../src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                               11.660               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.045          1.681          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.167         11.632               
--------------------------------------------------------------------  ---------------
Required                                              11.632               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.028               

Slack               : 0.538ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - ext_mem_clk rising@8.000ns }
Data Path Delay     : 1.225ns (cell 0.695ns (56%), net 0.530ns (44%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     9.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.146    r    10.015          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.530         10.545          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[0]
LUT5 (reg)          x018y029z3          0.549    f    11.094       1  net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[2],  ../../src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                               11.094               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.045          1.681          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         11.565               
clock uncertainty                      -0.100         11.465               
clock pessimism                         0.167         11.632               
--------------------------------------------------------------------  ---------------
Required                                              11.632               
--------------------------------------------------------------------  ---------------
Slack                                                  0.538               

Slack               : 0.713ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - ext_mem_clk rising@8.000ns }
Data Path Delay     : 0.866ns (cell 0.232ns (26%), net 0.634ns (74%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             8.000    r     9.869               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.146    r    10.015          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.634         10.649          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.sr
reg                 x019y027z3          0.086    r    10.735               
--------------------------------------------------------------------  ---------------
Arrival                                               10.735               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.364          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.364          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.045          1.681          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
capture edge                           10.000    r    11.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         11.381               
clock uncertainty                      -0.100         11.281               
clock pessimism                         0.167         11.448               
--------------------------------------------------------------------  ---------------
Required                                              11.448               
--------------------------------------------------------------------  ---------------
Slack                                                  0.713               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.235ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.603ns (cell 0.161ns (26%), net 0.442ns (74%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.442          1.885          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.sr
reg                 x019y027z3          0.052    f     1.937               
--------------------------------------------------------------------  ---------------
Arrival                                                1.937               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.130          1.467          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.118          1.702               
--------------------------------------------------------------------  ---------------
Required                                               1.702               
--------------------------------------------------------------------  ---------------
Slack                                                  0.235               

Slack               : 0.702ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.878ns (cell 0.514ns (58%), net 0.364ns (42%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.364          1.807          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[0]
LUT5 (reg)          x018y029z3          0.405    r     2.212       1  net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[2],  ../../src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                                2.212               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.130          1.467          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.702               

Slack               : 1.079ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.b[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.255ns (cell 0.693ns (55%), net 0.562ns (45%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.248          1.691          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.d[1]
LUT5                x019y030z3          0.179    f     1.870       1  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.f[1]
net (fo=2)                              0.314          2.184          net: sd_card_bmp_m0/bmp_read_m0/sel1_syn_29,  ../../src/bmp_read.v(178)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.b[0]
LUT5 (reg)          x019y030z3          0.405    r     2.589       2  net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[3],  ../../src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                                2.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.130          1.467          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.079               

Slack               : 1.093ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.269ns (cell 0.693ns (54%), net 0.576ns (46%))
Clock Skew          : 0.015ns
Logic Level         : 2 ( LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x019y028z3          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.248          1.691          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.d[1]
LUT5                x019y030z3          0.179    f     1.870       1  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_12.f[1]
net (fo=2)                              0.328          2.198          net: sd_card_bmp_m0/bmp_read_m0/sel1_syn_29,  ../../src/bmp_read.v(178)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.b[1]
LUT5 (reg)          x018y029z3          0.405    r     2.603       2  net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../src/bmp_read.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                                2.603               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.663          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.663          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.130          1.467          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  1.093               


----------------------------------------------------------------------------------------------------
Path Group     :     ext_mem_clk -> video_clk
Type           :     Same Domain
From Clock     :     ext_mem_clk
To Clock       :     video_clk
Min Period     :     8.715ns
Fmax           :     114.745MHz

Statistics:
Max            : SWNS      6.257ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      0.357ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.257ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : video_timing_data_m0/read_req_reg_syn_8.a[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - ext_mem_clk rising@32.000ns }
Data Path Delay     : 1.506ns (cell 0.672ns (44%), net 0.834ns (56%))
Clock Skew          : 0.021ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
clk2q               x015y024z2          0.146    r    34.015          pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.q[0]
net (fo=5)                              0.834         34.849          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.a[0]
LUT4 (reg)          x017y025z0          0.526    f    35.375       1  net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                               35.375               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         41.565               
clock uncertainty                      -0.100         41.465               
clock pessimism                         0.167         41.632               
--------------------------------------------------------------------  ---------------
Required                                              41.632               
--------------------------------------------------------------------  ---------------
Slack                                                  6.257               

Slack               : 6.513ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - ext_mem_clk rising@32.000ns }
Data Path Delay     : 1.066ns (cell 0.232ns (21%), net 0.834ns (79%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk
launch edge                            32.000    r    33.869               
--------------------------------------------------------------------  ---------------
clk2q               x015y024z2          0.146    r    34.015          pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.q[0]
net (fo=5)                              0.834         34.849          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x017y025z1          0.086    r    34.935               
--------------------------------------------------------------------  ---------------
Arrival                                               34.935               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.978         -0.485          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.485          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.485          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.166          1.681          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                           40.000    r    41.681               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         41.381               
clock uncertainty                      -0.100         41.281               
clock pessimism                         0.167         41.448               
--------------------------------------------------------------------  ---------------
Required                                              41.448               
--------------------------------------------------------------------  ---------------
Slack                                                  6.513               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.357ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.725ns (cell 0.161ns (22%), net 0.564ns (78%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x015y024z2          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.q[0]
net (fo=5)                              0.564          2.007          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x017y025z1          0.052    f     2.059               
--------------------------------------------------------------------  ---------------
Arrival                                                2.059               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
removal                                 0.253          1.720               
clock uncertainty                       0.100          1.820               
clock pessimism                        -0.118          1.702               
--------------------------------------------------------------------  ---------------
Required                                               1.702               
--------------------------------------------------------------------  ---------------
Slack                                                  0.357               

Slack               : 0.863ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : video_timing_data_m0/read_req_reg_syn_8.a[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 1.039ns (cell 0.475ns (45%), net 0.564ns (55%))
Clock Skew          : 0.015ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.938          1.334          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x015y024z2          0.109    f     1.443          pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[4]_syn_4.q[0]
net (fo=5)                              0.564          2.007          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.a[0]
LUT4 (reg)          x017y025z0          0.366    r     2.373       1  net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                                2.373               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.065         -0.763          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.763          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.763          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.230          1.467          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.863               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> ext_mem_clk
Type           :     Same Domain
From Clock     :     sd_card_clk
To Clock       :     ext_mem_clk
Min Period     :     4.512ns
Fmax           :     221.631MHz

Statistics:
Max            : SWNS      0.872ns, STNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.435ns, HTNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.872ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { ext_mem_clk rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.407          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.407          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            2.276          1.869          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk
launch edge                            30.000    r    31.869               
--------------------------------------------------------------------  ---------------
clk2q               x018y029z3          0.146    r    32.015          pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.q[1]
net (fo=2)                              0.602         32.617          net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../src/bmp_read.v(14)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.mi[0]
reg                 x020y029z1          0.143    r    32.760          net: frame_read_write_m0/frame_fifo_write_m0/write_req_d0,  ../../src/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                               32.760               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
capture edge                           32.000    r    33.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         33.565               
clock uncertainty                      -0.100         33.465               
clock pessimism                         0.167         33.632               
--------------------------------------------------------------------  ---------------
Required                                              33.632               
--------------------------------------------------------------------  ---------------
Slack                                                  0.872               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.435ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.611ns (cell 0.204ns (33%), net 0.407ns (67%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.604          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000         -0.604          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            1.938          1.334          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x018y029z3          0.109    f     1.443          pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_14.q[1]
net (fo=2)                              0.407          1.850          net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../src/bmp_read.v(14)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.mi[0]
reg                 x020y029z1          0.095    f     1.945          net: frame_read_write_m0/frame_fifo_write_m0/write_req_d0,  ../../src/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                1.945               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.435               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> ext_mem_clk
Type           :     Same Domain
From Clock     :     video_clk
To Clock       :     ext_mem_clk
Min Period     :     1.000ns
Fmax           :     1000.000MHz

Statistics:
Max            : SWNS      7.084ns, STNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.294ns, HTNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.084ns
Begin Point         : video_timing_data_m0/read_req_reg_syn_8.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { ext_mem_clk rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.679ns (cell 0.289ns (42%), net 0.390ns (58%))
Clock Skew          : 0.021ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -2.201         -0.541          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.541          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.541          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.410          1.869          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x017y025z0          0.146    r     2.015          pin: video_timing_data_m0/read_req_reg_syn_8.q[0]
net (fo=2)                              0.390          2.405          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0]
reg                 x015y025z0          0.143    r     2.548          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                2.548               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.045          1.681          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.clk
capture edge                            8.000    r     9.681               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.565               
clock uncertainty                      -0.100          9.465               
clock pessimism                         0.167          9.632               
--------------------------------------------------------------------  ---------------
Required                                               9.632               
--------------------------------------------------------------------  ---------------
Slack                                                  7.084               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.294ns
Begin Point         : video_timing_data_m0/read_req_reg_syn_8.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.470ns (cell 0.204ns (43%), net 0.266ns (57%))
Clock Skew          : 0.015ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071           -1.879         -0.695          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000         -0.695          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000         -0.695          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            2.029          1.334          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_8.clk
launch edge                             0.000    r     1.334               
--------------------------------------------------------------------  ---------------
clk2q               x017y025z0          0.109    f     1.443          pin: video_timing_data_m0/read_req_reg_syn_8.q[0]
net (fo=2)                              0.266          1.709          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.mi[0]
reg                 x015y025z0          0.095    f     1.804          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                1.804               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.130          1.467          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg_syn_4.clk
capture edge                            0.000    r     1.467               
--------------------------------------------------------------------  ---------------
hold                                    0.061          1.528               
clock uncertainty                       0.100          1.628               
clock pessimism                        -0.118          1.510               
--------------------------------------------------------------------  ---------------
Required                                               1.510               
--------------------------------------------------------------------  ---------------
Slack                                                  0.294               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for U3/sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     ext_mem_clk -> sys_pll_m0/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     ext_mem_clk
To Clock       :     sys_pll_m0/pll_inst.clkc[2]
Min Period     :     14.034ns
Fmax           :     71.256MHz

Statistics:
Max            : SWNS     -3.017ns, STNS    -85.833ns,        32 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      3.874ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -3.017ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[17] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.461ns (cell 8.193ns (78%), net 2.268ns (22%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.268          4.283          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_24.ts
PAD                 x000y005            3.047    f     7.330       1  pin: U3/sdram_syn_24.bpad
net (fo=0)          x020y036            0.000          7.330          net: dq[17],  NOFILE(0)
                                                                      pin: U3/sdram.dq[17]
--------------------------------------------------------------------  ---------------
Arrival                                                7.330               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.017               

Slack               : -3.017ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[16] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.461ns (cell 8.193ns (78%), net 2.268ns (22%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.268          4.283          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_25.ts
PAD                 x000y005            3.047    f     7.330       1  pin: U3/sdram_syn_25.bpad
net (fo=0)          x020y036            0.000          7.330          net: dq[16],  NOFILE(0)
                                                                      pin: U3/sdram.dq[16]
--------------------------------------------------------------------  ---------------
Arrival                                                7.330               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.017               

Slack               : -2.916ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[31] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.360ns (cell 8.193ns (79%), net 2.167ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.167          4.182          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_26.ts
PAD                 x040y005            3.047    f     7.229       1  pin: U3/sdram_syn_26.bpad
net (fo=0)          x020y036            0.000          7.229          net: dq[31],  NOFILE(0)
                                                                      pin: U3/sdram.dq[31]
--------------------------------------------------------------------  ---------------
Arrival                                                7.229               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.916               

Slack               : -2.916ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[30] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.360ns (cell 8.193ns (79%), net 2.167ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.167          4.182          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_27.ts
PAD                 x040y005            3.047    f     7.229       1  pin: U3/sdram_syn_27.bpad
net (fo=0)          x020y036            0.000          7.229          net: dq[30],  NOFILE(0)
                                                                      pin: U3/sdram.dq[30]
--------------------------------------------------------------------  ---------------
Arrival                                                7.229               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.916               

Slack               : -2.867ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.311ns (cell 8.193ns (79%), net 2.118ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.118          4.133          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_1.ts
PAD                 x000y059            3.047    f     7.180       1  pin: U3/sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          7.180          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                7.180               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.867               

Slack               : -2.867ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.311ns (cell 8.193ns (79%), net 2.118ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.118          4.133          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_7.ts
PAD                 x000y059            3.047    f     7.180       1  pin: U3/sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          7.180          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                7.180               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.867               

Slack               : -2.867ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.311ns (cell 8.193ns (79%), net 2.118ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.118          4.133          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_22.ts
PAD                 x000y008            3.047    f     7.180       1  pin: U3/sdram_syn_22.bpad
net (fo=0)          x020y036            0.000          7.180          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram.dq[19]
--------------------------------------------------------------------  ---------------
Arrival                                                7.180               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.867               

Slack               : -2.867ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.311ns (cell 8.193ns (79%), net 2.118ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.118          4.133          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_23.ts
PAD                 x000y008            3.047    f     7.180       1  pin: U3/sdram_syn_23.bpad
net (fo=0)          x020y036            0.000          7.180          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram.dq[18]
--------------------------------------------------------------------  ---------------
Arrival                                                7.180               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.867               

Slack               : -2.862ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[2] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.306ns (cell 8.193ns (79%), net 2.113ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.113          4.128          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_28.ts
PAD                 x000y056            3.047    f     7.175       1  pin: U3/sdram_syn_28.bpad
net (fo=0)          x020y036            0.000          7.175          net: dq[2],  NOFILE(0)
                                                                      pin: U3/sdram.dq[2]
--------------------------------------------------------------------  ---------------
Arrival                                                7.175               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.862               

Slack               : -2.862ns
Begin Point         : U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[3] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 10.306ns (cell 8.193ns (79%), net 2.113ns (21%))
Clock Skew          : 3.544ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            2.276          1.869          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.clk
launch edge                             0.000    r     1.869               
--------------------------------------------------------------------  ---------------
clk2q               x021y032z2          0.146    r     2.015          pin: U3/u2_ram/u2_wrrd/active_en_reg_syn_8.q[0]
net (fo=33)                             2.113          4.128          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_35.ts
PAD                 x000y056            3.047    f     7.175       1  pin: U3/sdram_syn_35.bpad
net (fo=0)          x020y036            0.000          7.175          net: dq[3],  NOFILE(0)
                                                                      pin: U3/sdram.dq[3]
--------------------------------------------------------------------  ---------------
Arrival                                                7.175               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.176          1.812          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.434          5.246          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.246          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     9.246               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000          4.246               
clock uncertainty                      -0.100          4.146               
clock pessimism                         0.167          4.313               
--------------------------------------------------------------------  ---------------
Required                                               4.313               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.862               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.874ns
Begin Point         : U3/sdram_syn_1.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.299ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.730          1.366          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.osclk
launch edge                             0.000    r     1.366               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.639          pin: U3/sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          4.639          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.874               

Slack               : 3.874ns
Begin Point         : U3/sdram_syn_2.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.299ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.730          1.366          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.osclk
launch edge                             0.000    r     1.366               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.639          pin: U3/sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          4.639          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.874               

Slack               : 3.874ns
Begin Point         : U3/sdram_syn_3.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.299ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.730          1.366          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.osclk
launch edge                             0.000    r     1.366               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.273    r     4.639          pin: U3/sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          4.639          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.874               

Slack               : 3.874ns
Begin Point         : U3/sdram_syn_6.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.we_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.299ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.730          1.366          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_6.osclk
launch edge                             0.000    r     1.366               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y041            3.273    r     4.639          pin: U3/sdram_syn_6.opad
net (fo=1)          x020y036            0.000          4.639          net: we_n,  NOFILE(0)
                                                                      pin: U3/sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.874               

Slack               : 3.874ns
Begin Point         : U3/sdram_syn_7.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.299ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.730          1.366          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.osclk
launch edge                             0.000    r     1.366               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.273    r     4.639          pin: U3/sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          4.639          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.874               

Slack               : 3.874ns
Begin Point         : U3/sdram_syn_8.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.cas_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.299ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.730          1.366          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_8.osclk
launch edge                             0.000    r     1.366               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.639          pin: U3/sdram_syn_8.opad
net (fo=1)          x020y036            0.000          4.639          net: cas_n,  NOFILE(0)
                                                                      pin: U3/sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.874               

Slack               : 3.874ns
Begin Point         : U3/sdram_syn_9.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.ras_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.299ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.730          1.366          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_9.osclk
launch edge                             0.000    r     1.366               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y035            3.273    r     4.639          pin: U3/sdram_syn_9.opad
net (fo=1)          x020y036            0.000          4.639          net: ras_n,  NOFILE(0)
                                                                      pin: U3/sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                4.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.874               

Slack               : 3.874ns
Begin Point         : U3/sdram_syn_11.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[9] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.299ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.730          1.366          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_11.osclk
launch edge                             0.000    r     1.366               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.639          pin: U3/sdram_syn_11.opad
net (fo=1)          x020y036            0.000          4.639          net: addr[9],  NOFILE(0)
                                                                      pin: U3/sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                4.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.874               

Slack               : 3.874ns
Begin Point         : U3/sdram_syn_12.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[8] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.299ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.730          1.366          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_12.osclk
launch edge                             0.000    r     1.366               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y032            3.273    r     4.639          pin: U3/sdram_syn_12.opad
net (fo=1)          x020y036            0.000          4.639          net: addr[8],  NOFILE(0)
                                                                      pin: U3/sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                4.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.874               

Slack               : 3.874ns
Begin Point         : U3/sdram_syn_13.osclk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@0.000ns - sys_pll_m0/pll_inst.clkc[2] rising@-4.000ns }
Data Path Delay     : 4.273ns (cell 4.273ns (100%), net 0.000ns (0%))
Clock Skew          : 4.299ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.730          1.366          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_13.osclk
launch edge                             0.000    r     1.366               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y029            3.273    r     4.639          pin: U3/sdram_syn_13.opad
net (fo=1)          x020y036            0.000          4.639          net: addr[7],  NOFILE(0)
                                                                      pin: U3/sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r     1.832               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000          0.832               
clock uncertainty                       0.100          0.932               
clock pessimism                        -0.167          0.765               
--------------------------------------------------------------------  ---------------
Required                                               0.765               
--------------------------------------------------------------------  ---------------
Slack                                                  3.874               


----------------------------------------------------------------------------------------------------
Path Group     :     sys_pll_m0/pll_inst.clkc[2] -> ext_mem_clk
Type           :     Same Domain
From Clock     :     sys_pll_m0/pll_inst.clkc[2]
To Clock       :     ext_mem_clk
Min Period     :     21.130ns
Fmax           :     47.326MHz

Statistics:
Max            : SWNS     -6.565ns, STNS   -210.080ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      8.430ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -6.565ns
Begin Point         : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[0]
net (fo=0)                              0.000         14.832          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f    16.285               
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[6]
net (fo=0)                              0.000         14.832          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f    16.285               
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[7]
net (fo=0)                              0.000         14.832          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f    16.285               
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[1]
net (fo=0)                              0.000         14.832          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f    16.285               
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[23] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_18.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[23]
net (fo=0)                              0.000         14.832          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_18.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[22] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_19.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[22]
net (fo=0)                              0.000         14.832          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_19.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[21] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_20.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[21]
net (fo=0)                              0.000         14.832          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_20.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[20] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_21.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[20]
net (fo=0)                              0.000         14.832          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_21.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_22.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[19]
net (fo=0)                              0.000         14.832          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_22.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               

Slack               : -6.565ns
Begin Point         : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_23.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { ext_mem_clk rising@8.000ns - sys_pll_m0/pll_inst.clkc[2] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 4.172ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.660          1.660          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.660          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -2.067         -0.407          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.423          2.016          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            3.816          5.832          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          5.832          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     9.832               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000         14.832          pin: U3/sdram.dq[18]
net (fo=0)                              0.000         14.832          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f    16.285          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               16.285               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.493          1.493          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.493          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.857         -0.364          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.857          1.493          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_23.ipclk
capture edge                            8.000    r     9.493               
--------------------------------------------------------------------  ---------------
setup                                   0.160          9.653               
clock uncertainty                      -0.100          9.553               
clock pessimism                         0.167          9.720               
--------------------------------------------------------------------  ---------------
Required                                               9.720               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.565               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 8.430ns
Begin Point         : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[0]
net (fo=0)                              0.000          8.897          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     9.875               
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[6]
net (fo=0)                              0.000          8.897          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     9.875               
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[7]
net (fo=0)                              0.000          8.897          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     9.875               
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[1]
net (fo=0)                              0.000          8.897          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     9.875               
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[23] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_18.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[23]
net (fo=0)                              0.000          8.897          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_18.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[22] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_19.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[22]
net (fo=0)                              0.000          8.897          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_19.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[21] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_20.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[21]
net (fo=0)                              0.000          8.897          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_20.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[20] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_21.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[20]
net (fo=0)                              0.000          8.897          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_21.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_22.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[19]
net (fo=0)                              0.000          8.897          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_22.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               

Slack               : 8.430ns
Begin Point         : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[2]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_23.bpad (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[2] rising@4.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 2.713ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.184          1.184          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.184          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.788         -0.604          pin: sys_pll_m0/pll_inst.clkc[2]
net (fo=1)                              2.043          1.439          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                 x040y041            2.458          3.897          pin: U3/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          3.897          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     7.897               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          8.897          pin: U3/sdram.dq[18]
net (fo=0)                              0.000          8.897          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     9.875          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.875               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            1.302          1.302          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          1.302          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071           -1.965         -0.663          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            1.965          1.302          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_23.ipclk
capture edge                            0.000    r     1.302               
--------------------------------------------------------------------  ---------------
hold                                    0.161          1.463               
clock uncertainty                       0.100          1.563               
clock pessimism                        -0.118          1.445               
--------------------------------------------------------------------  ---------------
Required                                               1.445               
--------------------------------------------------------------------  ---------------
Slack                                                  8.430               





Timing details for FRAME_READ_WRITE_M0/READ_BUF
------------------------------

Timing details for frame_read_write_m0/read_buf
------------------------------------------------------------

Timing details for constraint:
	set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700

Type           :     SMD

Statistics:
Max            : SWNS      6.546ns, STNS      0.000ns,         0 Viol Endpoints,        18 Total Endpoints,        18 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.546ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_3.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 1.038ns (cell 0.289ns (27%), net 0.749ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y026z1          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.749          0.895          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_3.mi[0]
reg                 x022y027z2          0.143    r     1.038          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                1.038               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.546               

Slack               : 6.601ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.983ns (cell 0.289ns (29%), net 0.694ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x025y026z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.694          0.840          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x021y026z1          0.143    r     0.983          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.983               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.601               

Slack               : 6.693ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/sub1_syn_61.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x019y025z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.602          0.748          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_61.mi[0]
ADDER (reg)         x018y025z0          0.143    r     0.891          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.891               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/sub1_syn_61.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.693               

Slack               : 6.693ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.clk
--------------------------------------------------------------------  ---------------
clk2q               x021y027z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.q[0]
net (fo=1)                              0.602          0.748          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[0]
reg                 x021y026z3          0.143    r     0.891          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.891               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.693               

Slack               : 6.693ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[1] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.891ns (cell 0.289ns (32%), net 0.602ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x021y027z0          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.602          0.748          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[1]
reg                 x021y026z3          0.143    r     0.891          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.891               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.693               

Slack               : 6.711ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.873ns (cell 0.289ns (33%), net 0.584ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x025y026z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.584          0.730          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_3.mi[1]
reg                 x022y027z1          0.143    r     0.873          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.873               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.711               

Slack               : 6.813ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x021y027z0          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.482          0.628          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0]
reg                 x020y025z3          0.143    r     0.771          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.771               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.813               

Slack               : 6.813ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y026z0          0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.482          0.628          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_3.mi[0]
reg                 x022y025z2          0.143    r     0.771          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.771               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.813               

Slack               : 6.813ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[5]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_4.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.771ns (cell 0.289ns (37%), net 0.482ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[5]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x022y024z3          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[5]_syn_4.q[0]
net (fo=1)                              0.482          0.628          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_4.mi[1]
reg                 x020y026z2          0.143    r     0.771          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.771               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.813               

Slack               : 6.816ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.768ns (cell 0.289ns (37%), net 0.479ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x040y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=197)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y025z2          0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.479          0.625          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0]
reg                 x020y025z1          0.143    r     0.768          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.768               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.816               



Min Paths
----------------------------------------------------------------------------------------------------





Timing details for FRAME_READ_WRITE_M0/WRITE_BUF
------------------------------

Timing details for frame_read_write_m0/write_buf
------------------------------------------------------------

Timing details for constraint:
	set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700

Type           :     SMD

Statistics:
Max            : SWNS      6.520ns, STNS      0.000ns,         0 Viol Endpoints,        18 Total Endpoints,        18 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.520ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.064ns (cell 0.289ns (27%), net 0.775ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x022y019z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.775          0.921          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.mi[0]
reg                 x021y014z1          0.143    r     1.064          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                1.064               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.520               

Slack               : 6.617ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/add2_syn_56.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.967ns (cell 0.289ns (29%), net 0.678ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add2_syn_56.clk
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x021y009z2          0.146    r     0.146          pin: frame_read_write_m0/frame_fifo_write_m0/add2_syn_56.q[0]
net (fo=1)                              0.678          0.824          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[0]
reg                 x020y016z1          0.143    r     0.967          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.967               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.617               

Slack               : 6.617ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[1] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.967ns (cell 0.289ns (29%), net 0.678ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x021y020z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.678          0.824          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[1]
reg                 x019y016z0          0.143    r     0.967          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.967               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.617               

Slack               : 6.617ns
Begin Point         : frame_read_write_m0/write_buf/lt0_syn_35.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_4.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.967ns (cell 0.289ns (29%), net 0.678ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/lt0_syn_35.clk
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x018y020z0          0.146    r     0.146          pin: frame_read_write_m0/write_buf/lt0_syn_35.q[0]
net (fo=1)                              0.678          0.824          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_4.mi[0]
reg                 x019y015z0          0.143    r     0.967          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.967               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.617               

Slack               : 6.620ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.964ns (cell 0.289ns (29%), net 0.675ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x022y015z2          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.675          0.821          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0]
reg                 x019y018z1          0.143    r     0.964          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.964               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.620               

Slack               : 6.656ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.928ns (cell 0.289ns (31%), net 0.639ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x021y020z1          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.639          0.785          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.mi[0]
reg                 x019y016z0          0.143    r     0.928          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.928               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4]_syn_4.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.656               

Slack               : 6.664ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.920ns (cell 0.289ns (31%), net 0.631ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x022y015z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.631          0.777          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[0]
reg                 x020y017z2          0.143    r     0.920          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.920               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.664               

Slack               : 6.672ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.912ns (cell 0.289ns (31%), net 0.623ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x022y015z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.623          0.769          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[0]
reg                 x021y018z1          0.143    r     0.912          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.912               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.672               

Slack               : 6.672ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sd_card_clk rising@0.000ns - ext_mem_clk rising@0.000ns }
Data Path Delay     : 0.912ns (cell 0.289ns (31%), net 0.623ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x023y016z1          0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.623          0.769          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[1]
reg                 x020y017z2          0.143    r     0.912          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.912               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.672               

Slack               : 6.675ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/read_buf/lt0_syn_35.mi[0] (rising edge triggered by clock ext_mem_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { ext_mem_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.909ns (cell 0.289ns (31%), net 0.620ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.100ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=271)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
--------------------------------------------------------------------  ---------------
clk2q               x022y019z3          0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.620          0.766          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_35.mi[0]
ADDER (reg)         x021y021z0          0.143    r     0.909          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_syn_2.di
net (fo=26)         x000y071            0.000          0.000          net: clk_dup_1,  ../../src/top.v(2)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=456)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/lt0_syn_35.clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.675               



Min Paths
----------------------------------------------------------------------------------------------------




