ARM GAS  /tmp/ccGYQuU6.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * File Name          : stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc2;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccGYQuU6.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/stm32f4xx_hal_msp.c **** 
  65:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** /**
  67:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  68:Core/Src/stm32f4xx_hal_msp.c ****   */
  69:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  70:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 70 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 75 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 75 3 view .LVU2
  40 0002 0021     		movs	r1, #0
ARM GAS  /tmp/ccGYQuU6.s 			page 3


  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 75 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 75 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 75 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 75 3 view .LVU6
  76:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 76 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 76 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 76 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 76 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 76 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 76 3 view .LVU12
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 83 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_ADC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccGYQuU6.s 			page 4


  92              	HAL_ADC_MspInit:
  93              	.LVL0:
  94              	.LFB131:
  84:Core/Src/stm32f4xx_hal_msp.c **** 
  85:Core/Src/stm32f4xx_hal_msp.c **** /**
  86:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  87:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  89:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f4xx_hal_msp.c **** */
  91:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  92:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 92 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 40
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 92 1 is_stmt 0 view .LVU15
 100 0000 30B5     		push	{r4, r5, lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 12
 103              		.cfi_offset 4, -12
 104              		.cfi_offset 5, -8
 105              		.cfi_offset 14, -4
 106 0002 8BB0     		sub	sp, sp, #44
 107              	.LCFI3:
 108              		.cfi_def_cfa_offset 56
 109 0004 0446     		mov	r4, r0
  93:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 110              		.loc 1 93 3 is_stmt 1 view .LVU16
 111              		.loc 1 93 20 is_stmt 0 view .LVU17
 112 0006 0023     		movs	r3, #0
 113 0008 0593     		str	r3, [sp, #20]
 114 000a 0693     		str	r3, [sp, #24]
 115 000c 0793     		str	r3, [sp, #28]
 116 000e 0893     		str	r3, [sp, #32]
 117 0010 0993     		str	r3, [sp, #36]
  94:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 118              		.loc 1 94 3 is_stmt 1 view .LVU18
 119              		.loc 1 94 10 is_stmt 0 view .LVU19
 120 0012 0368     		ldr	r3, [r0]
 121              		.loc 1 94 5 view .LVU20
 122 0014 3F4A     		ldr	r2, .L15
 123 0016 9342     		cmp	r3, r2
 124 0018 04D0     		beq	.L11
  95:Core/Src/stm32f4xx_hal_msp.c ****   {
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  99:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 104:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 105:Core/Src/stm32f4xx_hal_msp.c ****     */
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
ARM GAS  /tmp/ccGYQuU6.s 			page 5


 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA Init */
 112:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 Init */
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream0;
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 123:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 124:Core/Src/stm32f4xx_hal_msp.c ****     {
 125:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 126:Core/Src/stm32f4xx_hal_msp.c ****     }
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 133:Core/Src/stm32f4xx_hal_msp.c ****   }
 134:Core/Src/stm32f4xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 125              		.loc 1 134 8 is_stmt 1 view .LVU21
 126              		.loc 1 134 10 is_stmt 0 view .LVU22
 127 001a 3F4A     		ldr	r2, .L15+4
 128 001c 9342     		cmp	r3, r2
 129 001e 3CD0     		beq	.L12
 130              	.LVL1:
 131              	.L5:
 135:Core/Src/stm32f4xx_hal_msp.c ****   {
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 0 */
 139:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 140:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_ENABLE();
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 143:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 144:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ADC2_IN1
 145:Core/Src/stm32f4xx_hal_msp.c ****     */
 146:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 147:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 148:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 149:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC2 DMA Init */
 152:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC2 Init */
 153:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Instance = DMA2_Stream2;
 154:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 155:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 156:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 157:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/ccGYQuU6.s 			page 6


 158:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 159:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 160:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Mode = DMA_NORMAL;
 161:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 162:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 163:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 164:Core/Src/stm32f4xx_hal_msp.c ****     {
 165:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 166:Core/Src/stm32f4xx_hal_msp.c ****     }
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 170:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 1 */
 173:Core/Src/stm32f4xx_hal_msp.c ****   }
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 175:Core/Src/stm32f4xx_hal_msp.c **** }
 132              		.loc 1 175 1 view .LVU23
 133 0020 0BB0     		add	sp, sp, #44
 134              	.LCFI4:
 135              		.cfi_remember_state
 136              		.cfi_def_cfa_offset 12
 137              		@ sp needed
 138 0022 30BD     		pop	{r4, r5, pc}
 139              	.LVL2:
 140              	.L11:
 141              	.LCFI5:
 142              		.cfi_restore_state
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 143              		.loc 1 100 5 is_stmt 1 view .LVU24
 144              	.LBB4:
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 145              		.loc 1 100 5 view .LVU25
 146 0024 0025     		movs	r5, #0
 147 0026 0195     		str	r5, [sp, #4]
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 148              		.loc 1 100 5 view .LVU26
 149 0028 3C4B     		ldr	r3, .L15+8
 150 002a 5A6C     		ldr	r2, [r3, #68]
 151 002c 42F48072 		orr	r2, r2, #256
 152 0030 5A64     		str	r2, [r3, #68]
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 100 5 view .LVU27
 154 0032 5A6C     		ldr	r2, [r3, #68]
 155 0034 02F48072 		and	r2, r2, #256
 156 0038 0192     		str	r2, [sp, #4]
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 157              		.loc 1 100 5 view .LVU28
 158 003a 019A     		ldr	r2, [sp, #4]
 159              	.LBE4:
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 160              		.loc 1 100 5 view .LVU29
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 102 5 view .LVU30
 162              	.LBB5:
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  /tmp/ccGYQuU6.s 			page 7


 163              		.loc 1 102 5 view .LVU31
 164 003c 0295     		str	r5, [sp, #8]
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 165              		.loc 1 102 5 view .LVU32
 166 003e 1A6B     		ldr	r2, [r3, #48]
 167 0040 42F00102 		orr	r2, r2, #1
 168 0044 1A63     		str	r2, [r3, #48]
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 169              		.loc 1 102 5 view .LVU33
 170 0046 1B6B     		ldr	r3, [r3, #48]
 171 0048 03F00103 		and	r3, r3, #1
 172 004c 0293     		str	r3, [sp, #8]
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 173              		.loc 1 102 5 view .LVU34
 174 004e 029B     		ldr	r3, [sp, #8]
 175              	.LBE5:
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 176              		.loc 1 102 5 view .LVU35
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 177              		.loc 1 106 5 view .LVU36
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 178              		.loc 1 106 25 is_stmt 0 view .LVU37
 179 0050 0123     		movs	r3, #1
 180 0052 0593     		str	r3, [sp, #20]
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 107 5 is_stmt 1 view .LVU38
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 107 26 is_stmt 0 view .LVU39
 183 0054 0323     		movs	r3, #3
 184 0056 0693     		str	r3, [sp, #24]
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 185              		.loc 1 108 5 is_stmt 1 view .LVU40
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 186              		.loc 1 108 26 is_stmt 0 view .LVU41
 187 0058 0795     		str	r5, [sp, #28]
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 188              		.loc 1 109 5 is_stmt 1 view .LVU42
 189 005a 05A9     		add	r1, sp, #20
 190 005c 3048     		ldr	r0, .L15+12
 191              	.LVL3:
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 192              		.loc 1 109 5 is_stmt 0 view .LVU43
 193 005e FFF7FEFF 		bl	HAL_GPIO_Init
 194              	.LVL4:
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 195              		.loc 1 113 5 is_stmt 1 view .LVU44
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 196              		.loc 1 113 24 is_stmt 0 view .LVU45
 197 0062 3048     		ldr	r0, .L15+16
 198 0064 304B     		ldr	r3, .L15+20
 199 0066 0360     		str	r3, [r0]
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 200              		.loc 1 114 5 is_stmt 1 view .LVU46
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 201              		.loc 1 114 28 is_stmt 0 view .LVU47
 202 0068 4560     		str	r5, [r0, #4]
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  /tmp/ccGYQuU6.s 			page 8


 203              		.loc 1 115 5 is_stmt 1 view .LVU48
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 204              		.loc 1 115 30 is_stmt 0 view .LVU49
 205 006a 8560     		str	r5, [r0, #8]
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 206              		.loc 1 116 5 is_stmt 1 view .LVU50
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 207              		.loc 1 116 30 is_stmt 0 view .LVU51
 208 006c C560     		str	r5, [r0, #12]
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 209              		.loc 1 117 5 is_stmt 1 view .LVU52
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 210              		.loc 1 117 27 is_stmt 0 view .LVU53
 211 006e 4FF48063 		mov	r3, #1024
 212 0072 0361     		str	r3, [r0, #16]
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 213              		.loc 1 118 5 is_stmt 1 view .LVU54
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 214              		.loc 1 118 40 is_stmt 0 view .LVU55
 215 0074 4FF40063 		mov	r3, #2048
 216 0078 4361     		str	r3, [r0, #20]
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 217              		.loc 1 119 5 is_stmt 1 view .LVU56
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_NORMAL;
 218              		.loc 1 119 37 is_stmt 0 view .LVU57
 219 007a 4FF40053 		mov	r3, #8192
 220 007e 8361     		str	r3, [r0, #24]
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 221              		.loc 1 120 5 is_stmt 1 view .LVU58
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 222              		.loc 1 120 25 is_stmt 0 view .LVU59
 223 0080 C561     		str	r5, [r0, #28]
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 224              		.loc 1 121 5 is_stmt 1 view .LVU60
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 225              		.loc 1 121 29 is_stmt 0 view .LVU61
 226 0082 0562     		str	r5, [r0, #32]
 122:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 227              		.loc 1 122 5 is_stmt 1 view .LVU62
 122:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 228              		.loc 1 122 29 is_stmt 0 view .LVU63
 229 0084 4562     		str	r5, [r0, #36]
 123:Core/Src/stm32f4xx_hal_msp.c ****     {
 230              		.loc 1 123 5 is_stmt 1 view .LVU64
 123:Core/Src/stm32f4xx_hal_msp.c ****     {
 231              		.loc 1 123 9 is_stmt 0 view .LVU65
 232 0086 FFF7FEFF 		bl	HAL_DMA_Init
 233              	.LVL5:
 123:Core/Src/stm32f4xx_hal_msp.c ****     {
 234              		.loc 1 123 8 view .LVU66
 235 008a 18B9     		cbnz	r0, .L13
 236              	.L7:
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 237              		.loc 1 128 5 is_stmt 1 view .LVU67
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 238              		.loc 1 128 5 view .LVU68
 239 008c 254B     		ldr	r3, .L15+16
ARM GAS  /tmp/ccGYQuU6.s 			page 9


 240 008e A363     		str	r3, [r4, #56]
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 241              		.loc 1 128 5 view .LVU69
 242 0090 9C63     		str	r4, [r3, #56]
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 243              		.loc 1 128 5 view .LVU70
 244 0092 C5E7     		b	.L5
 245              	.L13:
 125:Core/Src/stm32f4xx_hal_msp.c ****     }
 246              		.loc 1 125 7 view .LVU71
 247 0094 FFF7FEFF 		bl	Error_Handler
 248              	.LVL6:
 249 0098 F8E7     		b	.L7
 250              	.LVL7:
 251              	.L12:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 252              		.loc 1 140 5 view .LVU72
 253              	.LBB6:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 254              		.loc 1 140 5 view .LVU73
 255 009a 0025     		movs	r5, #0
 256 009c 0395     		str	r5, [sp, #12]
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 257              		.loc 1 140 5 view .LVU74
 258 009e 1F4B     		ldr	r3, .L15+8
 259 00a0 5A6C     		ldr	r2, [r3, #68]
 260 00a2 42F40072 		orr	r2, r2, #512
 261 00a6 5A64     		str	r2, [r3, #68]
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 262              		.loc 1 140 5 view .LVU75
 263 00a8 5A6C     		ldr	r2, [r3, #68]
 264 00aa 02F40072 		and	r2, r2, #512
 265 00ae 0392     		str	r2, [sp, #12]
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 266              		.loc 1 140 5 view .LVU76
 267 00b0 039A     		ldr	r2, [sp, #12]
 268              	.LBE6:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 269              		.loc 1 140 5 view .LVU77
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 270              		.loc 1 142 5 view .LVU78
 271              	.LBB7:
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 272              		.loc 1 142 5 view .LVU79
 273 00b2 0495     		str	r5, [sp, #16]
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 274              		.loc 1 142 5 view .LVU80
 275 00b4 1A6B     		ldr	r2, [r3, #48]
 276 00b6 42F00102 		orr	r2, r2, #1
 277 00ba 1A63     		str	r2, [r3, #48]
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 278              		.loc 1 142 5 view .LVU81
 279 00bc 1B6B     		ldr	r3, [r3, #48]
 280 00be 03F00103 		and	r3, r3, #1
 281 00c2 0493     		str	r3, [sp, #16]
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 282              		.loc 1 142 5 view .LVU82
ARM GAS  /tmp/ccGYQuU6.s 			page 10


 283 00c4 049B     		ldr	r3, [sp, #16]
 284              	.LBE7:
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 285              		.loc 1 142 5 view .LVU83
 146:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 286              		.loc 1 146 5 view .LVU84
 146:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 287              		.loc 1 146 25 is_stmt 0 view .LVU85
 288 00c6 0223     		movs	r3, #2
 289 00c8 0593     		str	r3, [sp, #20]
 147:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 290              		.loc 1 147 5 is_stmt 1 view .LVU86
 147:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 291              		.loc 1 147 26 is_stmt 0 view .LVU87
 292 00ca 0323     		movs	r3, #3
 293 00cc 0693     		str	r3, [sp, #24]
 148:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 294              		.loc 1 148 5 is_stmt 1 view .LVU88
 148:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 295              		.loc 1 148 26 is_stmt 0 view .LVU89
 296 00ce 0795     		str	r5, [sp, #28]
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 297              		.loc 1 149 5 is_stmt 1 view .LVU90
 298 00d0 05A9     		add	r1, sp, #20
 299 00d2 1348     		ldr	r0, .L15+12
 300              	.LVL8:
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 301              		.loc 1 149 5 is_stmt 0 view .LVU91
 302 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 303              	.LVL9:
 153:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 304              		.loc 1 153 5 is_stmt 1 view .LVU92
 153:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 305              		.loc 1 153 24 is_stmt 0 view .LVU93
 306 00d8 1448     		ldr	r0, .L15+24
 307 00da 154B     		ldr	r3, .L15+28
 308 00dc 0360     		str	r3, [r0]
 154:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 309              		.loc 1 154 5 is_stmt 1 view .LVU94
 154:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 310              		.loc 1 154 28 is_stmt 0 view .LVU95
 311 00de 4FF00073 		mov	r3, #33554432
 312 00e2 4360     		str	r3, [r0, #4]
 155:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 313              		.loc 1 155 5 is_stmt 1 view .LVU96
 155:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 314              		.loc 1 155 30 is_stmt 0 view .LVU97
 315 00e4 8560     		str	r5, [r0, #8]
 156:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 316              		.loc 1 156 5 is_stmt 1 view .LVU98
 156:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 317              		.loc 1 156 30 is_stmt 0 view .LVU99
 318 00e6 C560     		str	r5, [r0, #12]
 157:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 319              		.loc 1 157 5 is_stmt 1 view .LVU100
 157:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 320              		.loc 1 157 27 is_stmt 0 view .LVU101
ARM GAS  /tmp/ccGYQuU6.s 			page 11


 321 00e8 4FF48063 		mov	r3, #1024
 322 00ec 0361     		str	r3, [r0, #16]
 158:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 323              		.loc 1 158 5 is_stmt 1 view .LVU102
 158:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 324              		.loc 1 158 40 is_stmt 0 view .LVU103
 325 00ee 4FF40063 		mov	r3, #2048
 326 00f2 4361     		str	r3, [r0, #20]
 159:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Mode = DMA_NORMAL;
 327              		.loc 1 159 5 is_stmt 1 view .LVU104
 159:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Mode = DMA_NORMAL;
 328              		.loc 1 159 37 is_stmt 0 view .LVU105
 329 00f4 4FF40053 		mov	r3, #8192
 330 00f8 8361     		str	r3, [r0, #24]
 160:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 331              		.loc 1 160 5 is_stmt 1 view .LVU106
 160:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 332              		.loc 1 160 25 is_stmt 0 view .LVU107
 333 00fa C561     		str	r5, [r0, #28]
 161:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 334              		.loc 1 161 5 is_stmt 1 view .LVU108
 161:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 335              		.loc 1 161 29 is_stmt 0 view .LVU109
 336 00fc 0562     		str	r5, [r0, #32]
 162:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 337              		.loc 1 162 5 is_stmt 1 view .LVU110
 162:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 338              		.loc 1 162 29 is_stmt 0 view .LVU111
 339 00fe 4562     		str	r5, [r0, #36]
 163:Core/Src/stm32f4xx_hal_msp.c ****     {
 340              		.loc 1 163 5 is_stmt 1 view .LVU112
 163:Core/Src/stm32f4xx_hal_msp.c ****     {
 341              		.loc 1 163 9 is_stmt 0 view .LVU113
 342 0100 FFF7FEFF 		bl	HAL_DMA_Init
 343              	.LVL10:
 163:Core/Src/stm32f4xx_hal_msp.c ****     {
 344              		.loc 1 163 8 view .LVU114
 345 0104 18B9     		cbnz	r0, .L14
 346              	.L9:
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 347              		.loc 1 168 5 is_stmt 1 view .LVU115
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 348              		.loc 1 168 5 view .LVU116
 349 0106 094B     		ldr	r3, .L15+24
 350 0108 A363     		str	r3, [r4, #56]
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 351              		.loc 1 168 5 view .LVU117
 352 010a 9C63     		str	r4, [r3, #56]
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 353              		.loc 1 168 5 view .LVU118
 354              		.loc 1 175 1 is_stmt 0 view .LVU119
 355 010c 88E7     		b	.L5
 356              	.L14:
 165:Core/Src/stm32f4xx_hal_msp.c ****     }
 357              		.loc 1 165 7 is_stmt 1 view .LVU120
 358 010e FFF7FEFF 		bl	Error_Handler
 359              	.LVL11:
ARM GAS  /tmp/ccGYQuU6.s 			page 12


 360 0112 F8E7     		b	.L9
 361              	.L16:
 362              		.align	2
 363              	.L15:
 364 0114 00200140 		.word	1073815552
 365 0118 00210140 		.word	1073815808
 366 011c 00380240 		.word	1073887232
 367 0120 00000240 		.word	1073872896
 368 0124 00000000 		.word	hdma_adc1
 369 0128 10640240 		.word	1073898512
 370 012c 00000000 		.word	hdma_adc2
 371 0130 40640240 		.word	1073898560
 372              		.cfi_endproc
 373              	.LFE131:
 375              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 376              		.align	1
 377              		.global	HAL_ADC_MspDeInit
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 381              		.fpu fpv4-sp-d16
 383              	HAL_ADC_MspDeInit:
 384              	.LVL12:
 385              	.LFB132:
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c **** /**
 178:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 179:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 180:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 181:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 182:Core/Src/stm32f4xx_hal_msp.c **** */
 183:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 184:Core/Src/stm32f4xx_hal_msp.c **** {
 386              		.loc 1 184 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		.loc 1 184 1 is_stmt 0 view .LVU122
 391 0000 10B5     		push	{r4, lr}
 392              	.LCFI6:
 393              		.cfi_def_cfa_offset 8
 394              		.cfi_offset 4, -8
 395              		.cfi_offset 14, -4
 396 0002 0446     		mov	r4, r0
 185:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 397              		.loc 1 185 3 is_stmt 1 view .LVU123
 398              		.loc 1 185 10 is_stmt 0 view .LVU124
 399 0004 0368     		ldr	r3, [r0]
 400              		.loc 1 185 5 view .LVU125
 401 0006 114A     		ldr	r2, .L23
 402 0008 9342     		cmp	r3, r2
 403 000a 03D0     		beq	.L21
 186:Core/Src/stm32f4xx_hal_msp.c ****   {
 187:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 189:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 190:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  /tmp/ccGYQuU6.s 			page 13


 191:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 194:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 195:Core/Src/stm32f4xx_hal_msp.c ****     */
 196:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 199:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 200:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 202:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 203:Core/Src/stm32f4xx_hal_msp.c ****   }
 204:Core/Src/stm32f4xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 404              		.loc 1 204 8 is_stmt 1 view .LVU126
 405              		.loc 1 204 10 is_stmt 0 view .LVU127
 406 000c 104A     		ldr	r2, .L23+4
 407 000e 9342     		cmp	r3, r2
 408 0010 0ED0     		beq	.L22
 409              	.LVL13:
 410              	.L17:
 205:Core/Src/stm32f4xx_hal_msp.c ****   {
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 209:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 210:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_DISABLE();
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 212:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 213:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ADC2_IN1
 214:Core/Src/stm32f4xx_hal_msp.c ****     */
 215:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1);
 216:Core/Src/stm32f4xx_hal_msp.c **** 
 217:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC2 DMA DeInit */
 218:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 219:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 222:Core/Src/stm32f4xx_hal_msp.c ****   }
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 224:Core/Src/stm32f4xx_hal_msp.c **** }
 411              		.loc 1 224 1 view .LVU128
 412 0012 10BD     		pop	{r4, pc}
 413              	.LVL14:
 414              	.L21:
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 415              		.loc 1 191 5 is_stmt 1 view .LVU129
 416 0014 02F58C32 		add	r2, r2, #71680
 417 0018 536C     		ldr	r3, [r2, #68]
 418 001a 23F48073 		bic	r3, r3, #256
 419 001e 5364     		str	r3, [r2, #68]
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 420              		.loc 1 196 5 view .LVU130
 421 0020 0121     		movs	r1, #1
 422 0022 0C48     		ldr	r0, .L23+8
 423              	.LVL15:
 196:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccGYQuU6.s 			page 14


 424              		.loc 1 196 5 is_stmt 0 view .LVU131
 425 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 426              	.LVL16:
 199:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 427              		.loc 1 199 5 is_stmt 1 view .LVU132
 428 0028 A06B     		ldr	r0, [r4, #56]
 429 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 430              	.LVL17:
 431 002e F0E7     		b	.L17
 432              	.LVL18:
 433              	.L22:
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 434              		.loc 1 210 5 view .LVU133
 435 0030 094A     		ldr	r2, .L23+12
 436 0032 536C     		ldr	r3, [r2, #68]
 437 0034 23F40073 		bic	r3, r3, #512
 438 0038 5364     		str	r3, [r2, #68]
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 439              		.loc 1 215 5 view .LVU134
 440 003a 0221     		movs	r1, #2
 441 003c 0548     		ldr	r0, .L23+8
 442              	.LVL19:
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 443              		.loc 1 215 5 is_stmt 0 view .LVU135
 444 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 445              	.LVL20:
 218:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 446              		.loc 1 218 5 is_stmt 1 view .LVU136
 447 0042 A06B     		ldr	r0, [r4, #56]
 448 0044 FFF7FEFF 		bl	HAL_DMA_DeInit
 449              	.LVL21:
 450              		.loc 1 224 1 is_stmt 0 view .LVU137
 451 0048 E3E7     		b	.L17
 452              	.L24:
 453 004a 00BF     		.align	2
 454              	.L23:
 455 004c 00200140 		.word	1073815552
 456 0050 00210140 		.word	1073815808
 457 0054 00000240 		.word	1073872896
 458 0058 00380240 		.word	1073887232
 459              		.cfi_endproc
 460              	.LFE132:
 462              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 463              		.align	1
 464              		.global	HAL_CAN_MspInit
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 468              		.fpu fpv4-sp-d16
 470              	HAL_CAN_MspInit:
 471              	.LVL22:
 472              	.LFB133:
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 226:Core/Src/stm32f4xx_hal_msp.c **** static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c **** /**
 229:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP Initialization
ARM GAS  /tmp/ccGYQuU6.s 			page 15


 230:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 231:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 232:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 233:Core/Src/stm32f4xx_hal_msp.c **** */
 234:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 235:Core/Src/stm32f4xx_hal_msp.c **** {
 473              		.loc 1 235 1 is_stmt 1 view -0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 40
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477              		.loc 1 235 1 is_stmt 0 view .LVU139
 478 0000 10B5     		push	{r4, lr}
 479              	.LCFI7:
 480              		.cfi_def_cfa_offset 8
 481              		.cfi_offset 4, -8
 482              		.cfi_offset 14, -4
 483 0002 8AB0     		sub	sp, sp, #40
 484              	.LCFI8:
 485              		.cfi_def_cfa_offset 48
 236:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 486              		.loc 1 236 3 is_stmt 1 view .LVU140
 487              		.loc 1 236 20 is_stmt 0 view .LVU141
 488 0004 0023     		movs	r3, #0
 489 0006 0593     		str	r3, [sp, #20]
 490 0008 0693     		str	r3, [sp, #24]
 491 000a 0793     		str	r3, [sp, #28]
 492 000c 0893     		str	r3, [sp, #32]
 493 000e 0993     		str	r3, [sp, #36]
 237:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 494              		.loc 1 237 3 is_stmt 1 view .LVU142
 495              		.loc 1 237 10 is_stmt 0 view .LVU143
 496 0010 0368     		ldr	r3, [r0]
 497              		.loc 1 237 5 view .LVU144
 498 0012 404A     		ldr	r2, .L35
 499 0014 9342     		cmp	r3, r2
 500 0016 04D0     		beq	.L31
 238:Core/Src/stm32f4xx_hal_msp.c ****   {
 239:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 240:Core/Src/stm32f4xx_hal_msp.c **** 
 241:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 242:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 243:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 244:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 245:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 246:Core/Src/stm32f4xx_hal_msp.c ****     }
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 249:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 250:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 251:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 252:Core/Src/stm32f4xx_hal_msp.c ****     */
 253:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 257:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 258:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/ccGYQuU6.s 			page 16


 259:Core/Src/stm32f4xx_hal_msp.c **** 
 260:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt Init */
 261:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 262:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 263:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 265:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 266:Core/Src/stm32f4xx_hal_msp.c ****   }
 267:Core/Src/stm32f4xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 501              		.loc 1 267 8 is_stmt 1 view .LVU145
 502              		.loc 1 267 10 is_stmt 0 view .LVU146
 503 0018 3F4A     		ldr	r2, .L35+4
 504 001a 9342     		cmp	r3, r2
 505 001c 37D0     		beq	.L32
 506              	.LVL23:
 507              	.L25:
 268:Core/Src/stm32f4xx_hal_msp.c ****   {
 269:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 0 */
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 271:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 0 */
 272:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 273:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_ENABLE();
 274:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 275:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 276:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 277:Core/Src/stm32f4xx_hal_msp.c ****     }
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 280:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 281:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> CAN2_RX
 282:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> CAN2_TX
 283:Core/Src/stm32f4xx_hal_msp.c ****     */
 284:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 285:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 286:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 287:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 288:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 289:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 291:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN2 interrupt Init */
 292:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 293:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 294:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 295:Core/Src/stm32f4xx_hal_msp.c **** 
 296:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 1 */
 297:Core/Src/stm32f4xx_hal_msp.c ****   }
 298:Core/Src/stm32f4xx_hal_msp.c **** 
 299:Core/Src/stm32f4xx_hal_msp.c **** }
 508              		.loc 1 299 1 view .LVU147
 509 001e 0AB0     		add	sp, sp, #40
 510              	.LCFI9:
 511              		.cfi_remember_state
 512              		.cfi_def_cfa_offset 8
 513              		@ sp needed
 514 0020 10BD     		pop	{r4, pc}
 515              	.LVL24:
 516              	.L31:
ARM GAS  /tmp/ccGYQuU6.s 			page 17


 517              	.LCFI10:
 518              		.cfi_restore_state
 243:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 519              		.loc 1 243 5 is_stmt 1 view .LVU148
 243:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 520              		.loc 1 243 29 is_stmt 0 view .LVU149
 521 0022 3E4A     		ldr	r2, .L35+8
 522 0024 1368     		ldr	r3, [r2]
 523 0026 0133     		adds	r3, r3, #1
 524 0028 1360     		str	r3, [r2]
 244:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 525              		.loc 1 244 5 is_stmt 1 view .LVU150
 244:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 526              		.loc 1 244 7 is_stmt 0 view .LVU151
 527 002a 012B     		cmp	r3, #1
 528 002c 22D0     		beq	.L33
 529              	.L27:
 245:Core/Src/stm32f4xx_hal_msp.c ****     }
 530              		.loc 1 245 7 is_stmt 1 discriminator 1 view .LVU152
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 531              		.loc 1 248 5 discriminator 1 view .LVU153
 532              	.LBB8:
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 533              		.loc 1 248 5 discriminator 1 view .LVU154
 534 002e 0024     		movs	r4, #0
 535 0030 0194     		str	r4, [sp, #4]
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 536              		.loc 1 248 5 discriminator 1 view .LVU155
 537 0032 3B4B     		ldr	r3, .L35+12
 538 0034 1A6B     		ldr	r2, [r3, #48]
 539 0036 42F00102 		orr	r2, r2, #1
 540 003a 1A63     		str	r2, [r3, #48]
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 541              		.loc 1 248 5 discriminator 1 view .LVU156
 542 003c 1B6B     		ldr	r3, [r3, #48]
 543 003e 03F00103 		and	r3, r3, #1
 544 0042 0193     		str	r3, [sp, #4]
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 545              		.loc 1 248 5 discriminator 1 view .LVU157
 546 0044 019B     		ldr	r3, [sp, #4]
 547              	.LBE8:
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 548              		.loc 1 248 5 discriminator 1 view .LVU158
 253:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 549              		.loc 1 253 5 discriminator 1 view .LVU159
 253:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 550              		.loc 1 253 25 is_stmt 0 discriminator 1 view .LVU160
 551 0046 4FF4C053 		mov	r3, #6144
 552 004a 0593     		str	r3, [sp, #20]
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 553              		.loc 1 254 5 is_stmt 1 discriminator 1 view .LVU161
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 554              		.loc 1 254 26 is_stmt 0 discriminator 1 view .LVU162
 555 004c 0223     		movs	r3, #2
 556 004e 0693     		str	r3, [sp, #24]
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 557              		.loc 1 255 5 is_stmt 1 discriminator 1 view .LVU163
ARM GAS  /tmp/ccGYQuU6.s 			page 18


 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 558              		.loc 1 255 26 is_stmt 0 discriminator 1 view .LVU164
 559 0050 0794     		str	r4, [sp, #28]
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 560              		.loc 1 256 5 is_stmt 1 discriminator 1 view .LVU165
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 561              		.loc 1 256 27 is_stmt 0 discriminator 1 view .LVU166
 562 0052 0323     		movs	r3, #3
 563 0054 0893     		str	r3, [sp, #32]
 257:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 564              		.loc 1 257 5 is_stmt 1 discriminator 1 view .LVU167
 257:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 565              		.loc 1 257 31 is_stmt 0 discriminator 1 view .LVU168
 566 0056 0923     		movs	r3, #9
 567 0058 0993     		str	r3, [sp, #36]
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 568              		.loc 1 258 5 is_stmt 1 discriminator 1 view .LVU169
 569 005a 05A9     		add	r1, sp, #20
 570 005c 3148     		ldr	r0, .L35+16
 571              	.LVL25:
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 572              		.loc 1 258 5 is_stmt 0 discriminator 1 view .LVU170
 573 005e FFF7FEFF 		bl	HAL_GPIO_Init
 574              	.LVL26:
 261:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 575              		.loc 1 261 5 is_stmt 1 discriminator 1 view .LVU171
 576 0062 2246     		mov	r2, r4
 577 0064 2146     		mov	r1, r4
 578 0066 1520     		movs	r0, #21
 579 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 580              	.LVL27:
 262:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 581              		.loc 1 262 5 discriminator 1 view .LVU172
 582 006c 1520     		movs	r0, #21
 583 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 584              	.LVL28:
 585 0072 D4E7     		b	.L25
 586              	.LVL29:
 587              	.L33:
 245:Core/Src/stm32f4xx_hal_msp.c ****     }
 588              		.loc 1 245 7 view .LVU173
 589              	.LBB9:
 245:Core/Src/stm32f4xx_hal_msp.c ****     }
 590              		.loc 1 245 7 view .LVU174
 591 0074 0023     		movs	r3, #0
 592 0076 0093     		str	r3, [sp]
 245:Core/Src/stm32f4xx_hal_msp.c ****     }
 593              		.loc 1 245 7 view .LVU175
 594 0078 294B     		ldr	r3, .L35+12
 595 007a 1A6C     		ldr	r2, [r3, #64]
 596 007c 42F00072 		orr	r2, r2, #33554432
 597 0080 1A64     		str	r2, [r3, #64]
 245:Core/Src/stm32f4xx_hal_msp.c ****     }
 598              		.loc 1 245 7 view .LVU176
 599 0082 1B6C     		ldr	r3, [r3, #64]
 600 0084 03F00073 		and	r3, r3, #33554432
 601 0088 0093     		str	r3, [sp]
ARM GAS  /tmp/ccGYQuU6.s 			page 19


 245:Core/Src/stm32f4xx_hal_msp.c ****     }
 602              		.loc 1 245 7 view .LVU177
 603 008a 009B     		ldr	r3, [sp]
 604 008c CFE7     		b	.L27
 605              	.L32:
 606              	.LBE9:
 273:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 607              		.loc 1 273 5 view .LVU178
 608              	.LBB10:
 273:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 609              		.loc 1 273 5 view .LVU179
 610 008e 0023     		movs	r3, #0
 611 0090 0293     		str	r3, [sp, #8]
 273:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 612              		.loc 1 273 5 view .LVU180
 613 0092 234B     		ldr	r3, .L35+12
 614 0094 1A6C     		ldr	r2, [r3, #64]
 615 0096 42F08062 		orr	r2, r2, #67108864
 616 009a 1A64     		str	r2, [r3, #64]
 273:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 617              		.loc 1 273 5 view .LVU181
 618 009c 1B6C     		ldr	r3, [r3, #64]
 619 009e 03F08063 		and	r3, r3, #67108864
 620 00a2 0293     		str	r3, [sp, #8]
 273:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 621              		.loc 1 273 5 view .LVU182
 622 00a4 029B     		ldr	r3, [sp, #8]
 623              	.LBE10:
 273:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 624              		.loc 1 273 5 view .LVU183
 274:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 625              		.loc 1 274 5 view .LVU184
 274:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 626              		.loc 1 274 29 is_stmt 0 view .LVU185
 627 00a6 1D4A     		ldr	r2, .L35+8
 628 00a8 1368     		ldr	r3, [r2]
 629 00aa 0133     		adds	r3, r3, #1
 630 00ac 1360     		str	r3, [r2]
 275:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 631              		.loc 1 275 5 is_stmt 1 view .LVU186
 275:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 632              		.loc 1 275 7 is_stmt 0 view .LVU187
 633 00ae 012B     		cmp	r3, #1
 634 00b0 22D0     		beq	.L34
 635              	.L29:
 276:Core/Src/stm32f4xx_hal_msp.c ****     }
 636              		.loc 1 276 7 is_stmt 1 discriminator 1 view .LVU188
 279:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 637              		.loc 1 279 5 discriminator 1 view .LVU189
 638              	.LBB11:
 279:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 639              		.loc 1 279 5 discriminator 1 view .LVU190
 640 00b2 0024     		movs	r4, #0
 641 00b4 0494     		str	r4, [sp, #16]
 279:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 642              		.loc 1 279 5 discriminator 1 view .LVU191
 643 00b6 1A4B     		ldr	r3, .L35+12
ARM GAS  /tmp/ccGYQuU6.s 			page 20


 644 00b8 1A6B     		ldr	r2, [r3, #48]
 645 00ba 42F00202 		orr	r2, r2, #2
 646 00be 1A63     		str	r2, [r3, #48]
 279:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 647              		.loc 1 279 5 discriminator 1 view .LVU192
 648 00c0 1B6B     		ldr	r3, [r3, #48]
 649 00c2 03F00203 		and	r3, r3, #2
 650 00c6 0493     		str	r3, [sp, #16]
 279:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 651              		.loc 1 279 5 discriminator 1 view .LVU193
 652 00c8 049B     		ldr	r3, [sp, #16]
 653              	.LBE11:
 279:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 654              		.loc 1 279 5 discriminator 1 view .LVU194
 284:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 655              		.loc 1 284 5 discriminator 1 view .LVU195
 284:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 656              		.loc 1 284 25 is_stmt 0 discriminator 1 view .LVU196
 657 00ca 4FF44053 		mov	r3, #12288
 658 00ce 0593     		str	r3, [sp, #20]
 285:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 659              		.loc 1 285 5 is_stmt 1 discriminator 1 view .LVU197
 285:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 660              		.loc 1 285 26 is_stmt 0 discriminator 1 view .LVU198
 661 00d0 0223     		movs	r3, #2
 662 00d2 0693     		str	r3, [sp, #24]
 286:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 663              		.loc 1 286 5 is_stmt 1 discriminator 1 view .LVU199
 286:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 664              		.loc 1 286 26 is_stmt 0 discriminator 1 view .LVU200
 665 00d4 0794     		str	r4, [sp, #28]
 287:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 666              		.loc 1 287 5 is_stmt 1 discriminator 1 view .LVU201
 287:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 667              		.loc 1 287 27 is_stmt 0 discriminator 1 view .LVU202
 668 00d6 0323     		movs	r3, #3
 669 00d8 0893     		str	r3, [sp, #32]
 288:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 670              		.loc 1 288 5 is_stmt 1 discriminator 1 view .LVU203
 288:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 671              		.loc 1 288 31 is_stmt 0 discriminator 1 view .LVU204
 672 00da 0923     		movs	r3, #9
 673 00dc 0993     		str	r3, [sp, #36]
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 674              		.loc 1 289 5 is_stmt 1 discriminator 1 view .LVU205
 675 00de 05A9     		add	r1, sp, #20
 676 00e0 1148     		ldr	r0, .L35+20
 677              	.LVL30:
 289:Core/Src/stm32f4xx_hal_msp.c **** 
 678              		.loc 1 289 5 is_stmt 0 discriminator 1 view .LVU206
 679 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 680              	.LVL31:
 292:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 681              		.loc 1 292 5 is_stmt 1 discriminator 1 view .LVU207
 682 00e6 2246     		mov	r2, r4
 683 00e8 2146     		mov	r1, r4
 684 00ea 4020     		movs	r0, #64
ARM GAS  /tmp/ccGYQuU6.s 			page 21


 685 00ec FFF7FEFF 		bl	HAL_NVIC_SetPriority
 686              	.LVL32:
 293:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 687              		.loc 1 293 5 discriminator 1 view .LVU208
 688 00f0 4020     		movs	r0, #64
 689 00f2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 690              	.LVL33:
 691              		.loc 1 299 1 is_stmt 0 discriminator 1 view .LVU209
 692 00f6 92E7     		b	.L25
 693              	.LVL34:
 694              	.L34:
 276:Core/Src/stm32f4xx_hal_msp.c ****     }
 695              		.loc 1 276 7 is_stmt 1 view .LVU210
 696              	.LBB12:
 276:Core/Src/stm32f4xx_hal_msp.c ****     }
 697              		.loc 1 276 7 view .LVU211
 698 00f8 0023     		movs	r3, #0
 699 00fa 0393     		str	r3, [sp, #12]
 276:Core/Src/stm32f4xx_hal_msp.c ****     }
 700              		.loc 1 276 7 view .LVU212
 701 00fc 084B     		ldr	r3, .L35+12
 702 00fe 1A6C     		ldr	r2, [r3, #64]
 703 0100 42F00072 		orr	r2, r2, #33554432
 704 0104 1A64     		str	r2, [r3, #64]
 276:Core/Src/stm32f4xx_hal_msp.c ****     }
 705              		.loc 1 276 7 view .LVU213
 706 0106 1B6C     		ldr	r3, [r3, #64]
 707 0108 03F00073 		and	r3, r3, #33554432
 708 010c 0393     		str	r3, [sp, #12]
 276:Core/Src/stm32f4xx_hal_msp.c ****     }
 709              		.loc 1 276 7 view .LVU214
 710 010e 039B     		ldr	r3, [sp, #12]
 711 0110 CFE7     		b	.L29
 712              	.L36:
 713 0112 00BF     		.align	2
 714              	.L35:
 715 0114 00640040 		.word	1073767424
 716 0118 00680040 		.word	1073768448
 717 011c 00000000 		.word	.LANCHOR0
 718 0120 00380240 		.word	1073887232
 719 0124 00000240 		.word	1073872896
 720 0128 00040240 		.word	1073873920
 721              	.LBE12:
 722              		.cfi_endproc
 723              	.LFE133:
 725              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 726              		.align	1
 727              		.global	HAL_CAN_MspDeInit
 728              		.syntax unified
 729              		.thumb
 730              		.thumb_func
 731              		.fpu fpv4-sp-d16
 733              	HAL_CAN_MspDeInit:
 734              	.LVL35:
 735              	.LFB134:
 300:Core/Src/stm32f4xx_hal_msp.c **** 
 301:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccGYQuU6.s 			page 22


 302:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 303:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 304:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 305:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 306:Core/Src/stm32f4xx_hal_msp.c **** */
 307:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 308:Core/Src/stm32f4xx_hal_msp.c **** {
 736              		.loc 1 308 1 view -0
 737              		.cfi_startproc
 738              		@ args = 0, pretend = 0, frame = 0
 739              		@ frame_needed = 0, uses_anonymous_args = 0
 740              		.loc 1 308 1 is_stmt 0 view .LVU216
 741 0000 08B5     		push	{r3, lr}
 742              	.LCFI11:
 743              		.cfi_def_cfa_offset 8
 744              		.cfi_offset 3, -8
 745              		.cfi_offset 14, -4
 309:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 746              		.loc 1 309 3 is_stmt 1 view .LVU217
 747              		.loc 1 309 10 is_stmt 0 view .LVU218
 748 0002 0368     		ldr	r3, [r0]
 749              		.loc 1 309 5 view .LVU219
 750 0004 194A     		ldr	r2, .L45
 751 0006 9342     		cmp	r3, r2
 752 0008 03D0     		beq	.L43
 310:Core/Src/stm32f4xx_hal_msp.c ****   {
 311:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 312:Core/Src/stm32f4xx_hal_msp.c **** 
 313:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 314:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 315:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 316:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 317:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 318:Core/Src/stm32f4xx_hal_msp.c ****     }
 319:Core/Src/stm32f4xx_hal_msp.c **** 
 320:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 321:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 322:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 323:Core/Src/stm32f4xx_hal_msp.c ****     */
 324:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 326:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 327:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 328:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 329:Core/Src/stm32f4xx_hal_msp.c **** 
 330:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 331:Core/Src/stm32f4xx_hal_msp.c ****   }
 332:Core/Src/stm32f4xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 753              		.loc 1 332 8 is_stmt 1 view .LVU220
 754              		.loc 1 332 10 is_stmt 0 view .LVU221
 755 000a 194A     		ldr	r2, .L45+4
 756 000c 9342     		cmp	r3, r2
 757 000e 13D0     		beq	.L44
 758              	.LVL36:
 759              	.L37:
 333:Core/Src/stm32f4xx_hal_msp.c ****   {
 334:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 0 */
ARM GAS  /tmp/ccGYQuU6.s 			page 23


 335:Core/Src/stm32f4xx_hal_msp.c **** 
 336:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 0 */
 337:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 338:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_DISABLE();
 339:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 340:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 341:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 342:Core/Src/stm32f4xx_hal_msp.c ****     }
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 344:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 345:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> CAN2_RX
 346:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> CAN2_TX
 347:Core/Src/stm32f4xx_hal_msp.c ****     */
 348:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 350:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN2 interrupt DeInit */
 351:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN2_RX0_IRQn);
 352:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 1 */
 353:Core/Src/stm32f4xx_hal_msp.c **** 
 354:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 1 */
 355:Core/Src/stm32f4xx_hal_msp.c ****   }
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 357:Core/Src/stm32f4xx_hal_msp.c **** }
 760              		.loc 1 357 1 view .LVU222
 761 0010 08BD     		pop	{r3, pc}
 762              	.LVL37:
 763              	.L43:
 315:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 764              		.loc 1 315 5 is_stmt 1 view .LVU223
 315:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 765              		.loc 1 315 29 is_stmt 0 view .LVU224
 766 0012 184A     		ldr	r2, .L45+8
 767 0014 1368     		ldr	r3, [r2]
 768 0016 013B     		subs	r3, r3, #1
 769 0018 1360     		str	r3, [r2]
 316:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 770              		.loc 1 316 5 is_stmt 1 view .LVU225
 316:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 771              		.loc 1 316 7 is_stmt 0 view .LVU226
 772 001a 23B9     		cbnz	r3, .L39
 317:Core/Src/stm32f4xx_hal_msp.c ****     }
 773              		.loc 1 317 7 is_stmt 1 view .LVU227
 774 001c 164A     		ldr	r2, .L45+12
 775 001e 136C     		ldr	r3, [r2, #64]
 776 0020 23F00073 		bic	r3, r3, #33554432
 777 0024 1364     		str	r3, [r2, #64]
 778              	.L39:
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 779              		.loc 1 324 5 view .LVU228
 780 0026 4FF4C051 		mov	r1, #6144
 781 002a 1448     		ldr	r0, .L45+16
 782              	.LVL38:
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 783              		.loc 1 324 5 is_stmt 0 view .LVU229
 784 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 785              	.LVL39:
 327:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
ARM GAS  /tmp/ccGYQuU6.s 			page 24


 786              		.loc 1 327 5 is_stmt 1 view .LVU230
 787 0030 1520     		movs	r0, #21
 788 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 789              	.LVL40:
 790 0036 EBE7     		b	.L37
 791              	.LVL41:
 792              	.L44:
 338:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 793              		.loc 1 338 5 view .LVU231
 794 0038 02F5E832 		add	r2, r2, #118784
 795 003c 136C     		ldr	r3, [r2, #64]
 796 003e 23F08063 		bic	r3, r3, #67108864
 797 0042 1364     		str	r3, [r2, #64]
 339:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 798              		.loc 1 339 5 view .LVU232
 339:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 799              		.loc 1 339 29 is_stmt 0 view .LVU233
 800 0044 0B4A     		ldr	r2, .L45+8
 801 0046 1368     		ldr	r3, [r2]
 802 0048 013B     		subs	r3, r3, #1
 803 004a 1360     		str	r3, [r2]
 340:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 804              		.loc 1 340 5 is_stmt 1 view .LVU234
 340:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 805              		.loc 1 340 7 is_stmt 0 view .LVU235
 806 004c 23B9     		cbnz	r3, .L41
 341:Core/Src/stm32f4xx_hal_msp.c ****     }
 807              		.loc 1 341 7 is_stmt 1 view .LVU236
 808 004e 0A4A     		ldr	r2, .L45+12
 809 0050 136C     		ldr	r3, [r2, #64]
 810 0052 23F00073 		bic	r3, r3, #33554432
 811 0056 1364     		str	r3, [r2, #64]
 812              	.L41:
 348:Core/Src/stm32f4xx_hal_msp.c **** 
 813              		.loc 1 348 5 view .LVU237
 814 0058 4FF44051 		mov	r1, #12288
 815 005c 0848     		ldr	r0, .L45+20
 816              	.LVL42:
 348:Core/Src/stm32f4xx_hal_msp.c **** 
 817              		.loc 1 348 5 is_stmt 0 view .LVU238
 818 005e FFF7FEFF 		bl	HAL_GPIO_DeInit
 819              	.LVL43:
 351:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 1 */
 820              		.loc 1 351 5 is_stmt 1 view .LVU239
 821 0062 4020     		movs	r0, #64
 822 0064 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 823              	.LVL44:
 824              		.loc 1 357 1 is_stmt 0 view .LVU240
 825 0068 D2E7     		b	.L37
 826              	.L46:
 827 006a 00BF     		.align	2
 828              	.L45:
 829 006c 00640040 		.word	1073767424
 830 0070 00680040 		.word	1073768448
 831 0074 00000000 		.word	.LANCHOR0
 832 0078 00380240 		.word	1073887232
 833 007c 00000240 		.word	1073872896
ARM GAS  /tmp/ccGYQuU6.s 			page 25


 834 0080 00040240 		.word	1073873920
 835              		.cfi_endproc
 836              	.LFE134:
 838              		.section	.text.HAL_DAC_MspInit,"ax",%progbits
 839              		.align	1
 840              		.global	HAL_DAC_MspInit
 841              		.syntax unified
 842              		.thumb
 843              		.thumb_func
 844              		.fpu fpv4-sp-d16
 846              	HAL_DAC_MspInit:
 847              	.LVL45:
 848              	.LFB135:
 358:Core/Src/stm32f4xx_hal_msp.c **** 
 359:Core/Src/stm32f4xx_hal_msp.c **** /**
 360:Core/Src/stm32f4xx_hal_msp.c **** * @brief DAC MSP Initialization
 361:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 362:Core/Src/stm32f4xx_hal_msp.c **** * @param hdac: DAC handle pointer
 363:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 364:Core/Src/stm32f4xx_hal_msp.c **** */
 365:Core/Src/stm32f4xx_hal_msp.c **** void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
 366:Core/Src/stm32f4xx_hal_msp.c **** {
 849              		.loc 1 366 1 is_stmt 1 view -0
 850              		.cfi_startproc
 851              		@ args = 0, pretend = 0, frame = 32
 852              		@ frame_needed = 0, uses_anonymous_args = 0
 853              		.loc 1 366 1 is_stmt 0 view .LVU242
 854 0000 00B5     		push	{lr}
 855              	.LCFI12:
 856              		.cfi_def_cfa_offset 4
 857              		.cfi_offset 14, -4
 858 0002 89B0     		sub	sp, sp, #36
 859              	.LCFI13:
 860              		.cfi_def_cfa_offset 40
 367:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 861              		.loc 1 367 3 is_stmt 1 view .LVU243
 862              		.loc 1 367 20 is_stmt 0 view .LVU244
 863 0004 0023     		movs	r3, #0
 864 0006 0393     		str	r3, [sp, #12]
 865 0008 0493     		str	r3, [sp, #16]
 866 000a 0593     		str	r3, [sp, #20]
 867 000c 0693     		str	r3, [sp, #24]
 868 000e 0793     		str	r3, [sp, #28]
 368:Core/Src/stm32f4xx_hal_msp.c ****   if(hdac->Instance==DAC)
 869              		.loc 1 368 3 is_stmt 1 view .LVU245
 870              		.loc 1 368 10 is_stmt 0 view .LVU246
 871 0010 0268     		ldr	r2, [r0]
 872              		.loc 1 368 5 view .LVU247
 873 0012 134B     		ldr	r3, .L51
 874 0014 9A42     		cmp	r2, r3
 875 0016 02D0     		beq	.L50
 876              	.LVL46:
 877              	.L47:
 369:Core/Src/stm32f4xx_hal_msp.c ****   {
 370:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 0 */
 371:Core/Src/stm32f4xx_hal_msp.c **** 
 372:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 0 */
ARM GAS  /tmp/ccGYQuU6.s 			page 26


 373:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 374:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_DAC_CLK_ENABLE();
 375:Core/Src/stm32f4xx_hal_msp.c **** 
 376:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 377:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 378:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> DAC_OUT1
 379:Core/Src/stm32f4xx_hal_msp.c ****     */
 380:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 381:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 382:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 383:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 384:Core/Src/stm32f4xx_hal_msp.c **** 
 385:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 1 */
 386:Core/Src/stm32f4xx_hal_msp.c **** 
 387:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 1 */
 388:Core/Src/stm32f4xx_hal_msp.c ****   }
 389:Core/Src/stm32f4xx_hal_msp.c **** 
 390:Core/Src/stm32f4xx_hal_msp.c **** }
 878              		.loc 1 390 1 view .LVU248
 879 0018 09B0     		add	sp, sp, #36
 880              	.LCFI14:
 881              		.cfi_remember_state
 882              		.cfi_def_cfa_offset 4
 883              		@ sp needed
 884 001a 5DF804FB 		ldr	pc, [sp], #4
 885              	.LVL47:
 886              	.L50:
 887              	.LCFI15:
 888              		.cfi_restore_state
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 889              		.loc 1 374 5 is_stmt 1 view .LVU249
 890              	.LBB13:
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 891              		.loc 1 374 5 view .LVU250
 892 001e 0022     		movs	r2, #0
 893 0020 0192     		str	r2, [sp, #4]
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 894              		.loc 1 374 5 view .LVU251
 895 0022 03F5E233 		add	r3, r3, #115712
 896 0026 196C     		ldr	r1, [r3, #64]
 897 0028 41F00051 		orr	r1, r1, #536870912
 898 002c 1964     		str	r1, [r3, #64]
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 899              		.loc 1 374 5 view .LVU252
 900 002e 196C     		ldr	r1, [r3, #64]
 901 0030 01F00051 		and	r1, r1, #536870912
 902 0034 0191     		str	r1, [sp, #4]
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 903              		.loc 1 374 5 view .LVU253
 904 0036 0199     		ldr	r1, [sp, #4]
 905              	.LBE13:
 374:Core/Src/stm32f4xx_hal_msp.c **** 
 906              		.loc 1 374 5 view .LVU254
 376:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 907              		.loc 1 376 5 view .LVU255
 908              	.LBB14:
 376:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
ARM GAS  /tmp/ccGYQuU6.s 			page 27


 909              		.loc 1 376 5 view .LVU256
 910 0038 0292     		str	r2, [sp, #8]
 376:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 911              		.loc 1 376 5 view .LVU257
 912 003a 196B     		ldr	r1, [r3, #48]
 913 003c 41F00101 		orr	r1, r1, #1
 914 0040 1963     		str	r1, [r3, #48]
 376:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 915              		.loc 1 376 5 view .LVU258
 916 0042 1B6B     		ldr	r3, [r3, #48]
 917 0044 03F00103 		and	r3, r3, #1
 918 0048 0293     		str	r3, [sp, #8]
 376:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 919              		.loc 1 376 5 view .LVU259
 920 004a 029B     		ldr	r3, [sp, #8]
 921              	.LBE14:
 376:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 922              		.loc 1 376 5 view .LVU260
 380:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 923              		.loc 1 380 5 view .LVU261
 380:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 924              		.loc 1 380 25 is_stmt 0 view .LVU262
 925 004c 1023     		movs	r3, #16
 926 004e 0393     		str	r3, [sp, #12]
 381:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 927              		.loc 1 381 5 is_stmt 1 view .LVU263
 381:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 928              		.loc 1 381 26 is_stmt 0 view .LVU264
 929 0050 0323     		movs	r3, #3
 930 0052 0493     		str	r3, [sp, #16]
 382:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 931              		.loc 1 382 5 is_stmt 1 view .LVU265
 382:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 932              		.loc 1 382 26 is_stmt 0 view .LVU266
 933 0054 0592     		str	r2, [sp, #20]
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 934              		.loc 1 383 5 is_stmt 1 view .LVU267
 935 0056 03A9     		add	r1, sp, #12
 936 0058 0248     		ldr	r0, .L51+4
 937              	.LVL48:
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 938              		.loc 1 383 5 is_stmt 0 view .LVU268
 939 005a FFF7FEFF 		bl	HAL_GPIO_Init
 940              	.LVL49:
 941              		.loc 1 390 1 view .LVU269
 942 005e DBE7     		b	.L47
 943              	.L52:
 944              		.align	2
 945              	.L51:
 946 0060 00740040 		.word	1073771520
 947 0064 00000240 		.word	1073872896
 948              		.cfi_endproc
 949              	.LFE135:
 951              		.section	.text.HAL_DAC_MspDeInit,"ax",%progbits
 952              		.align	1
 953              		.global	HAL_DAC_MspDeInit
 954              		.syntax unified
ARM GAS  /tmp/ccGYQuU6.s 			page 28


 955              		.thumb
 956              		.thumb_func
 957              		.fpu fpv4-sp-d16
 959              	HAL_DAC_MspDeInit:
 960              	.LVL50:
 961              	.LFB136:
 391:Core/Src/stm32f4xx_hal_msp.c **** 
 392:Core/Src/stm32f4xx_hal_msp.c **** /**
 393:Core/Src/stm32f4xx_hal_msp.c **** * @brief DAC MSP De-Initialization
 394:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 395:Core/Src/stm32f4xx_hal_msp.c **** * @param hdac: DAC handle pointer
 396:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 397:Core/Src/stm32f4xx_hal_msp.c **** */
 398:Core/Src/stm32f4xx_hal_msp.c **** void HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac)
 399:Core/Src/stm32f4xx_hal_msp.c **** {
 962              		.loc 1 399 1 is_stmt 1 view -0
 963              		.cfi_startproc
 964              		@ args = 0, pretend = 0, frame = 0
 965              		@ frame_needed = 0, uses_anonymous_args = 0
 966              		.loc 1 399 1 is_stmt 0 view .LVU271
 967 0000 08B5     		push	{r3, lr}
 968              	.LCFI16:
 969              		.cfi_def_cfa_offset 8
 970              		.cfi_offset 3, -8
 971              		.cfi_offset 14, -4
 400:Core/Src/stm32f4xx_hal_msp.c ****   if(hdac->Instance==DAC)
 972              		.loc 1 400 3 is_stmt 1 view .LVU272
 973              		.loc 1 400 10 is_stmt 0 view .LVU273
 974 0002 0268     		ldr	r2, [r0]
 975              		.loc 1 400 5 view .LVU274
 976 0004 064B     		ldr	r3, .L57
 977 0006 9A42     		cmp	r2, r3
 978 0008 00D0     		beq	.L56
 979              	.LVL51:
 980              	.L53:
 401:Core/Src/stm32f4xx_hal_msp.c ****   {
 402:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspDeInit 0 */
 403:Core/Src/stm32f4xx_hal_msp.c **** 
 404:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspDeInit 0 */
 405:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 406:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_DAC_CLK_DISABLE();
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 408:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 409:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> DAC_OUT1
 410:Core/Src/stm32f4xx_hal_msp.c ****     */
 411:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 412:Core/Src/stm32f4xx_hal_msp.c **** 
 413:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspDeInit 1 */
 414:Core/Src/stm32f4xx_hal_msp.c **** 
 415:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspDeInit 1 */
 416:Core/Src/stm32f4xx_hal_msp.c ****   }
 417:Core/Src/stm32f4xx_hal_msp.c **** 
 418:Core/Src/stm32f4xx_hal_msp.c **** }
 981              		.loc 1 418 1 view .LVU275
 982 000a 08BD     		pop	{r3, pc}
 983              	.LVL52:
 984              	.L56:
ARM GAS  /tmp/ccGYQuU6.s 			page 29


 406:Core/Src/stm32f4xx_hal_msp.c **** 
 985              		.loc 1 406 5 is_stmt 1 view .LVU276
 986 000c 054A     		ldr	r2, .L57+4
 987 000e 136C     		ldr	r3, [r2, #64]
 988 0010 23F00053 		bic	r3, r3, #536870912
 989 0014 1364     		str	r3, [r2, #64]
 411:Core/Src/stm32f4xx_hal_msp.c **** 
 990              		.loc 1 411 5 view .LVU277
 991 0016 1021     		movs	r1, #16
 992 0018 0348     		ldr	r0, .L57+8
 993              	.LVL53:
 411:Core/Src/stm32f4xx_hal_msp.c **** 
 994              		.loc 1 411 5 is_stmt 0 view .LVU278
 995 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 996              	.LVL54:
 997              		.loc 1 418 1 view .LVU279
 998 001e F4E7     		b	.L53
 999              	.L58:
 1000              		.align	2
 1001              	.L57:
 1002 0020 00740040 		.word	1073771520
 1003 0024 00380240 		.word	1073887232
 1004 0028 00000240 		.word	1073872896
 1005              		.cfi_endproc
 1006              	.LFE136:
 1008              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 1009              		.align	1
 1010              		.global	HAL_SPI_MspInit
 1011              		.syntax unified
 1012              		.thumb
 1013              		.thumb_func
 1014              		.fpu fpv4-sp-d16
 1016              	HAL_SPI_MspInit:
 1017              	.LVL55:
 1018              	.LFB137:
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 420:Core/Src/stm32f4xx_hal_msp.c **** /**
 421:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 422:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 423:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 424:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 425:Core/Src/stm32f4xx_hal_msp.c **** */
 426:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 427:Core/Src/stm32f4xx_hal_msp.c **** {
 1019              		.loc 1 427 1 is_stmt 1 view -0
 1020              		.cfi_startproc
 1021              		@ args = 0, pretend = 0, frame = 40
 1022              		@ frame_needed = 0, uses_anonymous_args = 0
 1023              		.loc 1 427 1 is_stmt 0 view .LVU281
 1024 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1025              	.LCFI17:
 1026              		.cfi_def_cfa_offset 20
 1027              		.cfi_offset 4, -20
 1028              		.cfi_offset 5, -16
 1029              		.cfi_offset 6, -12
 1030              		.cfi_offset 7, -8
 1031              		.cfi_offset 14, -4
ARM GAS  /tmp/ccGYQuU6.s 			page 30


 1032 0002 8BB0     		sub	sp, sp, #44
 1033              	.LCFI18:
 1034              		.cfi_def_cfa_offset 64
 428:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1035              		.loc 1 428 3 is_stmt 1 view .LVU282
 1036              		.loc 1 428 20 is_stmt 0 view .LVU283
 1037 0004 0023     		movs	r3, #0
 1038 0006 0593     		str	r3, [sp, #20]
 1039 0008 0693     		str	r3, [sp, #24]
 1040 000a 0793     		str	r3, [sp, #28]
 1041 000c 0893     		str	r3, [sp, #32]
 1042 000e 0993     		str	r3, [sp, #36]
 429:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1043              		.loc 1 429 3 is_stmt 1 view .LVU284
 1044              		.loc 1 429 10 is_stmt 0 view .LVU285
 1045 0010 0368     		ldr	r3, [r0]
 1046              		.loc 1 429 5 view .LVU286
 1047 0012 324A     		ldr	r2, .L65
 1048 0014 9342     		cmp	r3, r2
 1049 0016 04D0     		beq	.L63
 430:Core/Src/stm32f4xx_hal_msp.c ****   {
 431:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 432:Core/Src/stm32f4xx_hal_msp.c **** 
 433:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 434:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 435:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 436:Core/Src/stm32f4xx_hal_msp.c **** 
 437:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 438:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 439:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 440:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 441:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 442:Core/Src/stm32f4xx_hal_msp.c ****     */
 443:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 444:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 445:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 446:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 447:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 448:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 449:Core/Src/stm32f4xx_hal_msp.c **** 
 450:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 451:Core/Src/stm32f4xx_hal_msp.c **** 
 452:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 453:Core/Src/stm32f4xx_hal_msp.c ****   }
 454:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 1050              		.loc 1 454 8 is_stmt 1 view .LVU287
 1051              		.loc 1 454 10 is_stmt 0 view .LVU288
 1052 0018 314A     		ldr	r2, .L65+4
 1053 001a 9342     		cmp	r3, r2
 1054 001c 25D0     		beq	.L64
 1055              	.LVL56:
 1056              	.L59:
 455:Core/Src/stm32f4xx_hal_msp.c ****   {
 456:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 457:Core/Src/stm32f4xx_hal_msp.c **** 
 458:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 459:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /tmp/ccGYQuU6.s 			page 31


 460:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 461:Core/Src/stm32f4xx_hal_msp.c **** 
 462:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 463:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 464:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 465:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 466:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 467:Core/Src/stm32f4xx_hal_msp.c ****     */
 468:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 469:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 470:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 471:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 472:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 473:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 474:Core/Src/stm32f4xx_hal_msp.c **** 
 475:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 476:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 477:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 478:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 479:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 480:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 481:Core/Src/stm32f4xx_hal_msp.c **** 
 482:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 483:Core/Src/stm32f4xx_hal_msp.c **** 
 484:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 485:Core/Src/stm32f4xx_hal_msp.c ****   }
 486:Core/Src/stm32f4xx_hal_msp.c **** 
 487:Core/Src/stm32f4xx_hal_msp.c **** }
 1057              		.loc 1 487 1 view .LVU289
 1058 001e 0BB0     		add	sp, sp, #44
 1059              	.LCFI19:
 1060              		.cfi_remember_state
 1061              		.cfi_def_cfa_offset 20
 1062              		@ sp needed
 1063 0020 F0BD     		pop	{r4, r5, r6, r7, pc}
 1064              	.LVL57:
 1065              	.L63:
 1066              	.LCFI20:
 1067              		.cfi_restore_state
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 1068              		.loc 1 435 5 is_stmt 1 view .LVU290
 1069              	.LBB15:
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 1070              		.loc 1 435 5 view .LVU291
 1071 0022 0022     		movs	r2, #0
 1072 0024 0092     		str	r2, [sp]
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 1073              		.loc 1 435 5 view .LVU292
 1074 0026 2F4B     		ldr	r3, .L65+8
 1075 0028 596C     		ldr	r1, [r3, #68]
 1076 002a 41F48051 		orr	r1, r1, #4096
 1077 002e 5964     		str	r1, [r3, #68]
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 1078              		.loc 1 435 5 view .LVU293
 1079 0030 596C     		ldr	r1, [r3, #68]
 1080 0032 01F48051 		and	r1, r1, #4096
 1081 0036 0091     		str	r1, [sp]
ARM GAS  /tmp/ccGYQuU6.s 			page 32


 435:Core/Src/stm32f4xx_hal_msp.c **** 
 1082              		.loc 1 435 5 view .LVU294
 1083 0038 0099     		ldr	r1, [sp]
 1084              	.LBE15:
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 1085              		.loc 1 435 5 view .LVU295
 437:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1086              		.loc 1 437 5 view .LVU296
 1087              	.LBB16:
 437:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1088              		.loc 1 437 5 view .LVU297
 1089 003a 0192     		str	r2, [sp, #4]
 437:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1090              		.loc 1 437 5 view .LVU298
 1091 003c 196B     		ldr	r1, [r3, #48]
 1092 003e 41F00101 		orr	r1, r1, #1
 1093 0042 1963     		str	r1, [r3, #48]
 437:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1094              		.loc 1 437 5 view .LVU299
 1095 0044 1B6B     		ldr	r3, [r3, #48]
 1096 0046 03F00103 		and	r3, r3, #1
 1097 004a 0193     		str	r3, [sp, #4]
 437:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1098              		.loc 1 437 5 view .LVU300
 1099 004c 019B     		ldr	r3, [sp, #4]
 1100              	.LBE16:
 437:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1101              		.loc 1 437 5 view .LVU301
 443:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1102              		.loc 1 443 5 view .LVU302
 443:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1103              		.loc 1 443 25 is_stmt 0 view .LVU303
 1104 004e E023     		movs	r3, #224
 1105 0050 0593     		str	r3, [sp, #20]
 444:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1106              		.loc 1 444 5 is_stmt 1 view .LVU304
 444:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1107              		.loc 1 444 26 is_stmt 0 view .LVU305
 1108 0052 0223     		movs	r3, #2
 1109 0054 0693     		str	r3, [sp, #24]
 445:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1110              		.loc 1 445 5 is_stmt 1 view .LVU306
 445:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1111              		.loc 1 445 26 is_stmt 0 view .LVU307
 1112 0056 0792     		str	r2, [sp, #28]
 446:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1113              		.loc 1 446 5 is_stmt 1 view .LVU308
 446:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1114              		.loc 1 446 27 is_stmt 0 view .LVU309
 1115 0058 0323     		movs	r3, #3
 1116 005a 0893     		str	r3, [sp, #32]
 447:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1117              		.loc 1 447 5 is_stmt 1 view .LVU310
 447:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1118              		.loc 1 447 31 is_stmt 0 view .LVU311
 1119 005c 0523     		movs	r3, #5
 1120 005e 0993     		str	r3, [sp, #36]
ARM GAS  /tmp/ccGYQuU6.s 			page 33


 448:Core/Src/stm32f4xx_hal_msp.c **** 
 1121              		.loc 1 448 5 is_stmt 1 view .LVU312
 1122 0060 05A9     		add	r1, sp, #20
 1123 0062 2148     		ldr	r0, .L65+12
 1124              	.LVL58:
 448:Core/Src/stm32f4xx_hal_msp.c **** 
 1125              		.loc 1 448 5 is_stmt 0 view .LVU313
 1126 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 1127              	.LVL59:
 1128 0068 D9E7     		b	.L59
 1129              	.LVL60:
 1130              	.L64:
 460:Core/Src/stm32f4xx_hal_msp.c **** 
 1131              		.loc 1 460 5 is_stmt 1 view .LVU314
 1132              	.LBB17:
 460:Core/Src/stm32f4xx_hal_msp.c **** 
 1133              		.loc 1 460 5 view .LVU315
 1134 006a 0024     		movs	r4, #0
 1135 006c 0294     		str	r4, [sp, #8]
 460:Core/Src/stm32f4xx_hal_msp.c **** 
 1136              		.loc 1 460 5 view .LVU316
 1137 006e 1D4B     		ldr	r3, .L65+8
 1138 0070 1A6C     		ldr	r2, [r3, #64]
 1139 0072 42F48042 		orr	r2, r2, #16384
 1140 0076 1A64     		str	r2, [r3, #64]
 460:Core/Src/stm32f4xx_hal_msp.c **** 
 1141              		.loc 1 460 5 view .LVU317
 1142 0078 1A6C     		ldr	r2, [r3, #64]
 1143 007a 02F48042 		and	r2, r2, #16384
 1144 007e 0292     		str	r2, [sp, #8]
 460:Core/Src/stm32f4xx_hal_msp.c **** 
 1145              		.loc 1 460 5 view .LVU318
 1146 0080 029A     		ldr	r2, [sp, #8]
 1147              	.LBE17:
 460:Core/Src/stm32f4xx_hal_msp.c **** 
 1148              		.loc 1 460 5 view .LVU319
 462:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1149              		.loc 1 462 5 view .LVU320
 1150              	.LBB18:
 462:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1151              		.loc 1 462 5 view .LVU321
 1152 0082 0394     		str	r4, [sp, #12]
 462:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1153              		.loc 1 462 5 view .LVU322
 1154 0084 1A6B     		ldr	r2, [r3, #48]
 1155 0086 42F00402 		orr	r2, r2, #4
 1156 008a 1A63     		str	r2, [r3, #48]
 462:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1157              		.loc 1 462 5 view .LVU323
 1158 008c 1A6B     		ldr	r2, [r3, #48]
 1159 008e 02F00402 		and	r2, r2, #4
 1160 0092 0392     		str	r2, [sp, #12]
 462:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1161              		.loc 1 462 5 view .LVU324
 1162 0094 039A     		ldr	r2, [sp, #12]
 1163              	.LBE18:
 462:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /tmp/ccGYQuU6.s 			page 34


 1164              		.loc 1 462 5 view .LVU325
 463:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1165              		.loc 1 463 5 view .LVU326
 1166              	.LBB19:
 463:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1167              		.loc 1 463 5 view .LVU327
 1168 0096 0494     		str	r4, [sp, #16]
 463:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1169              		.loc 1 463 5 view .LVU328
 1170 0098 1A6B     		ldr	r2, [r3, #48]
 1171 009a 42F00202 		orr	r2, r2, #2
 1172 009e 1A63     		str	r2, [r3, #48]
 463:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1173              		.loc 1 463 5 view .LVU329
 1174 00a0 1B6B     		ldr	r3, [r3, #48]
 1175 00a2 03F00203 		and	r3, r3, #2
 1176 00a6 0493     		str	r3, [sp, #16]
 463:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1177              		.loc 1 463 5 view .LVU330
 1178 00a8 049B     		ldr	r3, [sp, #16]
 1179              	.LBE19:
 463:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1180              		.loc 1 463 5 view .LVU331
 468:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1181              		.loc 1 468 5 view .LVU332
 468:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1182              		.loc 1 468 25 is_stmt 0 view .LVU333
 1183 00aa 0823     		movs	r3, #8
 1184 00ac 0593     		str	r3, [sp, #20]
 469:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1185              		.loc 1 469 5 is_stmt 1 view .LVU334
 469:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1186              		.loc 1 469 26 is_stmt 0 view .LVU335
 1187 00ae 0227     		movs	r7, #2
 1188 00b0 0697     		str	r7, [sp, #24]
 470:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1189              		.loc 1 470 5 is_stmt 1 view .LVU336
 470:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1190              		.loc 1 470 26 is_stmt 0 view .LVU337
 1191 00b2 0794     		str	r4, [sp, #28]
 471:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1192              		.loc 1 471 5 is_stmt 1 view .LVU338
 471:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1193              		.loc 1 471 27 is_stmt 0 view .LVU339
 1194 00b4 0326     		movs	r6, #3
 1195 00b6 0896     		str	r6, [sp, #32]
 472:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1196              		.loc 1 472 5 is_stmt 1 view .LVU340
 472:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1197              		.loc 1 472 31 is_stmt 0 view .LVU341
 1198 00b8 0525     		movs	r5, #5
 1199 00ba 0995     		str	r5, [sp, #36]
 473:Core/Src/stm32f4xx_hal_msp.c **** 
 1200              		.loc 1 473 5 is_stmt 1 view .LVU342
 1201 00bc 05A9     		add	r1, sp, #20
 1202 00be 0B48     		ldr	r0, .L65+16
 1203              	.LVL61:
ARM GAS  /tmp/ccGYQuU6.s 			page 35


 473:Core/Src/stm32f4xx_hal_msp.c **** 
 1204              		.loc 1 473 5 is_stmt 0 view .LVU343
 1205 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 1206              	.LVL62:
 475:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1207              		.loc 1 475 5 is_stmt 1 view .LVU344
 475:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1208              		.loc 1 475 25 is_stmt 0 view .LVU345
 1209 00c4 4FF48063 		mov	r3, #1024
 1210 00c8 0593     		str	r3, [sp, #20]
 476:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1211              		.loc 1 476 5 is_stmt 1 view .LVU346
 476:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1212              		.loc 1 476 26 is_stmt 0 view .LVU347
 1213 00ca 0697     		str	r7, [sp, #24]
 477:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1214              		.loc 1 477 5 is_stmt 1 view .LVU348
 477:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1215              		.loc 1 477 26 is_stmt 0 view .LVU349
 1216 00cc 0794     		str	r4, [sp, #28]
 478:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1217              		.loc 1 478 5 is_stmt 1 view .LVU350
 478:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1218              		.loc 1 478 27 is_stmt 0 view .LVU351
 1219 00ce 0896     		str	r6, [sp, #32]
 479:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1220              		.loc 1 479 5 is_stmt 1 view .LVU352
 479:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1221              		.loc 1 479 31 is_stmt 0 view .LVU353
 1222 00d0 0995     		str	r5, [sp, #36]
 480:Core/Src/stm32f4xx_hal_msp.c **** 
 1223              		.loc 1 480 5 is_stmt 1 view .LVU354
 1224 00d2 05A9     		add	r1, sp, #20
 1225 00d4 0648     		ldr	r0, .L65+20
 1226 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 1227              	.LVL63:
 1228              		.loc 1 487 1 is_stmt 0 view .LVU355
 1229 00da A0E7     		b	.L59
 1230              	.L66:
 1231              		.align	2
 1232              	.L65:
 1233 00dc 00300140 		.word	1073819648
 1234 00e0 00380040 		.word	1073756160
 1235 00e4 00380240 		.word	1073887232
 1236 00e8 00000240 		.word	1073872896
 1237 00ec 00080240 		.word	1073874944
 1238 00f0 00040240 		.word	1073873920
 1239              		.cfi_endproc
 1240              	.LFE137:
 1242              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1243              		.align	1
 1244              		.global	HAL_SPI_MspDeInit
 1245              		.syntax unified
 1246              		.thumb
 1247              		.thumb_func
 1248              		.fpu fpv4-sp-d16
 1250              	HAL_SPI_MspDeInit:
ARM GAS  /tmp/ccGYQuU6.s 			page 36


 1251              	.LVL64:
 1252              	.LFB138:
 488:Core/Src/stm32f4xx_hal_msp.c **** 
 489:Core/Src/stm32f4xx_hal_msp.c **** /**
 490:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 491:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 492:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 493:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 494:Core/Src/stm32f4xx_hal_msp.c **** */
 495:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 496:Core/Src/stm32f4xx_hal_msp.c **** {
 1253              		.loc 1 496 1 is_stmt 1 view -0
 1254              		.cfi_startproc
 1255              		@ args = 0, pretend = 0, frame = 0
 1256              		@ frame_needed = 0, uses_anonymous_args = 0
 1257              		.loc 1 496 1 is_stmt 0 view .LVU357
 1258 0000 08B5     		push	{r3, lr}
 1259              	.LCFI21:
 1260              		.cfi_def_cfa_offset 8
 1261              		.cfi_offset 3, -8
 1262              		.cfi_offset 14, -4
 497:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1263              		.loc 1 497 3 is_stmt 1 view .LVU358
 1264              		.loc 1 497 10 is_stmt 0 view .LVU359
 1265 0002 0368     		ldr	r3, [r0]
 1266              		.loc 1 497 5 view .LVU360
 1267 0004 104A     		ldr	r2, .L73
 1268 0006 9342     		cmp	r3, r2
 1269 0008 03D0     		beq	.L71
 498:Core/Src/stm32f4xx_hal_msp.c ****   {
 499:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 500:Core/Src/stm32f4xx_hal_msp.c **** 
 501:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 502:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 503:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 504:Core/Src/stm32f4xx_hal_msp.c **** 
 505:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 506:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 507:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 508:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 509:Core/Src/stm32f4xx_hal_msp.c ****     */
 510:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 511:Core/Src/stm32f4xx_hal_msp.c **** 
 512:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 513:Core/Src/stm32f4xx_hal_msp.c **** 
 514:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 515:Core/Src/stm32f4xx_hal_msp.c ****   }
 516:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 1270              		.loc 1 516 8 is_stmt 1 view .LVU361
 1271              		.loc 1 516 10 is_stmt 0 view .LVU362
 1272 000a 104A     		ldr	r2, .L73+4
 1273 000c 9342     		cmp	r3, r2
 1274 000e 0BD0     		beq	.L72
 1275              	.LVL65:
 1276              	.L67:
 517:Core/Src/stm32f4xx_hal_msp.c ****   {
 518:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
ARM GAS  /tmp/ccGYQuU6.s 			page 37


 519:Core/Src/stm32f4xx_hal_msp.c **** 
 520:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 521:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 522:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 523:Core/Src/stm32f4xx_hal_msp.c **** 
 524:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 525:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 526:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 527:Core/Src/stm32f4xx_hal_msp.c ****     */
 528:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_3);
 529:Core/Src/stm32f4xx_hal_msp.c **** 
 530:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 531:Core/Src/stm32f4xx_hal_msp.c **** 
 532:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 533:Core/Src/stm32f4xx_hal_msp.c **** 
 534:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 535:Core/Src/stm32f4xx_hal_msp.c ****   }
 536:Core/Src/stm32f4xx_hal_msp.c **** 
 537:Core/Src/stm32f4xx_hal_msp.c **** }
 1277              		.loc 1 537 1 view .LVU363
 1278 0010 08BD     		pop	{r3, pc}
 1279              	.LVL66:
 1280              	.L71:
 503:Core/Src/stm32f4xx_hal_msp.c **** 
 1281              		.loc 1 503 5 is_stmt 1 view .LVU364
 1282 0012 02F58432 		add	r2, r2, #67584
 1283 0016 536C     		ldr	r3, [r2, #68]
 1284 0018 23F48053 		bic	r3, r3, #4096
 1285 001c 5364     		str	r3, [r2, #68]
 510:Core/Src/stm32f4xx_hal_msp.c **** 
 1286              		.loc 1 510 5 view .LVU365
 1287 001e E021     		movs	r1, #224
 1288 0020 0B48     		ldr	r0, .L73+8
 1289              	.LVL67:
 510:Core/Src/stm32f4xx_hal_msp.c **** 
 1290              		.loc 1 510 5 is_stmt 0 view .LVU366
 1291 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1292              	.LVL68:
 1293 0026 F3E7     		b	.L67
 1294              	.LVL69:
 1295              	.L72:
 522:Core/Src/stm32f4xx_hal_msp.c **** 
 1296              		.loc 1 522 5 is_stmt 1 view .LVU367
 1297 0028 02F50032 		add	r2, r2, #131072
 1298 002c 136C     		ldr	r3, [r2, #64]
 1299 002e 23F48043 		bic	r3, r3, #16384
 1300 0032 1364     		str	r3, [r2, #64]
 528:Core/Src/stm32f4xx_hal_msp.c **** 
 1301              		.loc 1 528 5 view .LVU368
 1302 0034 0821     		movs	r1, #8
 1303 0036 0748     		ldr	r0, .L73+12
 1304              	.LVL70:
 528:Core/Src/stm32f4xx_hal_msp.c **** 
 1305              		.loc 1 528 5 is_stmt 0 view .LVU369
 1306 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1307              	.LVL71:
 530:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccGYQuU6.s 			page 38


 1308              		.loc 1 530 5 is_stmt 1 view .LVU370
 1309 003c 4FF48061 		mov	r1, #1024
 1310 0040 0548     		ldr	r0, .L73+16
 1311 0042 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1312              	.LVL72:
 1313              		.loc 1 537 1 is_stmt 0 view .LVU371
 1314 0046 E3E7     		b	.L67
 1315              	.L74:
 1316              		.align	2
 1317              	.L73:
 1318 0048 00300140 		.word	1073819648
 1319 004c 00380040 		.word	1073756160
 1320 0050 00000240 		.word	1073872896
 1321 0054 00080240 		.word	1073874944
 1322 0058 00040240 		.word	1073873920
 1323              		.cfi_endproc
 1324              	.LFE138:
 1326              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1327              		.align	1
 1328              		.global	HAL_TIM_Base_MspInit
 1329              		.syntax unified
 1330              		.thumb
 1331              		.thumb_func
 1332              		.fpu fpv4-sp-d16
 1334              	HAL_TIM_Base_MspInit:
 1335              	.LVL73:
 1336              	.LFB139:
 538:Core/Src/stm32f4xx_hal_msp.c **** 
 539:Core/Src/stm32f4xx_hal_msp.c **** /**
 540:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 541:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 542:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 543:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 544:Core/Src/stm32f4xx_hal_msp.c **** */
 545:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 546:Core/Src/stm32f4xx_hal_msp.c **** {
 1337              		.loc 1 546 1 is_stmt 1 view -0
 1338              		.cfi_startproc
 1339              		@ args = 0, pretend = 0, frame = 40
 1340              		@ frame_needed = 0, uses_anonymous_args = 0
 1341              		.loc 1 546 1 is_stmt 0 view .LVU373
 1342 0000 00B5     		push	{lr}
 1343              	.LCFI22:
 1344              		.cfi_def_cfa_offset 4
 1345              		.cfi_offset 14, -4
 1346 0002 8BB0     		sub	sp, sp, #44
 1347              	.LCFI23:
 1348              		.cfi_def_cfa_offset 48
 547:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1349              		.loc 1 547 3 is_stmt 1 view .LVU374
 1350              		.loc 1 547 20 is_stmt 0 view .LVU375
 1351 0004 0023     		movs	r3, #0
 1352 0006 0593     		str	r3, [sp, #20]
 1353 0008 0693     		str	r3, [sp, #24]
 1354 000a 0793     		str	r3, [sp, #28]
 1355 000c 0893     		str	r3, [sp, #32]
 1356 000e 0993     		str	r3, [sp, #36]
ARM GAS  /tmp/ccGYQuU6.s 			page 39


 548:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 1357              		.loc 1 548 3 is_stmt 1 view .LVU376
 1358              		.loc 1 548 15 is_stmt 0 view .LVU377
 1359 0010 0368     		ldr	r3, [r0]
 1360              		.loc 1 548 5 view .LVU378
 1361 0012 334A     		ldr	r2, .L83
 1362 0014 9342     		cmp	r3, r2
 1363 0016 08D0     		beq	.L80
 549:Core/Src/stm32f4xx_hal_msp.c ****   {
 550:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 551:Core/Src/stm32f4xx_hal_msp.c **** 
 552:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 553:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 554:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 555:Core/Src/stm32f4xx_hal_msp.c **** 
 556:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 557:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 558:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 559:Core/Src/stm32f4xx_hal_msp.c ****     */
 560:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 561:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 562:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 563:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 564:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 565:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 566:Core/Src/stm32f4xx_hal_msp.c **** 
 567:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 568:Core/Src/stm32f4xx_hal_msp.c **** 
 569:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 570:Core/Src/stm32f4xx_hal_msp.c ****   }
 571:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 1364              		.loc 1 571 8 is_stmt 1 view .LVU379
 1365              		.loc 1 571 10 is_stmt 0 view .LVU380
 1366 0018 324A     		ldr	r2, .L83+4
 1367 001a 9342     		cmp	r3, r2
 1368 001c 29D0     		beq	.L81
 572:Core/Src/stm32f4xx_hal_msp.c ****   {
 573:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 574:Core/Src/stm32f4xx_hal_msp.c **** 
 575:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 576:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 577:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 578:Core/Src/stm32f4xx_hal_msp.c **** 
 579:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 580:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 581:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 582:Core/Src/stm32f4xx_hal_msp.c ****     */
 583:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 584:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 585:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 586:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 587:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 588:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 589:Core/Src/stm32f4xx_hal_msp.c **** 
 590:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 591:Core/Src/stm32f4xx_hal_msp.c **** 
 592:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
ARM GAS  /tmp/ccGYQuU6.s 			page 40


 593:Core/Src/stm32f4xx_hal_msp.c ****   }
 594:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 1369              		.loc 1 594 8 is_stmt 1 view .LVU381
 1370              		.loc 1 594 10 is_stmt 0 view .LVU382
 1371 001e 324A     		ldr	r2, .L83+8
 1372 0020 9342     		cmp	r3, r2
 1373 0022 48D0     		beq	.L82
 1374              	.LVL74:
 1375              	.L75:
 595:Core/Src/stm32f4xx_hal_msp.c ****   {
 596:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 597:Core/Src/stm32f4xx_hal_msp.c **** 
 598:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 599:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 600:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 601:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 602:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 603:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 604:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 605:Core/Src/stm32f4xx_hal_msp.c **** 
 606:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 607:Core/Src/stm32f4xx_hal_msp.c ****   }
 608:Core/Src/stm32f4xx_hal_msp.c **** 
 609:Core/Src/stm32f4xx_hal_msp.c **** }
 1376              		.loc 1 609 1 view .LVU383
 1377 0024 0BB0     		add	sp, sp, #44
 1378              	.LCFI24:
 1379              		.cfi_remember_state
 1380              		.cfi_def_cfa_offset 4
 1381              		@ sp needed
 1382 0026 5DF804FB 		ldr	pc, [sp], #4
 1383              	.LVL75:
 1384              	.L80:
 1385              	.LCFI25:
 1386              		.cfi_restore_state
 554:Core/Src/stm32f4xx_hal_msp.c **** 
 1387              		.loc 1 554 5 is_stmt 1 view .LVU384
 1388              	.LBB20:
 554:Core/Src/stm32f4xx_hal_msp.c **** 
 1389              		.loc 1 554 5 view .LVU385
 1390 002a 0022     		movs	r2, #0
 1391 002c 0092     		str	r2, [sp]
 554:Core/Src/stm32f4xx_hal_msp.c **** 
 1392              		.loc 1 554 5 view .LVU386
 1393 002e 2F4B     		ldr	r3, .L83+12
 1394 0030 596C     		ldr	r1, [r3, #68]
 1395 0032 41F00101 		orr	r1, r1, #1
 1396 0036 5964     		str	r1, [r3, #68]
 554:Core/Src/stm32f4xx_hal_msp.c **** 
 1397              		.loc 1 554 5 view .LVU387
 1398 0038 596C     		ldr	r1, [r3, #68]
 1399 003a 01F00101 		and	r1, r1, #1
 1400 003e 0091     		str	r1, [sp]
 554:Core/Src/stm32f4xx_hal_msp.c **** 
 1401              		.loc 1 554 5 view .LVU388
 1402 0040 0099     		ldr	r1, [sp]
 1403              	.LBE20:
ARM GAS  /tmp/ccGYQuU6.s 			page 41


 554:Core/Src/stm32f4xx_hal_msp.c **** 
 1404              		.loc 1 554 5 view .LVU389
 556:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1405              		.loc 1 556 5 view .LVU390
 1406              	.LBB21:
 556:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1407              		.loc 1 556 5 view .LVU391
 1408 0042 0192     		str	r2, [sp, #4]
 556:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1409              		.loc 1 556 5 view .LVU392
 1410 0044 196B     		ldr	r1, [r3, #48]
 1411 0046 41F00101 		orr	r1, r1, #1
 1412 004a 1963     		str	r1, [r3, #48]
 556:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1413              		.loc 1 556 5 view .LVU393
 1414 004c 1B6B     		ldr	r3, [r3, #48]
 1415 004e 03F00103 		and	r3, r3, #1
 1416 0052 0193     		str	r3, [sp, #4]
 556:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1417              		.loc 1 556 5 view .LVU394
 1418 0054 019B     		ldr	r3, [sp, #4]
 1419              	.LBE21:
 556:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1420              		.loc 1 556 5 view .LVU395
 560:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1421              		.loc 1 560 5 view .LVU396
 560:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1422              		.loc 1 560 25 is_stmt 0 view .LVU397
 1423 0056 4FF40073 		mov	r3, #512
 1424 005a 0593     		str	r3, [sp, #20]
 561:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1425              		.loc 1 561 5 is_stmt 1 view .LVU398
 561:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1426              		.loc 1 561 26 is_stmt 0 view .LVU399
 1427 005c 0223     		movs	r3, #2
 1428 005e 0693     		str	r3, [sp, #24]
 562:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1429              		.loc 1 562 5 is_stmt 1 view .LVU400
 562:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1430              		.loc 1 562 26 is_stmt 0 view .LVU401
 1431 0060 0792     		str	r2, [sp, #28]
 563:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 1432              		.loc 1 563 5 is_stmt 1 view .LVU402
 563:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 1433              		.loc 1 563 27 is_stmt 0 view .LVU403
 1434 0062 0892     		str	r2, [sp, #32]
 564:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1435              		.loc 1 564 5 is_stmt 1 view .LVU404
 564:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1436              		.loc 1 564 31 is_stmt 0 view .LVU405
 1437 0064 0123     		movs	r3, #1
 1438 0066 0993     		str	r3, [sp, #36]
 565:Core/Src/stm32f4xx_hal_msp.c **** 
 1439              		.loc 1 565 5 is_stmt 1 view .LVU406
 1440 0068 05A9     		add	r1, sp, #20
 1441 006a 2148     		ldr	r0, .L83+16
 1442              	.LVL76:
ARM GAS  /tmp/ccGYQuU6.s 			page 42


 565:Core/Src/stm32f4xx_hal_msp.c **** 
 1443              		.loc 1 565 5 is_stmt 0 view .LVU407
 1444 006c FFF7FEFF 		bl	HAL_GPIO_Init
 1445              	.LVL77:
 1446 0070 D8E7     		b	.L75
 1447              	.LVL78:
 1448              	.L81:
 577:Core/Src/stm32f4xx_hal_msp.c **** 
 1449              		.loc 1 577 5 is_stmt 1 view .LVU408
 1450              	.LBB22:
 577:Core/Src/stm32f4xx_hal_msp.c **** 
 1451              		.loc 1 577 5 view .LVU409
 1452 0072 0022     		movs	r2, #0
 1453 0074 0292     		str	r2, [sp, #8]
 577:Core/Src/stm32f4xx_hal_msp.c **** 
 1454              		.loc 1 577 5 view .LVU410
 1455 0076 1D4B     		ldr	r3, .L83+12
 1456 0078 196C     		ldr	r1, [r3, #64]
 1457 007a 41F00401 		orr	r1, r1, #4
 1458 007e 1964     		str	r1, [r3, #64]
 577:Core/Src/stm32f4xx_hal_msp.c **** 
 1459              		.loc 1 577 5 view .LVU411
 1460 0080 196C     		ldr	r1, [r3, #64]
 1461 0082 01F00401 		and	r1, r1, #4
 1462 0086 0291     		str	r1, [sp, #8]
 577:Core/Src/stm32f4xx_hal_msp.c **** 
 1463              		.loc 1 577 5 view .LVU412
 1464 0088 0299     		ldr	r1, [sp, #8]
 1465              	.LBE22:
 577:Core/Src/stm32f4xx_hal_msp.c **** 
 1466              		.loc 1 577 5 view .LVU413
 579:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1467              		.loc 1 579 5 view .LVU414
 1468              	.LBB23:
 579:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1469              		.loc 1 579 5 view .LVU415
 1470 008a 0392     		str	r2, [sp, #12]
 579:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1471              		.loc 1 579 5 view .LVU416
 1472 008c 196B     		ldr	r1, [r3, #48]
 1473 008e 41F00201 		orr	r1, r1, #2
 1474 0092 1963     		str	r1, [r3, #48]
 579:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1475              		.loc 1 579 5 view .LVU417
 1476 0094 1B6B     		ldr	r3, [r3, #48]
 1477 0096 03F00203 		and	r3, r3, #2
 1478 009a 0393     		str	r3, [sp, #12]
 579:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1479              		.loc 1 579 5 view .LVU418
 1480 009c 039B     		ldr	r3, [sp, #12]
 1481              	.LBE23:
 579:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1482              		.loc 1 579 5 view .LVU419
 583:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1483              		.loc 1 583 5 view .LVU420
 583:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1484              		.loc 1 583 25 is_stmt 0 view .LVU421
ARM GAS  /tmp/ccGYQuU6.s 			page 43


 1485 009e 8023     		movs	r3, #128
 1486 00a0 0593     		str	r3, [sp, #20]
 584:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1487              		.loc 1 584 5 is_stmt 1 view .LVU422
 584:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1488              		.loc 1 584 26 is_stmt 0 view .LVU423
 1489 00a2 0223     		movs	r3, #2
 1490 00a4 0693     		str	r3, [sp, #24]
 585:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1491              		.loc 1 585 5 is_stmt 1 view .LVU424
 585:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1492              		.loc 1 585 26 is_stmt 0 view .LVU425
 1493 00a6 0792     		str	r2, [sp, #28]
 586:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 1494              		.loc 1 586 5 is_stmt 1 view .LVU426
 586:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 1495              		.loc 1 586 27 is_stmt 0 view .LVU427
 1496 00a8 0892     		str	r2, [sp, #32]
 587:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1497              		.loc 1 587 5 is_stmt 1 view .LVU428
 587:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1498              		.loc 1 587 31 is_stmt 0 view .LVU429
 1499 00aa 0993     		str	r3, [sp, #36]
 588:Core/Src/stm32f4xx_hal_msp.c **** 
 1500              		.loc 1 588 5 is_stmt 1 view .LVU430
 1501 00ac 05A9     		add	r1, sp, #20
 1502 00ae 1148     		ldr	r0, .L83+20
 1503              	.LVL79:
 588:Core/Src/stm32f4xx_hal_msp.c **** 
 1504              		.loc 1 588 5 is_stmt 0 view .LVU431
 1505 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 1506              	.LVL80:
 1507 00b4 B6E7     		b	.L75
 1508              	.LVL81:
 1509              	.L82:
 600:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 1510              		.loc 1 600 5 is_stmt 1 view .LVU432
 1511              	.LBB24:
 600:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 1512              		.loc 1 600 5 view .LVU433
 1513 00b6 0021     		movs	r1, #0
 1514 00b8 0491     		str	r1, [sp, #16]
 600:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 1515              		.loc 1 600 5 view .LVU434
 1516 00ba 0C4B     		ldr	r3, .L83+12
 1517 00bc 1A6C     		ldr	r2, [r3, #64]
 1518 00be 42F00802 		orr	r2, r2, #8
 1519 00c2 1A64     		str	r2, [r3, #64]
 600:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 1520              		.loc 1 600 5 view .LVU435
 1521 00c4 1B6C     		ldr	r3, [r3, #64]
 1522 00c6 03F00803 		and	r3, r3, #8
 1523 00ca 0493     		str	r3, [sp, #16]
 600:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 1524              		.loc 1 600 5 view .LVU436
 1525 00cc 049B     		ldr	r3, [sp, #16]
 1526              	.LBE24:
ARM GAS  /tmp/ccGYQuU6.s 			page 44


 600:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 1527              		.loc 1 600 5 view .LVU437
 602:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 1528              		.loc 1 602 5 view .LVU438
 1529 00ce 0A46     		mov	r2, r1
 1530 00d0 3220     		movs	r0, #50
 1531              	.LVL82:
 602:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 1532              		.loc 1 602 5 is_stmt 0 view .LVU439
 1533 00d2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1534              	.LVL83:
 603:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1535              		.loc 1 603 5 is_stmt 1 view .LVU440
 1536 00d6 3220     		movs	r0, #50
 1537 00d8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1538              	.LVL84:
 1539              		.loc 1 609 1 is_stmt 0 view .LVU441
 1540 00dc A2E7     		b	.L75
 1541              	.L84:
 1542 00de 00BF     		.align	2
 1543              	.L83:
 1544 00e0 00000140 		.word	1073807360
 1545 00e4 00080040 		.word	1073743872
 1546 00e8 000C0040 		.word	1073744896
 1547 00ec 00380240 		.word	1073887232
 1548 00f0 00000240 		.word	1073872896
 1549 00f4 00040240 		.word	1073873920
 1550              		.cfi_endproc
 1551              	.LFE139:
 1553              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1554              		.align	1
 1555              		.global	HAL_TIM_Base_MspDeInit
 1556              		.syntax unified
 1557              		.thumb
 1558              		.thumb_func
 1559              		.fpu fpv4-sp-d16
 1561              	HAL_TIM_Base_MspDeInit:
 1562              	.LVL85:
 1563              	.LFB140:
 610:Core/Src/stm32f4xx_hal_msp.c **** 
 611:Core/Src/stm32f4xx_hal_msp.c **** /**
 612:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 613:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 614:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 615:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 616:Core/Src/stm32f4xx_hal_msp.c **** */
 617:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 618:Core/Src/stm32f4xx_hal_msp.c **** {
 1564              		.loc 1 618 1 is_stmt 1 view -0
 1565              		.cfi_startproc
 1566              		@ args = 0, pretend = 0, frame = 0
 1567              		@ frame_needed = 0, uses_anonymous_args = 0
 1568              		.loc 1 618 1 is_stmt 0 view .LVU443
 1569 0000 08B5     		push	{r3, lr}
 1570              	.LCFI26:
 1571              		.cfi_def_cfa_offset 8
 1572              		.cfi_offset 3, -8
ARM GAS  /tmp/ccGYQuU6.s 			page 45


 1573              		.cfi_offset 14, -4
 619:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 1574              		.loc 1 619 3 is_stmt 1 view .LVU444
 1575              		.loc 1 619 15 is_stmt 0 view .LVU445
 1576 0002 0368     		ldr	r3, [r0]
 1577              		.loc 1 619 5 view .LVU446
 1578 0004 154A     		ldr	r2, .L93
 1579 0006 9342     		cmp	r3, r2
 1580 0008 06D0     		beq	.L90
 620:Core/Src/stm32f4xx_hal_msp.c ****   {
 621:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 622:Core/Src/stm32f4xx_hal_msp.c **** 
 623:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 624:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 625:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 626:Core/Src/stm32f4xx_hal_msp.c **** 
 627:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 628:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 629:Core/Src/stm32f4xx_hal_msp.c ****     */
 630:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9);
 631:Core/Src/stm32f4xx_hal_msp.c **** 
 632:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 633:Core/Src/stm32f4xx_hal_msp.c **** 
 634:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 635:Core/Src/stm32f4xx_hal_msp.c ****   }
 636:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 1581              		.loc 1 636 8 is_stmt 1 view .LVU447
 1582              		.loc 1 636 10 is_stmt 0 view .LVU448
 1583 000a 154A     		ldr	r2, .L93+4
 1584 000c 9342     		cmp	r3, r2
 1585 000e 0FD0     		beq	.L91
 637:Core/Src/stm32f4xx_hal_msp.c ****   {
 638:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 639:Core/Src/stm32f4xx_hal_msp.c **** 
 640:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 641:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 642:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 643:Core/Src/stm32f4xx_hal_msp.c **** 
 644:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 645:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 646:Core/Src/stm32f4xx_hal_msp.c ****     */
 647:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 648:Core/Src/stm32f4xx_hal_msp.c **** 
 649:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 650:Core/Src/stm32f4xx_hal_msp.c **** 
 651:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 652:Core/Src/stm32f4xx_hal_msp.c ****   }
 653:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 1586              		.loc 1 653 8 is_stmt 1 view .LVU449
 1587              		.loc 1 653 10 is_stmt 0 view .LVU450
 1588 0010 144A     		ldr	r2, .L93+8
 1589 0012 9342     		cmp	r3, r2
 1590 0014 17D0     		beq	.L92
 1591              	.LVL86:
 1592              	.L85:
 654:Core/Src/stm32f4xx_hal_msp.c ****   {
 655:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
ARM GAS  /tmp/ccGYQuU6.s 			page 46


 656:Core/Src/stm32f4xx_hal_msp.c **** 
 657:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 658:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 659:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 660:Core/Src/stm32f4xx_hal_msp.c **** 
 661:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt DeInit */
 662:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM5_IRQn);
 663:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 664:Core/Src/stm32f4xx_hal_msp.c **** 
 665:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 666:Core/Src/stm32f4xx_hal_msp.c ****   }
 667:Core/Src/stm32f4xx_hal_msp.c **** 
 668:Core/Src/stm32f4xx_hal_msp.c **** }
 1593              		.loc 1 668 1 view .LVU451
 1594 0016 08BD     		pop	{r3, pc}
 1595              	.LVL87:
 1596              	.L90:
 625:Core/Src/stm32f4xx_hal_msp.c **** 
 1597              		.loc 1 625 5 is_stmt 1 view .LVU452
 1598 0018 02F59C32 		add	r2, r2, #79872
 1599 001c 536C     		ldr	r3, [r2, #68]
 1600 001e 23F00103 		bic	r3, r3, #1
 1601 0022 5364     		str	r3, [r2, #68]
 630:Core/Src/stm32f4xx_hal_msp.c **** 
 1602              		.loc 1 630 5 view .LVU453
 1603 0024 4FF40071 		mov	r1, #512
 1604 0028 0F48     		ldr	r0, .L93+12
 1605              	.LVL88:
 630:Core/Src/stm32f4xx_hal_msp.c **** 
 1606              		.loc 1 630 5 is_stmt 0 view .LVU454
 1607 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1608              	.LVL89:
 1609 002e F2E7     		b	.L85
 1610              	.LVL90:
 1611              	.L91:
 642:Core/Src/stm32f4xx_hal_msp.c **** 
 1612              		.loc 1 642 5 is_stmt 1 view .LVU455
 1613 0030 02F50C32 		add	r2, r2, #143360
 1614 0034 136C     		ldr	r3, [r2, #64]
 1615 0036 23F00403 		bic	r3, r3, #4
 1616 003a 1364     		str	r3, [r2, #64]
 647:Core/Src/stm32f4xx_hal_msp.c **** 
 1617              		.loc 1 647 5 view .LVU456
 1618 003c 8021     		movs	r1, #128
 1619 003e 0B48     		ldr	r0, .L93+16
 1620              	.LVL91:
 647:Core/Src/stm32f4xx_hal_msp.c **** 
 1621              		.loc 1 647 5 is_stmt 0 view .LVU457
 1622 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1623              	.LVL92:
 1624 0044 E7E7     		b	.L85
 1625              	.LVL93:
 1626              	.L92:
 659:Core/Src/stm32f4xx_hal_msp.c **** 
 1627              		.loc 1 659 5 is_stmt 1 view .LVU458
 1628 0046 02F50B32 		add	r2, r2, #142336
 1629 004a 136C     		ldr	r3, [r2, #64]
ARM GAS  /tmp/ccGYQuU6.s 			page 47


 1630 004c 23F00803 		bic	r3, r3, #8
 1631 0050 1364     		str	r3, [r2, #64]
 662:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1632              		.loc 1 662 5 view .LVU459
 1633 0052 3220     		movs	r0, #50
 1634              	.LVL94:
 662:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1635              		.loc 1 662 5 is_stmt 0 view .LVU460
 1636 0054 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1637              	.LVL95:
 1638              		.loc 1 668 1 view .LVU461
 1639 0058 DDE7     		b	.L85
 1640              	.L94:
 1641 005a 00BF     		.align	2
 1642              	.L93:
 1643 005c 00000140 		.word	1073807360
 1644 0060 00080040 		.word	1073743872
 1645 0064 000C0040 		.word	1073744896
 1646 0068 00000240 		.word	1073872896
 1647 006c 00040240 		.word	1073873920
 1648              		.cfi_endproc
 1649              	.LFE140:
 1651              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1652              		.align	1
 1653              		.global	HAL_UART_MspInit
 1654              		.syntax unified
 1655              		.thumb
 1656              		.thumb_func
 1657              		.fpu fpv4-sp-d16
 1659              	HAL_UART_MspInit:
 1660              	.LVL96:
 1661              	.LFB141:
 669:Core/Src/stm32f4xx_hal_msp.c **** 
 670:Core/Src/stm32f4xx_hal_msp.c **** /**
 671:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 672:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 673:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 674:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 675:Core/Src/stm32f4xx_hal_msp.c **** */
 676:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 677:Core/Src/stm32f4xx_hal_msp.c **** {
 1662              		.loc 1 677 1 is_stmt 1 view -0
 1663              		.cfi_startproc
 1664              		@ args = 0, pretend = 0, frame = 32
 1665              		@ frame_needed = 0, uses_anonymous_args = 0
 1666              		.loc 1 677 1 is_stmt 0 view .LVU463
 1667 0000 30B5     		push	{r4, r5, lr}
 1668              	.LCFI27:
 1669              		.cfi_def_cfa_offset 12
 1670              		.cfi_offset 4, -12
 1671              		.cfi_offset 5, -8
 1672              		.cfi_offset 14, -4
 1673 0002 89B0     		sub	sp, sp, #36
 1674              	.LCFI28:
 1675              		.cfi_def_cfa_offset 48
 678:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1676              		.loc 1 678 3 is_stmt 1 view .LVU464
ARM GAS  /tmp/ccGYQuU6.s 			page 48


 1677              		.loc 1 678 20 is_stmt 0 view .LVU465
 1678 0004 0023     		movs	r3, #0
 1679 0006 0393     		str	r3, [sp, #12]
 1680 0008 0493     		str	r3, [sp, #16]
 1681 000a 0593     		str	r3, [sp, #20]
 1682 000c 0693     		str	r3, [sp, #24]
 1683 000e 0793     		str	r3, [sp, #28]
 679:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 1684              		.loc 1 679 3 is_stmt 1 view .LVU466
 1685              		.loc 1 679 11 is_stmt 0 view .LVU467
 1686 0010 0268     		ldr	r2, [r0]
 1687              		.loc 1 679 5 view .LVU468
 1688 0012 264B     		ldr	r3, .L101
 1689 0014 9A42     		cmp	r2, r3
 1690 0016 01D0     		beq	.L99
 1691              	.LVL97:
 1692              	.L95:
 680:Core/Src/stm32f4xx_hal_msp.c ****   {
 681:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 682:Core/Src/stm32f4xx_hal_msp.c **** 
 683:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 684:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 685:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 686:Core/Src/stm32f4xx_hal_msp.c **** 
 687:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 688:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 689:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 690:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 691:Core/Src/stm32f4xx_hal_msp.c ****     */
 692:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 693:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 694:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 695:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 696:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 697:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 698:Core/Src/stm32f4xx_hal_msp.c **** 
 699:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA Init */
 700:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_TX Init */
 701:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Instance = DMA1_Stream6;
 702:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 703:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 704:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 705:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 706:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 707:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 708:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 709:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 710:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 711:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 712:Core/Src/stm32f4xx_hal_msp.c ****     {
 713:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 714:Core/Src/stm32f4xx_hal_msp.c ****     }
 715:Core/Src/stm32f4xx_hal_msp.c **** 
 716:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 717:Core/Src/stm32f4xx_hal_msp.c **** 
 718:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt Init */
 719:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
ARM GAS  /tmp/ccGYQuU6.s 			page 49


 720:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 721:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 722:Core/Src/stm32f4xx_hal_msp.c **** 
 723:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 724:Core/Src/stm32f4xx_hal_msp.c ****   }
 725:Core/Src/stm32f4xx_hal_msp.c **** 
 726:Core/Src/stm32f4xx_hal_msp.c **** }
 1693              		.loc 1 726 1 view .LVU469
 1694 0018 09B0     		add	sp, sp, #36
 1695              	.LCFI29:
 1696              		.cfi_remember_state
 1697              		.cfi_def_cfa_offset 12
 1698              		@ sp needed
 1699 001a 30BD     		pop	{r4, r5, pc}
 1700              	.LVL98:
 1701              	.L99:
 1702              	.LCFI30:
 1703              		.cfi_restore_state
 1704              		.loc 1 726 1 view .LVU470
 1705 001c 0446     		mov	r4, r0
 685:Core/Src/stm32f4xx_hal_msp.c **** 
 1706              		.loc 1 685 5 is_stmt 1 view .LVU471
 1707              	.LBB25:
 685:Core/Src/stm32f4xx_hal_msp.c **** 
 1708              		.loc 1 685 5 view .LVU472
 1709 001e 0025     		movs	r5, #0
 1710 0020 0195     		str	r5, [sp, #4]
 685:Core/Src/stm32f4xx_hal_msp.c **** 
 1711              		.loc 1 685 5 view .LVU473
 1712 0022 03F5FA33 		add	r3, r3, #128000
 1713 0026 1A6C     		ldr	r2, [r3, #64]
 1714 0028 42F40032 		orr	r2, r2, #131072
 1715 002c 1A64     		str	r2, [r3, #64]
 685:Core/Src/stm32f4xx_hal_msp.c **** 
 1716              		.loc 1 685 5 view .LVU474
 1717 002e 1A6C     		ldr	r2, [r3, #64]
 1718 0030 02F40032 		and	r2, r2, #131072
 1719 0034 0192     		str	r2, [sp, #4]
 685:Core/Src/stm32f4xx_hal_msp.c **** 
 1720              		.loc 1 685 5 view .LVU475
 1721 0036 019A     		ldr	r2, [sp, #4]
 1722              	.LBE25:
 685:Core/Src/stm32f4xx_hal_msp.c **** 
 1723              		.loc 1 685 5 view .LVU476
 687:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1724              		.loc 1 687 5 view .LVU477
 1725              	.LBB26:
 687:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1726              		.loc 1 687 5 view .LVU478
 1727 0038 0295     		str	r5, [sp, #8]
 687:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1728              		.loc 1 687 5 view .LVU479
 1729 003a 1A6B     		ldr	r2, [r3, #48]
 1730 003c 42F00102 		orr	r2, r2, #1
 1731 0040 1A63     		str	r2, [r3, #48]
 687:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1732              		.loc 1 687 5 view .LVU480
ARM GAS  /tmp/ccGYQuU6.s 			page 50


 1733 0042 1B6B     		ldr	r3, [r3, #48]
 1734 0044 03F00103 		and	r3, r3, #1
 1735 0048 0293     		str	r3, [sp, #8]
 687:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1736              		.loc 1 687 5 view .LVU481
 1737 004a 029B     		ldr	r3, [sp, #8]
 1738              	.LBE26:
 687:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1739              		.loc 1 687 5 view .LVU482
 692:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1740              		.loc 1 692 5 view .LVU483
 692:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1741              		.loc 1 692 25 is_stmt 0 view .LVU484
 1742 004c 0C23     		movs	r3, #12
 1743 004e 0393     		str	r3, [sp, #12]
 693:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1744              		.loc 1 693 5 is_stmt 1 view .LVU485
 693:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1745              		.loc 1 693 26 is_stmt 0 view .LVU486
 1746 0050 0223     		movs	r3, #2
 1747 0052 0493     		str	r3, [sp, #16]
 694:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1748              		.loc 1 694 5 is_stmt 1 view .LVU487
 694:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1749              		.loc 1 694 26 is_stmt 0 view .LVU488
 1750 0054 0595     		str	r5, [sp, #20]
 695:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1751              		.loc 1 695 5 is_stmt 1 view .LVU489
 695:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1752              		.loc 1 695 27 is_stmt 0 view .LVU490
 1753 0056 0323     		movs	r3, #3
 1754 0058 0693     		str	r3, [sp, #24]
 696:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1755              		.loc 1 696 5 is_stmt 1 view .LVU491
 696:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1756              		.loc 1 696 31 is_stmt 0 view .LVU492
 1757 005a 0723     		movs	r3, #7
 1758 005c 0793     		str	r3, [sp, #28]
 697:Core/Src/stm32f4xx_hal_msp.c **** 
 1759              		.loc 1 697 5 is_stmt 1 view .LVU493
 1760 005e 03A9     		add	r1, sp, #12
 1761 0060 1348     		ldr	r0, .L101+4
 1762              	.LVL99:
 697:Core/Src/stm32f4xx_hal_msp.c **** 
 1763              		.loc 1 697 5 is_stmt 0 view .LVU494
 1764 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 1765              	.LVL100:
 701:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 1766              		.loc 1 701 5 is_stmt 1 view .LVU495
 701:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 1767              		.loc 1 701 29 is_stmt 0 view .LVU496
 1768 0066 1348     		ldr	r0, .L101+8
 1769 0068 134B     		ldr	r3, .L101+12
 1770 006a 0360     		str	r3, [r0]
 702:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1771              		.loc 1 702 5 is_stmt 1 view .LVU497
 702:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
ARM GAS  /tmp/ccGYQuU6.s 			page 51


 1772              		.loc 1 702 33 is_stmt 0 view .LVU498
 1773 006c 4FF00063 		mov	r3, #134217728
 1774 0070 4360     		str	r3, [r0, #4]
 703:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1775              		.loc 1 703 5 is_stmt 1 view .LVU499
 703:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1776              		.loc 1 703 35 is_stmt 0 view .LVU500
 1777 0072 4023     		movs	r3, #64
 1778 0074 8360     		str	r3, [r0, #8]
 704:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 1779              		.loc 1 704 5 is_stmt 1 view .LVU501
 704:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 1780              		.loc 1 704 35 is_stmt 0 view .LVU502
 1781 0076 C560     		str	r5, [r0, #12]
 705:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1782              		.loc 1 705 5 is_stmt 1 view .LVU503
 705:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1783              		.loc 1 705 32 is_stmt 0 view .LVU504
 1784 0078 4FF48063 		mov	r3, #1024
 1785 007c 0361     		str	r3, [r0, #16]
 706:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1786              		.loc 1 706 5 is_stmt 1 view .LVU505
 706:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1787              		.loc 1 706 45 is_stmt 0 view .LVU506
 1788 007e 4561     		str	r5, [r0, #20]
 707:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 1789              		.loc 1 707 5 is_stmt 1 view .LVU507
 707:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 1790              		.loc 1 707 42 is_stmt 0 view .LVU508
 1791 0080 8561     		str	r5, [r0, #24]
 708:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 1792              		.loc 1 708 5 is_stmt 1 view .LVU509
 708:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 1793              		.loc 1 708 30 is_stmt 0 view .LVU510
 1794 0082 C561     		str	r5, [r0, #28]
 709:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1795              		.loc 1 709 5 is_stmt 1 view .LVU511
 709:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1796              		.loc 1 709 34 is_stmt 0 view .LVU512
 1797 0084 0562     		str	r5, [r0, #32]
 710:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 1798              		.loc 1 710 5 is_stmt 1 view .LVU513
 710:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 1799              		.loc 1 710 34 is_stmt 0 view .LVU514
 1800 0086 4562     		str	r5, [r0, #36]
 711:Core/Src/stm32f4xx_hal_msp.c ****     {
 1801              		.loc 1 711 5 is_stmt 1 view .LVU515
 711:Core/Src/stm32f4xx_hal_msp.c ****     {
 1802              		.loc 1 711 9 is_stmt 0 view .LVU516
 1803 0088 FFF7FEFF 		bl	HAL_DMA_Init
 1804              	.LVL101:
 711:Core/Src/stm32f4xx_hal_msp.c ****     {
 1805              		.loc 1 711 8 view .LVU517
 1806 008c 58B9     		cbnz	r0, .L100
 1807              	.L97:
 716:Core/Src/stm32f4xx_hal_msp.c **** 
 1808              		.loc 1 716 5 is_stmt 1 view .LVU518
ARM GAS  /tmp/ccGYQuU6.s 			page 52


 716:Core/Src/stm32f4xx_hal_msp.c **** 
 1809              		.loc 1 716 5 view .LVU519
 1810 008e 094B     		ldr	r3, .L101+8
 1811 0090 2363     		str	r3, [r4, #48]
 716:Core/Src/stm32f4xx_hal_msp.c **** 
 1812              		.loc 1 716 5 view .LVU520
 1813 0092 9C63     		str	r4, [r3, #56]
 716:Core/Src/stm32f4xx_hal_msp.c **** 
 1814              		.loc 1 716 5 view .LVU521
 719:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 1815              		.loc 1 719 5 view .LVU522
 1816 0094 0022     		movs	r2, #0
 1817 0096 1146     		mov	r1, r2
 1818 0098 2620     		movs	r0, #38
 1819 009a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1820              	.LVL102:
 720:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 1821              		.loc 1 720 5 view .LVU523
 1822 009e 2620     		movs	r0, #38
 1823 00a0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1824              	.LVL103:
 1825              		.loc 1 726 1 is_stmt 0 view .LVU524
 1826 00a4 B8E7     		b	.L95
 1827              	.L100:
 713:Core/Src/stm32f4xx_hal_msp.c ****     }
 1828              		.loc 1 713 7 is_stmt 1 view .LVU525
 1829 00a6 FFF7FEFF 		bl	Error_Handler
 1830              	.LVL104:
 1831 00aa F0E7     		b	.L97
 1832              	.L102:
 1833              		.align	2
 1834              	.L101:
 1835 00ac 00440040 		.word	1073759232
 1836 00b0 00000240 		.word	1073872896
 1837 00b4 00000000 		.word	hdma_usart2_tx
 1838 00b8 A0600240 		.word	1073897632
 1839              		.cfi_endproc
 1840              	.LFE141:
 1842              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1843              		.align	1
 1844              		.global	HAL_UART_MspDeInit
 1845              		.syntax unified
 1846              		.thumb
 1847              		.thumb_func
 1848              		.fpu fpv4-sp-d16
 1850              	HAL_UART_MspDeInit:
 1851              	.LVL105:
 1852              	.LFB142:
 727:Core/Src/stm32f4xx_hal_msp.c **** 
 728:Core/Src/stm32f4xx_hal_msp.c **** /**
 729:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 730:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 731:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 732:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 733:Core/Src/stm32f4xx_hal_msp.c **** */
 734:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 735:Core/Src/stm32f4xx_hal_msp.c **** {
ARM GAS  /tmp/ccGYQuU6.s 			page 53


 1853              		.loc 1 735 1 view -0
 1854              		.cfi_startproc
 1855              		@ args = 0, pretend = 0, frame = 0
 1856              		@ frame_needed = 0, uses_anonymous_args = 0
 736:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 1857              		.loc 1 736 3 view .LVU527
 1858              		.loc 1 736 11 is_stmt 0 view .LVU528
 1859 0000 0268     		ldr	r2, [r0]
 1860              		.loc 1 736 5 view .LVU529
 1861 0002 0B4B     		ldr	r3, .L110
 1862 0004 9A42     		cmp	r2, r3
 1863 0006 00D0     		beq	.L109
 1864 0008 7047     		bx	lr
 1865              	.L109:
 735:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 1866              		.loc 1 735 1 view .LVU530
 1867 000a 10B5     		push	{r4, lr}
 1868              	.LCFI31:
 1869              		.cfi_def_cfa_offset 8
 1870              		.cfi_offset 4, -8
 1871              		.cfi_offset 14, -4
 1872 000c 0446     		mov	r4, r0
 737:Core/Src/stm32f4xx_hal_msp.c ****   {
 738:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 739:Core/Src/stm32f4xx_hal_msp.c **** 
 740:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 741:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 742:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 1873              		.loc 1 742 5 is_stmt 1 view .LVU531
 1874 000e 094A     		ldr	r2, .L110+4
 1875 0010 136C     		ldr	r3, [r2, #64]
 1876 0012 23F40033 		bic	r3, r3, #131072
 1877 0016 1364     		str	r3, [r2, #64]
 743:Core/Src/stm32f4xx_hal_msp.c **** 
 744:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 745:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 746:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 747:Core/Src/stm32f4xx_hal_msp.c ****     */
 748:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 1878              		.loc 1 748 5 view .LVU532
 1879 0018 0C21     		movs	r1, #12
 1880 001a 0748     		ldr	r0, .L110+8
 1881              	.LVL106:
 1882              		.loc 1 748 5 is_stmt 0 view .LVU533
 1883 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1884              	.LVL107:
 749:Core/Src/stm32f4xx_hal_msp.c **** 
 750:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA DeInit */
 751:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 1885              		.loc 1 751 5 is_stmt 1 view .LVU534
 1886 0020 206B     		ldr	r0, [r4, #48]
 1887 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 1888              	.LVL108:
 752:Core/Src/stm32f4xx_hal_msp.c **** 
 753:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 754:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 1889              		.loc 1 754 5 view .LVU535
ARM GAS  /tmp/ccGYQuU6.s 			page 54


 1890 0026 2620     		movs	r0, #38
 1891 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1892              	.LVL109:
 755:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 756:Core/Src/stm32f4xx_hal_msp.c **** 
 757:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 758:Core/Src/stm32f4xx_hal_msp.c ****   }
 759:Core/Src/stm32f4xx_hal_msp.c **** 
 760:Core/Src/stm32f4xx_hal_msp.c **** }
 1893              		.loc 1 760 1 is_stmt 0 view .LVU536
 1894 002c 10BD     		pop	{r4, pc}
 1895              	.LVL110:
 1896              	.L111:
 1897              		.loc 1 760 1 view .LVU537
 1898 002e 00BF     		.align	2
 1899              	.L110:
 1900 0030 00440040 		.word	1073759232
 1901 0034 00380240 		.word	1073887232
 1902 0038 00000240 		.word	1073872896
 1903              		.cfi_endproc
 1904              	.LFE142:
 1906              		.section	.bss.HAL_RCC_CAN1_CLK_ENABLED,"aw",%nobits
 1907              		.align	2
 1908              		.set	.LANCHOR0,. + 0
 1911              	HAL_RCC_CAN1_CLK_ENABLED:
 1912 0000 00000000 		.space	4
 1913              		.text
 1914              	.Letext0:
 1915              		.file 2 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/inc
 1916              		.file 3 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/inc
 1917              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 1918              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1919              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 1920              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1921              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1922              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1923              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1924              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1925              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 1926              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dac.h"
 1927              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1928              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1929              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1930              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1931              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1932              		.file 19 "Core/Inc/main.h"
ARM GAS  /tmp/ccGYQuU6.s 			page 55


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccGYQuU6.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccGYQuU6.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccGYQuU6.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccGYQuU6.s:85     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccGYQuU6.s:92     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccGYQuU6.s:364    .text.HAL_ADC_MspInit:0000000000000114 $d
     /tmp/ccGYQuU6.s:376    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccGYQuU6.s:383    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccGYQuU6.s:455    .text.HAL_ADC_MspDeInit:000000000000004c $d
     /tmp/ccGYQuU6.s:463    .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccGYQuU6.s:470    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccGYQuU6.s:715    .text.HAL_CAN_MspInit:0000000000000114 $d
     /tmp/ccGYQuU6.s:726    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccGYQuU6.s:733    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccGYQuU6.s:829    .text.HAL_CAN_MspDeInit:000000000000006c $d
     /tmp/ccGYQuU6.s:839    .text.HAL_DAC_MspInit:0000000000000000 $t
     /tmp/ccGYQuU6.s:846    .text.HAL_DAC_MspInit:0000000000000000 HAL_DAC_MspInit
     /tmp/ccGYQuU6.s:946    .text.HAL_DAC_MspInit:0000000000000060 $d
     /tmp/ccGYQuU6.s:952    .text.HAL_DAC_MspDeInit:0000000000000000 $t
     /tmp/ccGYQuU6.s:959    .text.HAL_DAC_MspDeInit:0000000000000000 HAL_DAC_MspDeInit
     /tmp/ccGYQuU6.s:1002   .text.HAL_DAC_MspDeInit:0000000000000020 $d
     /tmp/ccGYQuU6.s:1009   .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccGYQuU6.s:1016   .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccGYQuU6.s:1233   .text.HAL_SPI_MspInit:00000000000000dc $d
     /tmp/ccGYQuU6.s:1243   .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccGYQuU6.s:1250   .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccGYQuU6.s:1318   .text.HAL_SPI_MspDeInit:0000000000000048 $d
     /tmp/ccGYQuU6.s:1327   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccGYQuU6.s:1334   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccGYQuU6.s:1544   .text.HAL_TIM_Base_MspInit:00000000000000e0 $d
     /tmp/ccGYQuU6.s:1554   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccGYQuU6.s:1561   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccGYQuU6.s:1643   .text.HAL_TIM_Base_MspDeInit:000000000000005c $d
     /tmp/ccGYQuU6.s:1652   .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccGYQuU6.s:1659   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccGYQuU6.s:1835   .text.HAL_UART_MspInit:00000000000000ac $d
     /tmp/ccGYQuU6.s:1843   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccGYQuU6.s:1850   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccGYQuU6.s:1900   .text.HAL_UART_MspDeInit:0000000000000030 $d
     /tmp/ccGYQuU6.s:1907   .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 $d
     /tmp/ccGYQuU6.s:1911   .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 HAL_RCC_CAN1_CLK_ENABLED

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
hdma_adc2
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
hdma_usart2_tx
