sync_fifo_2048x8b.v,verilog,xil_defaultlib,../../../../eth_udp_loop.gen/sources_1/ip/sync_fifo_2048x8b/sim/sync_fifo_2048x8b.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
