;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/19/2018 5:38:58 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x003016EA  JMP	_main
0x0004	0x00300859  JMP	___GenExcept
0x0008	0x00300859  JMP	___GenExcept
0x000C	0x00300859  JMP	___GenExcept
0x0010	0x00300859  JMP	___GenExcept
0x0014	0x00300859  JMP	___GenExcept
0x0018	0x00300859  JMP	___GenExcept
0x001C	0x00300859  JMP	___GenExcept
0x0020	0x00300859  JMP	___GenExcept
0x0024	0x00300859  JMP	___GenExcept
0x0028	0x00300859  JMP	___GenExcept
0x002C	0x00300859  JMP	___GenExcept
0x0030	0x00300859  JMP	___GenExcept
0x0034	0x00300859  JMP	___GenExcept
0x0038	0x00300859  JMP	___GenExcept
0x003C	0x00300859  JMP	___GenExcept
0x0040	0x00300859  JMP	___GenExcept
0x0044	0x00300859  JMP	___GenExcept
0x0048	0x00300859  JMP	___GenExcept
0x004C	0x00300859  JMP	___GenExcept
0x0050	0x00300859  JMP	___GenExcept
0x0054	0x00300859  JMP	___GenExcept
0x0058	0x00300859  JMP	___GenExcept
0x005C	0x00300859  JMP	___GenExcept
0x0060	0x00300859  JMP	___GenExcept
0x0064	0x00300859  JMP	___GenExcept
0x0068	0x00300859  JMP	___GenExcept
0x006C	0x00300859  JMP	___GenExcept
0x0070	0x00300859  JMP	___GenExcept
0x0074	0x00300859  JMP	___GenExcept
0x0078	0x00300859  JMP	___GenExcept
0x007C	0x00300859  JMP	___GenExcept
0x0080	0x00300859  JMP	___GenExcept
0x0084	0x00300859  JMP	___GenExcept
0x0088	0x00300859  JMP	___GenExcept
0x008C	0x00300859  JMP	___GenExcept
; end of ____SysVT
_main:
;Click_FM_FT90x.c, 487 :: 		void main( )
0x5BA8	0x65F0FFFC  LDK.L	SP, #65532
0x5BAC	0x00341A7A  CALL	_ZeroStaticLink
0x5BB0	0x003416E6  CALL	__Lib_System_InitialSetUpCLKPMC
0x5BB4	0x00341A71  CALL	_InitStaticLink
;Click_FM_FT90x.c, 489 :: 		systemInit( );
0x5BB8	0x00341697  CALL	_systemInit+0
;Click_FM_FT90x.c, 490 :: 		applicationInit( );
0x5BBC	0x003416C7  CALL	_applicationInit+0
;Click_FM_FT90x.c, 492 :: 		while (1)
L_main61:
;Click_FM_FT90x.c, 494 :: 		applicationTask( );
0x5BC0	0x00341653  CALL	_applicationTask+0
;Click_FM_FT90x.c, 495 :: 		}
0x5BC4	0x003016F0  JMP	L_main61
;Click_FM_FT90x.c, 496 :: 		}
L_end_main:
L__main_end_loop:
0x5BC8	0x003016F2  JMP	L__main_end_loop
; end of _main
___CC2DB:
;__Lib_System.c, 4 :: 		
;__Lib_System.c, 6 :: 		
L_loopCC2DB:
;__Lib_System.c, 7 :: 		
0x5B00	0xC99E0000  LPMI.B	R25, R28, #0
;__Lib_System.c, 8 :: 		
0x5B04	0xB1BC8000  STI.B	R27, #0, R25
;__Lib_System.c, 9 :: 		
0x5B08	0x45CE4010  ADD.L	R28, R28, #1
;__Lib_System.c, 10 :: 		
0x5B0C	0x45BDC010  ADD.L	R27, R27, #1
;__Lib_System.c, 11 :: 		
0x5B10	0x5DED81A2  CMP.L	R27, R26
;__Lib_System.c, 12 :: 		
0x5B14	0x002016C0  JMPC	R30, Z, #0, L_loopCC2DB
;__Lib_System.c, 14 :: 		
L_end___CC2DB:
0x5B18	0xA0000000  RETURN	
; end of ___CC2DB
_systemInit:
;Click_FM_FT90x.c, 360 :: 		void systemInit( )
;Click_FM_FT90x.c, 362 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_AN_PIN,  _GPIO_INPUT );
0x5A5C	0x64200001  LDK.L	R2, #1
0x5A60	0x64100000  LDK.L	R1, #0
0x5A64	0x64000000  LDK.L	R0, #0
0x5A68	0x003414CD  CALL	_mikrobus_gpioInit+0
;Click_FM_FT90x.c, 363 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x5A6C	0x64200000  LDK.L	R2, #0
0x5A70	0x64100001  LDK.L	R1, #1
0x5A74	0x64000000  LDK.L	R0, #0
0x5A78	0x003414CD  CALL	_mikrobus_gpioInit+0
;Click_FM_FT90x.c, 364 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN,  _GPIO_OUTPUT );
0x5A7C	0x64200000  LDK.L	R2, #0
0x5A80	0x64100002  LDK.L	R1, #2
0x5A84	0x64000000  LDK.L	R0, #0
0x5A88	0x003414CD  CALL	_mikrobus_gpioInit+0
;Click_FM_FT90x.c, 365 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x5A8C	0x64200001  LDK.L	R2, #1
0x5A90	0x64100007  LDK.L	R1, #7
0x5A94	0x64000000  LDK.L	R0, #0
0x5A98	0x003414CD  CALL	_mikrobus_gpioInit+0
;Click_FM_FT90x.c, 367 :: 		mikrobus_i2cInit( _MIKROBUS1, &_FM_I2C_CFG[0] );
0x5A9C	0x641069BC  LDK.L	R1, #__FM_I2C_CFG+0
0x5AA0	0x64000000  LDK.L	R0, #0
0x5AA4	0x00341527  CALL	_mikrobus_i2cInit+0
;Click_FM_FT90x.c, 369 :: 		mikrobus_logInit( _LOG_USBUART, 115200 );
0x5AA8	0x6411C200  LDK.L	R1, #115200
0x5AAC	0x64000010  LDK.L	R0, #16
0x5AB0	0x00341511  CALL	_mikrobus_logInit+0
;Click_FM_FT90x.c, 371 :: 		Delay_ms(100);
0x5AB4	0x6DC016B3  LPM.L	R28, $+24
0x5AB8	0x44004000  NOP	
L_systemInit42:
0x5ABC	0x45CE4012  SUB.L	R28, R28, #1
0x5AC0	0x5DEE4002  CMP.L	R28, #0
0x5AC4	0x002016AF  JMPC	R30, Z, #0, L_systemInit42
0x5AC8	0x003016B4  JMP	$+8
0x5ACC	0x0032DCD3  	#3333331
0x5AD0	0x44004000  NOP	
0x5AD4	0x44004000  NOP	
;Click_FM_FT90x.c, 373 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x5AD8	0x64000B99  LDK.L	R0, #?lstr83_Click_FM_FT90x+0
0x5ADC	0x64100002  LDK.L	R1, #2
0x5AE0	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 374 :: 		mikrobus_logWrite( "   *     system init done                   *  ", _LOG_LINE );
0x5AE4	0x64000BC9  LDK.L	R0, #?lstr84_Click_FM_FT90x+0
0x5AE8	0x64100002  LDK.L	R1, #2
0x5AEC	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 375 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x5AF0	0x64000BF9  LDK.L	R0, #?lstr85_Click_FM_FT90x+0
0x5AF4	0x64100002  LDK.L	R1, #2
0x5AF8	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 376 :: 		}
L_end_systemInit:
0x5AFC	0xA0000000  RETURN	
; end of _systemInit
_mikrobus_gpioInit:
;easyft90x_v7_FT900.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x5334	0x95D00004  LINK	LR, #4
0x5338	0xB1F08000  STI.B	SP, #0, R1
0x533C	0x4411500D  BEXTU.L	R1, R2, #256
0x5340	0x4420500D  BEXTU.L	R2, R0, #256
0x5344	0xA80F8000  LDI.B	R0, SP, #0
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 8 (R2)
; pin start address is: 0 (R0)
; direction start address is: 4 (R1)
;easyft90x_v7_FT900.c, 164 :: 		switch( bus )
0x5348	0x003014D9  JMP	L_mikrobus_gpioInit78
; bus end address is: 8 (R2)
;easyft90x_v7_FT900.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
; direction end address is: 4 (R1)
; pin end address is: 0 (R0)
0x534C	0x0034103C  CALL	easyft90x_v7_FT900__gpioInit_1+0
0x5350	0x003014DE  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 4 (R1)
; pin start address is: 0 (R0)
; direction end address is: 4 (R1)
; pin end address is: 0 (R0)
0x5354	0x003410D2  CALL	easyft90x_v7_FT900__gpioInit_2+0
0x5358	0x003014DE  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x535C	0x64000001  LDK.L	R0, #1
0x5360	0x003014DE  JMP	L_end_mikrobus_gpioInit
;easyft90x_v7_FT900.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 4 (R1)
; pin start address is: 0 (R0)
; bus start address is: 8 (R2)
0x5364	0x59E14002  CMP.B	R2, #0
0x5368	0x002814D3  JMPC	R30, Z, #1, L_mikrobus_gpioInit80
0x536C	0x59E14012  CMP.B	R2, #1
0x5370	0x002814D5  JMPC	R30, Z, #1, L_mikrobus_gpioInit81
; bus end address is: 8 (R2)
; pin end address is: 0 (R0)
; direction end address is: 4 (R1)
0x5374	0x003014D7  JMP	L_mikrobus_gpioInit82
;easyft90x_v7_FT900.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x5378	0x99D00000  UNLINK	LR
0x537C	0xA0000000  RETURN	
; end of _mikrobus_gpioInit
easyft90x_v7_FT900__gpioInit_1:
;__ef_ft900_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ef_ft900_gpio.c, 83 :: 		switch( pin )
0x40F0	0x003010B7  JMP	L_easyft90x_v7_FT900__gpioInit_10
; pin end address is: 0 (R0)
;__ef_ft900_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_08_15, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_08_15, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_12:
0x40F4	0x59E0C012  CMP.B	R1, #1
0x40F8	0x00201043  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_13
; dir end address is: 4 (R1)
0x40FC	0x64100002  LDK.L	R1, #2
0x4100	0x64010085  LDK.L	R0, #GPIO_PORT_08_15+0
0x4104	0x00340D37  CALL	_GPIO_Digital_Input+0
0x4108	0x00301046  JMP	L_easyft90x_v7_FT900__gpioInit_14
L_easyft90x_v7_FT900__gpioInit_13:
0x410C	0x64100002  LDK.L	R1, #2
0x4110	0x64010085  LDK.L	R0, #GPIO_PORT_08_15+0
0x4114	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_14:
0x4118	0x003010D0  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_15:
; dir start address is: 4 (R1)
0x411C	0x59E0C012  CMP.B	R1, #1
0x4120	0x0020104D  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_16
; dir end address is: 4 (R1)
0x4124	0x64100002  LDK.L	R1, #2
0x4128	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x412C	0x00340D37  CALL	_GPIO_Digital_Input+0
0x4130	0x00301050  JMP	L_easyft90x_v7_FT900__gpioInit_17
L_easyft90x_v7_FT900__gpioInit_16:
0x4134	0x64100002  LDK.L	R1, #2
0x4138	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x413C	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_17:
0x4140	0x003010D0  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_18:
; dir start address is: 4 (R1)
0x4144	0x59E0C012  CMP.B	R1, #1
0x4148	0x00201057  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_19
; dir end address is: 4 (R1)
0x414C	0x64100010  LDK.L	R1, #16
0x4150	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x4154	0x00340D37  CALL	_GPIO_Digital_Input+0
0x4158	0x0030105A  JMP	L_easyft90x_v7_FT900__gpioInit_110
L_easyft90x_v7_FT900__gpioInit_19:
0x415C	0x64100010  LDK.L	R1, #16
0x4160	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x4164	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_110:
0x4168	0x003010D0  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_111:
; dir start address is: 4 (R1)
0x416C	0x59E0C012  CMP.B	R1, #1
0x4170	0x00201061  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_112
; dir end address is: 4 (R1)
0x4174	0x64100008  LDK.L	R1, #8
0x4178	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x417C	0x00340D37  CALL	_GPIO_Digital_Input+0
0x4180	0x00301064  JMP	L_easyft90x_v7_FT900__gpioInit_113
L_easyft90x_v7_FT900__gpioInit_112:
0x4184	0x64100008  LDK.L	R1, #8
0x4188	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x418C	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_113:
0x4190	0x003010D0  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_114:
; dir start address is: 4 (R1)
0x4194	0x59E0C012  CMP.B	R1, #1
0x4198	0x0020106B  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_115
; dir end address is: 4 (R1)
0x419C	0x64100040  LDK.L	R1, #64
0x41A0	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x41A4	0x00340D37  CALL	_GPIO_Digital_Input+0
0x41A8	0x0030106E  JMP	L_easyft90x_v7_FT900__gpioInit_116
L_easyft90x_v7_FT900__gpioInit_115:
0x41AC	0x64100040  LDK.L	R1, #64
0x41B0	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x41B4	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_116:
0x41B8	0x003010D0  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_117:
; dir start address is: 4 (R1)
0x41BC	0x59E0C012  CMP.B	R1, #1
0x41C0	0x00201075  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_118
; dir end address is: 4 (R1)
0x41C4	0x64100020  LDK.L	R1, #32
0x41C8	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x41CC	0x00340D37  CALL	_GPIO_Digital_Input+0
0x41D0	0x00301078  JMP	L_easyft90x_v7_FT900__gpioInit_119
L_easyft90x_v7_FT900__gpioInit_118:
0x41D4	0x64100020  LDK.L	R1, #32
0x41D8	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x41DC	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_119:
0x41E0	0x003010D0  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_0); break;
L_easyft90x_v7_FT900__gpioInit_120:
; dir start address is: 4 (R1)
0x41E4	0x59E0C012  CMP.B	R1, #1
0x41E8	0x0020107F  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_121
; dir end address is: 4 (R1)
0x41EC	0x64100001  LDK.L	R1, #1
0x41F0	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x41F4	0x00340D37  CALL	_GPIO_Digital_Input+0
0x41F8	0x00301082  JMP	L_easyft90x_v7_FT900__gpioInit_122
L_easyft90x_v7_FT900__gpioInit_121:
0x41FC	0x64100001  LDK.L	R1, #1
0x4200	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x4204	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_122:
0x4208	0x003010D0  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_123:
; dir start address is: 4 (R1)
0x420C	0x59E0C012  CMP.B	R1, #1
0x4210	0x00201089  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_124
; dir end address is: 4 (R1)
0x4214	0x64100008  LDK.L	R1, #8
0x4218	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x421C	0x00340D37  CALL	_GPIO_Digital_Input+0
0x4220	0x0030108C  JMP	L_easyft90x_v7_FT900__gpioInit_125
L_easyft90x_v7_FT900__gpioInit_124:
0x4224	0x64100008  LDK.L	R1, #8
0x4228	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x422C	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_125:
0x4230	0x003010D0  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_126:
; dir start address is: 4 (R1)
0x4234	0x59E0C012  CMP.B	R1, #1
0x4238	0x00201093  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_127
; dir end address is: 4 (R1)
0x423C	0x64100020  LDK.L	R1, #32
0x4240	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x4244	0x00340D37  CALL	_GPIO_Digital_Input+0
0x4248	0x00301096  JMP	L_easyft90x_v7_FT900__gpioInit_128
L_easyft90x_v7_FT900__gpioInit_127:
0x424C	0x64100020  LDK.L	R1, #32
0x4250	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x4254	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_128:
0x4258	0x003010D0  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_129:
; dir start address is: 4 (R1)
0x425C	0x59E0C012  CMP.B	R1, #1
0x4260	0x0020109D  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_130
; dir end address is: 4 (R1)
0x4264	0x64100010  LDK.L	R1, #16
0x4268	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x426C	0x00340D37  CALL	_GPIO_Digital_Input+0
0x4270	0x003010A0  JMP	L_easyft90x_v7_FT900__gpioInit_131
L_easyft90x_v7_FT900__gpioInit_130:
0x4274	0x64100010  LDK.L	R1, #16
0x4278	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x427C	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_131:
0x4280	0x003010D0  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_132:
; dir start address is: 4 (R1)
0x4284	0x59E0C012  CMP.B	R1, #1
0x4288	0x002010A7  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_133
; dir end address is: 4 (R1)
0x428C	0x64100010  LDK.L	R1, #16
0x4290	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x4294	0x00340D37  CALL	_GPIO_Digital_Input+0
0x4298	0x003010AA  JMP	L_easyft90x_v7_FT900__gpioInit_134
L_easyft90x_v7_FT900__gpioInit_133:
0x429C	0x64100010  LDK.L	R1, #16
0x42A0	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x42A4	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_134:
0x42A8	0x003010D0  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_135:
; dir start address is: 4 (R1)
0x42AC	0x59E0C012  CMP.B	R1, #1
0x42B0	0x002010B1  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_136
; dir end address is: 4 (R1)
0x42B4	0x64100020  LDK.L	R1, #32
0x42B8	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x42BC	0x00340D37  CALL	_GPIO_Digital_Input+0
0x42C0	0x003010B4  JMP	L_easyft90x_v7_FT900__gpioInit_137
L_easyft90x_v7_FT900__gpioInit_136:
0x42C4	0x64100020  LDK.L	R1, #32
0x42C8	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x42CC	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_137:
0x42D0	0x003010D0  JMP	L_easyft90x_v7_FT900__gpioInit_11
;__ef_ft900_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easyft90x_v7_FT900__gpioInit_138:
0x42D4	0x64000001  LDK.L	R0, #1
0x42D8	0x003010D1  JMP	L_end__gpioInit_1
;__ef_ft900_gpio.c, 98 :: 		}
L_easyft90x_v7_FT900__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x42DC	0x59E04002  CMP.B	R0, #0
0x42E0	0x0028103D  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_12
0x42E4	0x59E04012  CMP.B	R0, #1
0x42E8	0x00281047  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_15
0x42EC	0x59E04022  CMP.B	R0, #2
0x42F0	0x00281051  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_18
0x42F4	0x59E04032  CMP.B	R0, #3
0x42F8	0x0028105B  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_111
0x42FC	0x59E04042  CMP.B	R0, #4
0x4300	0x00281065  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_114
0x4304	0x59E04052  CMP.B	R0, #5
0x4308	0x0028106F  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_117
0x430C	0x59E04062  CMP.B	R0, #6
0x4310	0x00281079  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_120
0x4314	0x59E04072  CMP.B	R0, #7
0x4318	0x00281083  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_123
0x431C	0x59E04082  CMP.B	R0, #8
0x4320	0x0028108D  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_126
0x4324	0x59E04092  CMP.B	R0, #9
0x4328	0x00281097  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_129
0x432C	0x59E040A2  CMP.B	R0, #10
0x4330	0x002810A1  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_132
0x4334	0x59E040B2  CMP.B	R0, #11
0x4338	0x002810AB  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x433C	0x003010B5  JMP	L_easyft90x_v7_FT900__gpioInit_138
L_easyft90x_v7_FT900__gpioInit_11:
;__ef_ft900_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x4340	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x4344	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO.c, 481 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 483 :: 		
0x34DC	0x6C300D3B  LPM.L	R3, $+16
0x34E0	0x64200000  LDK.L	R2, #0
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x34E4	0x003407DC  CALL	_GPIO_Config+0
;__Lib_GPIO.c, 484 :: 		
L_end_GPIO_Digital_Input:
0x34E8	0xA0000000  RETURN	
0x34EC	0x00100215  	#1049109
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO.c, 378 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1F70	0x95D00004  LINK	LR, #4
0x1F74	0xB5F18000  STI.L	SP, #0, R3
0x1F78	0x4441500D  BEXTU.L	R4, R2, #256
0x1F7C	0x44204000  MOVE.L	R2, R0
0x1F80	0x4430D00D  BEXTU.L	R3, R1, #256
0x1F84	0xAC1F8000  LDI.L	R1, SP, #0
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 8 (R2)
; pinMask start address is: 12 (R3)
; dir start address is: 16 (R4)
; config start address is: 4 (R1)
;__Lib_GPIO.c, 389 :: 		
; configLow start address is: 24 (R6)
0x1F88	0x4460C00D  BEXTU.L	R6, R1, #0
;__Lib_GPIO.c, 390 :: 		
0x1F8C	0x4400C109  LSHR.L	R0, R1, #16
; config end address is: 4 (R1)
; configHigh start address is: 4 (R1)
0x1F90	0x4410400D  BEXTU.L	R1, R0, #0
;__Lib_GPIO.c, 392 :: 		
0x1F94	0x6401008C  LDK.L	R0, #GPIO_PORT_64_66+0
0x1F98	0x5DE10002  CMP.L	R2, R0
0x1F9C	0x002007EA  JMPC	R30, Z, #0, L_GPIO_Config22
;__Lib_GPIO.c, 394 :: 		
; portNumOfPins start address is: 20 (R5)
0x1FA0	0x64500003  LDK.L	R5, #3
;__Lib_GPIO.c, 395 :: 		
; portNumOfPins end address is: 20 (R5)
0x1FA4	0x003007EB  JMP	L_GPIO_Config23
L_GPIO_Config22:
;__Lib_GPIO.c, 398 :: 		
; portNumOfPins start address is: 20 (R5)
0x1FA8	0x64500008  LDK.L	R5, #8
; portNumOfPins end address is: 20 (R5)
;__Lib_GPIO.c, 399 :: 		
L_GPIO_Config23:
;__Lib_GPIO.c, 402 :: 		
; portNumOfPins start address is: 20 (R5)
; clearMask start address is: 32 (R8)
0x1FAC	0x64800000  LDK.L	R8, #0
;__Lib_GPIO.c, 403 :: 		
; setMask start address is: 28 (R7)
0x1FB0	0x64700000  LDK.L	R7, #0
;__Lib_GPIO.c, 405 :: 		
0x1FB4	0x64010003  LDK.L	R0, #65539
0x1FB8	0x44030004  AND.L	R0, R6, R0
0x1FBC	0x5DE04002  CMP.L	R0, #0
0x1FC0	0x002807F6  JMPC	R30, Z, #1, L__GPIO_Config53
;__Lib_GPIO.c, 407 :: 		
0x1FC4	0x44844015  OR.L	R8, R8, #1
;__Lib_GPIO.c, 408 :: 		
0x1FC8	0x4400C014  AND.L	R0, R1, #1
0x1FCC	0x4400400D  BEXTU.L	R0, R0, #0
0x1FD0	0x44738005  OR.L	R7, R7, R0
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 409 :: 		
0x1FD4	0x003007F6  JMP	L_GPIO_Config24
L__GPIO_Config53:
;__Lib_GPIO.c, 405 :: 		
;__Lib_GPIO.c, 409 :: 		
L_GPIO_Config24:
;__Lib_GPIO.c, 411 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x1FD8	0x6402000C  LDK.L	R0, #131084
0x1FDC	0x44030004  AND.L	R0, R6, R0
0x1FE0	0x5DE04002  CMP.L	R0, #0
0x1FE4	0x002807FF  JMPC	R30, Z, #1, L__GPIO_Config54
;__Lib_GPIO.c, 413 :: 		
0x1FE8	0x44844025  OR.L	R8, R8, #2
;__Lib_GPIO.c, 414 :: 		
0x1FEC	0x4400C024  AND.L	R0, R1, #2
0x1FF0	0x4400400D  BEXTU.L	R0, R0, #0
0x1FF4	0x44738005  OR.L	R7, R7, R0
; setMask end address is: 28 (R7)
; clearMask end address is: 32 (R8)
;__Lib_GPIO.c, 415 :: 		
0x1FF8	0x003007FF  JMP	L_GPIO_Config25
L__GPIO_Config54:
;__Lib_GPIO.c, 411 :: 		
;__Lib_GPIO.c, 415 :: 		
L_GPIO_Config25:
;__Lib_GPIO.c, 417 :: 		
; setMask start address is: 28 (R7)
; clearMask start address is: 32 (R8)
0x1FFC	0x6C000857  LPM.L	R0, $+352
0x2000	0x44030004  AND.L	R0, R6, R0
0x2004	0x5DE04002  CMP.L	R0, #0
0x2008	0x00280808  JMPC	R30, Z, #1, L__GPIO_Config55
;__Lib_GPIO.c, 419 :: 		
0x200C	0x448440C5  OR.L	R8, R8, #12
;__Lib_GPIO.c, 420 :: 		
0x2010	0x4400C0C4  AND.L	R0, R1, #12
0x2014	0x4400400D  BEXTU.L	R0, R0, #0
0x2018	0x44938005  OR.L	R9, R7, R0
; setMask end address is: 28 (R7)
; setMask start address is: 36 (R9)
; clearMask end address is: 32 (R8)
; setMask end address is: 36 (R9)
;__Lib_GPIO.c, 421 :: 		
0x201C	0x00300809  JMP	L_GPIO_Config26
L__GPIO_Config55:
;__Lib_GPIO.c, 417 :: 		
0x2020	0x4493C000  MOVE.L	R9, R7
;__Lib_GPIO.c, 421 :: 		
L_GPIO_Config26:
;__Lib_GPIO.c, 423 :: 		
; setMask start address is: 36 (R9)
; clearMask start address is: 32 (R8)
0x2024	0x6C000858  LPM.L	R0, $+316
0x2028	0x44030004  AND.L	R0, R6, R0
; configLow end address is: 24 (R6)
0x202C	0x5DE04002  CMP.L	R0, #0
0x2030	0x00280812  JMPC	R30, Z, #1, L__GPIO_Config56
;__Lib_GPIO.c, 425 :: 		
0x2034	0x44844305  OR.L	R8, R8, #48
;__Lib_GPIO.c, 426 :: 		
0x2038	0x4400C304  AND.L	R0, R1, #48
0x203C	0x4400400D  BEXTU.L	R0, R0, #0
; configHigh end address is: 4 (R1)
0x2040	0x44948005  OR.L	R9, R9, R0
; clearMask end address is: 32 (R8)
; setMask end address is: 36 (R9)
;__Lib_GPIO.c, 427 :: 		
0x2044	0x00300812  JMP	L_GPIO_Config27
L__GPIO_Config56:
;__Lib_GPIO.c, 423 :: 		
;__Lib_GPIO.c, 427 :: 		
L_GPIO_Config27:
;__Lib_GPIO.c, 429 :: 		
; setMask start address is: 36 (R9)
; clearMask start address is: 32 (R8)
0x2048	0x64010084  LDK.L	R0, #GPIO_VAL_00_31+0
0x204C	0x44010002  SUB.L	R0, R2, R0
0x2050	0x44104038  ASHL.L	R1, R0, #3
0x2054	0x6401001C  LDK.L	R0, #PIN_00_03+0
0x2058	0x44700010  ADD.L	R7, R0, R1
; regByteAddr start address is: 28 (R7)
;__Lib_GPIO.c, 431 :: 		
; tmpPinMask start address is: 44 (R11)
0x205C	0x44B1D00D  BEXTU.L	R11, R3, #256
;__Lib_GPIO.c, 432 :: 		
; cnt start address is: 24 (R6)
0x2060	0x64600000  LDK.L	R6, #0
; pinMask end address is: 12 (R3)
; portNumOfPins end address is: 20 (R5)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 24 (R6)
; port end address is: 8 (R2)
; dir end address is: 16 (R4)
0x2064	0x44A2D00D  BEXTU.L	R10, R5, #256
0x2068	0x4451D00D  BEXTU.L	R5, R3, #256
0x206C	0x44314000  MOVE.L	R3, R2
L_GPIO_Config28:
; cnt start address is: 24 (R6)
; tmpPinMask start address is: 44 (R11)
; regByteAddr start address is: 28 (R7)
; regByteAddr end address is: 28 (R7)
; clearMask start address is: 32 (R8)
; clearMask end address is: 32 (R8)
; setMask start address is: 36 (R9)
; setMask end address is: 36 (R9)
; portNumOfPins start address is: 40 (R10)
; dir start address is: 16 (R4)
; pinMask start address is: 20 (R5)
; port start address is: 12 (R3)
0x2070	0x5DE300A2  CMP.L	R6, R10
0x2074	0x00600831  JMPC	R30, C, #0, L_GPIO_Config29
; regByteAddr end address is: 28 (R7)
; clearMask end address is: 32 (R8)
; setMask end address is: 36 (R9)
;__Lib_GPIO.c, 434 :: 		
; setMask start address is: 36 (R9)
; clearMask start address is: 32 (R8)
; regByteAddr start address is: 28 (R7)
0x2078	0x4405C014  AND.L	R0, R11, #1
0x207C	0x5DE04002  CMP.L	R0, #0
0x2080	0x0028082E  JMPC	R30, Z, #1, L_GPIO_Config31
;__Lib_GPIO.c, 436 :: 		
0x2084	0x44138060  ADD.L	R1, R7, R6
0x2088	0xA8008000  LDI.B	R0, R1, #0
0x208C	0x440043F4  AND.L	R0, R0, #63
0x2090	0xB0100000  STI.B	R1, #0, R0
;__Lib_GPIO.c, 437 :: 		
0x2094	0x44238060  ADD.L	R2, R7, R6
0x2098	0x44147FF6  XOR.L	R1, R8, #-1
0x209C	0xA8010000  LDI.B	R0, R2, #0
0x20A0	0x44000014  AND.L	R0, R0, R1
0x20A4	0xB0200000  STI.B	R2, #0, R0
;__Lib_GPIO.c, 438 :: 		
0x20A8	0x44138060  ADD.L	R1, R7, R6
0x20AC	0xA8008000  LDI.B	R0, R1, #0
0x20B0	0x44000095  OR.L	R0, R0, R9
0x20B4	0xB0100000  STI.B	R1, #0, R0
;__Lib_GPIO.c, 439 :: 		
L_GPIO_Config31:
;__Lib_GPIO.c, 440 :: 		
0x20B8	0x44B5C019  LSHR.L	R11, R11, #1
;__Lib_GPIO.c, 432 :: 		
0x20BC	0x44634010  ADD.L	R6, R6, #1
;__Lib_GPIO.c, 441 :: 		
; regByteAddr end address is: 28 (R7)
; clearMask end address is: 32 (R8)
; setMask end address is: 36 (R9)
; portNumOfPins end address is: 40 (R10)
; tmpPinMask end address is: 44 (R11)
; cnt end address is: 24 (R6)
0x20C0	0x0030081C  JMP	L_GPIO_Config28
L_GPIO_Config29:
;__Lib_GPIO.c, 447 :: 		
; clearMask start address is: 24 (R6)
0x20C4	0x64600000  LDK.L	R6, #0
;__Lib_GPIO.c, 448 :: 		
; setMask start address is: 0 (R0)
0x20C8	0x64000000  LDK.L	R0, #0
;__Lib_GPIO.c, 450 :: 		
; tmpPinMask start address is: 28 (R7)
0x20CC	0x4472D00D  BEXTU.L	R7, R5, #256
; pinMask end address is: 20 (R5)
;__Lib_GPIO.c, 451 :: 		
; cnt start address is: 4 (R1)
0x20D0	0x64100000  LDK.L	R1, #0
; port end address is: 12 (R3)
; setMask end address is: 0 (R0)
; tmpPinMask end address is: 28 (R7)
; clearMask end address is: 24 (R6)
; cnt end address is: 4 (R1)
0x20D4	0x4421C000  MOVE.L	R2, R3
0x20D8	0x44304000  MOVE.L	R3, R0
0x20DC	0x4453C000  MOVE.L	R5, R7
L_GPIO_Config32:
; cnt start address is: 4 (R1)
; tmpPinMask start address is: 20 (R5)
; setMask start address is: 12 (R3)
; clearMask start address is: 24 (R6)
; port start address is: 8 (R2)
; dir start address is: 16 (R4)
; dir end address is: 16 (R4)
0x20E0	0x5DE0C202  CMP.L	R1, #32
0x20E4	0x00600847  JMPC	R30, C, #0, L_GPIO_Config33
; dir end address is: 16 (R4)
;__Lib_GPIO.c, 453 :: 		
; dir start address is: 16 (R4)
0x20E8	0x4402C014  AND.L	R0, R5, #1
0x20EC	0x5DE04002  CMP.L	R0, #0
0x20F0	0x00280844  JMPC	R30, Z, #1, L__GPIO_Config57
;__Lib_GPIO.c, 455 :: 		
0x20F4	0x6400000C  LDK.L	R0, #12
0x20F8	0x44000018  ASHL.L	R0, R0, R1
0x20FC	0x44630005  OR.L	R6, R6, R0
;__Lib_GPIO.c, 456 :: 		
0x2100	0x4402500D  BEXTU.L	R0, R4, #256
0x2104	0x44000018  ASHL.L	R0, R0, R1
0x2108	0x44318005  OR.L	R3, R3, R0
; setMask end address is: 12 (R3)
; clearMask end address is: 24 (R6)
;__Lib_GPIO.c, 457 :: 		
0x210C	0x00300844  JMP	L_GPIO_Config35
L__GPIO_Config57:
;__Lib_GPIO.c, 453 :: 		
;__Lib_GPIO.c, 457 :: 		
L_GPIO_Config35:
;__Lib_GPIO.c, 458 :: 		
; setMask start address is: 12 (R3)
; clearMask start address is: 24 (R6)
0x2110	0x4452C019  LSHR.L	R5, R5, #1
;__Lib_GPIO.c, 451 :: 		
0x2114	0x4410C040  ADD.L	R1, R1, #4
;__Lib_GPIO.c, 459 :: 		
; dir end address is: 16 (R4)
; tmpPinMask end address is: 20 (R5)
; cnt end address is: 4 (R1)
0x2118	0x00300838  JMP	L_GPIO_Config32
L_GPIO_Config33:
;__Lib_GPIO.c, 461 :: 		
0x211C	0x64010084  LDK.L	R0, #GPIO_VAL_00_31+0
0x2120	0x44010002  SUB.L	R0, R2, R0
; port end address is: 8 (R2)
0x2124	0x44104028  ASHL.L	R1, R0, #2
0x2128	0x64010060  LDK.L	R0, #GPIO_CFG_00_07+0
0x212C	0x44200010  ADD.L	R2, R0, R1
; regLongAddr start address is: 16 (R4)
0x2130	0x44414000  MOVE.L	R4, R2
;__Lib_GPIO.c, 462 :: 		
0x2134	0x44137FF6  XOR.L	R1, R6, #-1
; clearMask end address is: 24 (R6)
0x2138	0xAC010000  LDI.L	R0, R2, #0
0x213C	0x44000014  AND.L	R0, R0, R1
0x2140	0xB4200000  STI.L	R2, #0, R0
;__Lib_GPIO.c, 463 :: 		
0x2144	0xAC020000  LDI.L	R0, R4, #0
0x2148	0x44000035  OR.L	R0, R0, R3
; setMask end address is: 12 (R3)
0x214C	0xB4400000  STI.L	R4, #0, R0
; regLongAddr end address is: 16 (R4)
;__Lib_GPIO.c, 465 :: 		
0x2150	0x640000FF  LDK.L	R0, #255
;__Lib_GPIO.c, 466 :: 		
L_end_GPIO_Config:
0x2154	0x99D00000  UNLINK	LR
0x2158	0xA0000000  RETURN	
0x215C	0x000C00F0  	#786672
0x2160	0x00300F00  	#3149568
; end of _GPIO_Config
_GPIO_Digital_Output:
;__Lib_GPIO.c, 472 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 474 :: 		
0x3490	0x6C300D28  LPM.L	R3, $+16
0x3494	0x64200004  LDK.L	R2, #4
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x3498	0x003407DC  CALL	_GPIO_Config+0
;__Lib_GPIO.c, 475 :: 		
L_end_GPIO_Digital_Output:
0x349C	0xA0000000  RETURN	
0x34A0	0x00100215  	#1049109
; end of _GPIO_Digital_Output
easyft90x_v7_FT900__gpioInit_2:
;__ef_ft900_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__ef_ft900_gpio.c, 104 :: 		switch( pin )
0x4348	0x0030114D  JMP	L_easyft90x_v7_FT900__gpioInit_239
; pin end address is: 0 (R0)
;__ef_ft900_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_241:
0x434C	0x59E0C012  CMP.B	R1, #1
0x4350	0x002010D9  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_242
; dir end address is: 4 (R1)
0x4354	0x64100040  LDK.L	R1, #64
0x4358	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x435C	0x00340D37  CALL	_GPIO_Digital_Input+0
0x4360	0x003010DC  JMP	L_easyft90x_v7_FT900__gpioInit_243
L_easyft90x_v7_FT900__gpioInit_242:
0x4364	0x64100040  LDK.L	R1, #64
0x4368	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x436C	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_243:
0x4370	0x00301166  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_244:
; dir start address is: 4 (R1)
0x4374	0x59E0C012  CMP.B	R1, #1
0x4378	0x002010E3  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_245
; dir end address is: 4 (R1)
0x437C	0x64100010  LDK.L	R1, #16
0x4380	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x4384	0x00340D37  CALL	_GPIO_Digital_Input+0
0x4388	0x003010E6  JMP	L_easyft90x_v7_FT900__gpioInit_246
L_easyft90x_v7_FT900__gpioInit_245:
0x438C	0x64100010  LDK.L	R1, #16
0x4390	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x4394	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_246:
0x4398	0x00301166  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_247:
; dir start address is: 4 (R1)
0x439C	0x59E0C012  CMP.B	R1, #1
0x43A0	0x002010ED  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_248
; dir end address is: 4 (R1)
0x43A4	0x64100020  LDK.L	R1, #32
0x43A8	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x43AC	0x00340D37  CALL	_GPIO_Digital_Input+0
0x43B0	0x003010F0  JMP	L_easyft90x_v7_FT900__gpioInit_249
L_easyft90x_v7_FT900__gpioInit_248:
0x43B4	0x64100020  LDK.L	R1, #32
0x43B8	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x43BC	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_249:
0x43C0	0x00301166  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_3); break;
L_easyft90x_v7_FT900__gpioInit_250:
; dir start address is: 4 (R1)
0x43C4	0x59E0C012  CMP.B	R1, #1
0x43C8	0x002010F7  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_251
; dir end address is: 4 (R1)
0x43CC	0x64100008  LDK.L	R1, #8
0x43D0	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x43D4	0x00340D37  CALL	_GPIO_Digital_Input+0
0x43D8	0x003010FA  JMP	L_easyft90x_v7_FT900__gpioInit_252
L_easyft90x_v7_FT900__gpioInit_251:
0x43DC	0x64100008  LDK.L	R1, #8
0x43E0	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x43E4	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_252:
0x43E8	0x00301166  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_6); break;
L_easyft90x_v7_FT900__gpioInit_253:
; dir start address is: 4 (R1)
0x43EC	0x59E0C012  CMP.B	R1, #1
0x43F0	0x00201101  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_254
; dir end address is: 4 (R1)
0x43F4	0x64100040  LDK.L	R1, #64
0x43F8	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x43FC	0x00340D37  CALL	_GPIO_Digital_Input+0
0x4400	0x00301104  JMP	L_easyft90x_v7_FT900__gpioInit_255
L_easyft90x_v7_FT900__gpioInit_254:
0x4404	0x64100040  LDK.L	R1, #64
0x4408	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x440C	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_255:
0x4410	0x00301166  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_24_31, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_24_31, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_256:
; dir start address is: 4 (R1)
0x4414	0x59E0C012  CMP.B	R1, #1
0x4418	0x0020110B  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_257
; dir end address is: 4 (R1)
0x441C	0x64100020  LDK.L	R1, #32
0x4420	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x4424	0x00340D37  CALL	_GPIO_Digital_Input+0
0x4428	0x0030110E  JMP	L_easyft90x_v7_FT900__gpioInit_258
L_easyft90x_v7_FT900__gpioInit_257:
0x442C	0x64100020  LDK.L	R1, #32
0x4430	0x64010087  LDK.L	R0, #GPIO_PORT_24_31+0
0x4434	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_258:
0x4438	0x00301166  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_56_63, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_56_63, _GPIO_PINMASK_1); break;
L_easyft90x_v7_FT900__gpioInit_259:
; dir start address is: 4 (R1)
0x443C	0x59E0C012  CMP.B	R1, #1
0x4440	0x00201115  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_260
; dir end address is: 4 (R1)
0x4444	0x64100002  LDK.L	R1, #2
0x4448	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x444C	0x00340D37  CALL	_GPIO_Digital_Input+0
0x4450	0x00301118  JMP	L_easyft90x_v7_FT900__gpioInit_261
L_easyft90x_v7_FT900__gpioInit_260:
0x4454	0x64100002  LDK.L	R1, #2
0x4458	0x6401008B  LDK.L	R0, #GPIO_PORT_56_63+0
0x445C	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_261:
0x4460	0x00301166  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_00_07, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_00_07, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_262:
; dir start address is: 4 (R1)
0x4464	0x59E0C012  CMP.B	R1, #1
0x4468	0x0020111F  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_263
; dir end address is: 4 (R1)
0x446C	0x64100020  LDK.L	R1, #32
0x4470	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x4474	0x00340D37  CALL	_GPIO_Digital_Input+0
0x4478	0x00301122  JMP	L_easyft90x_v7_FT900__gpioInit_264
L_easyft90x_v7_FT900__gpioInit_263:
0x447C	0x64100020  LDK.L	R1, #32
0x4480	0x64010084  LDK.L	R0, #GPIO_PORT_00_07+0
0x4484	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_264:
0x4488	0x00301166  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_265:
; dir start address is: 4 (R1)
0x448C	0x59E0C012  CMP.B	R1, #1
0x4490	0x00201129  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_266
; dir end address is: 4 (R1)
0x4494	0x64100020  LDK.L	R1, #32
0x4498	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x449C	0x00340D37  CALL	_GPIO_Digital_Input+0
0x44A0	0x0030112C  JMP	L_easyft90x_v7_FT900__gpioInit_267
L_easyft90x_v7_FT900__gpioInit_266:
0x44A4	0x64100020  LDK.L	R1, #32
0x44A8	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x44AC	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_267:
0x44B0	0x00301166  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_48_55, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_48_55, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_268:
; dir start address is: 4 (R1)
0x44B4	0x59E0C012  CMP.B	R1, #1
0x44B8	0x00201133  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_269
; dir end address is: 4 (R1)
0x44BC	0x64100010  LDK.L	R1, #16
0x44C0	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x44C4	0x00340D37  CALL	_GPIO_Digital_Input+0
0x44C8	0x00301136  JMP	L_easyft90x_v7_FT900__gpioInit_270
L_easyft90x_v7_FT900__gpioInit_269:
0x44CC	0x64100010  LDK.L	R1, #16
0x44D0	0x6401008A  LDK.L	R0, #GPIO_PORT_48_55+0
0x44D4	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_270:
0x44D8	0x00301166  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_4); break;
L_easyft90x_v7_FT900__gpioInit_271:
; dir start address is: 4 (R1)
0x44DC	0x59E0C012  CMP.B	R1, #1
0x44E0	0x0020113D  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_272
; dir end address is: 4 (R1)
0x44E4	0x64100010  LDK.L	R1, #16
0x44E8	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x44EC	0x00340D37  CALL	_GPIO_Digital_Input+0
0x44F0	0x00301140  JMP	L_easyft90x_v7_FT900__gpioInit_273
L_easyft90x_v7_FT900__gpioInit_272:
0x44F4	0x64100010  LDK.L	R1, #16
0x44F8	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x44FC	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_273:
0x4500	0x00301166  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_40_47, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_40_47, _GPIO_PINMASK_5); break;
L_easyft90x_v7_FT900__gpioInit_274:
; dir start address is: 4 (R1)
0x4504	0x59E0C012  CMP.B	R1, #1
0x4508	0x00201147  JMPC	R30, Z, #0, L_easyft90x_v7_FT900__gpioInit_275
; dir end address is: 4 (R1)
0x450C	0x64100020  LDK.L	R1, #32
0x4510	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x4514	0x00340D37  CALL	_GPIO_Digital_Input+0
0x4518	0x0030114A  JMP	L_easyft90x_v7_FT900__gpioInit_276
L_easyft90x_v7_FT900__gpioInit_275:
0x451C	0x64100020  LDK.L	R1, #32
0x4520	0x64010089  LDK.L	R0, #GPIO_PORT_40_47+0
0x4524	0x00340D24  CALL	_GPIO_Digital_Output+0
L_easyft90x_v7_FT900__gpioInit_276:
0x4528	0x00301166  JMP	L_easyft90x_v7_FT900__gpioInit_240
;__ef_ft900_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easyft90x_v7_FT900__gpioInit_277:
0x452C	0x64000001  LDK.L	R0, #1
0x4530	0x00301167  JMP	L_end__gpioInit_2
;__ef_ft900_gpio.c, 119 :: 		}
L_easyft90x_v7_FT900__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x4534	0x59E04002  CMP.B	R0, #0
0x4538	0x002810D3  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_241
0x453C	0x59E04012  CMP.B	R0, #1
0x4540	0x002810DD  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_244
0x4544	0x59E04022  CMP.B	R0, #2
0x4548	0x002810E7  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_247
0x454C	0x59E04032  CMP.B	R0, #3
0x4550	0x002810F1  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_250
0x4554	0x59E04042  CMP.B	R0, #4
0x4558	0x002810FB  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_253
0x455C	0x59E04052  CMP.B	R0, #5
0x4560	0x00281105  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_256
0x4564	0x59E04062  CMP.B	R0, #6
0x4568	0x0028110F  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_259
0x456C	0x59E04072  CMP.B	R0, #7
0x4570	0x00281119  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_262
0x4574	0x59E04082  CMP.B	R0, #8
0x4578	0x00281123  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_265
0x457C	0x59E04092  CMP.B	R0, #9
0x4580	0x0028112D  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_268
0x4584	0x59E040A2  CMP.B	R0, #10
0x4588	0x00281137  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_271
0x458C	0x59E040B2  CMP.B	R0, #11
0x4590	0x00281141  JMPC	R30, Z, #1, L_easyft90x_v7_FT900__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x4594	0x0030114B  JMP	L_easyft90x_v7_FT900__gpioInit_277
L_easyft90x_v7_FT900__gpioInit_240:
;__ef_ft900_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x4598	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x459C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__gpioInit_2
_mikrobus_i2cInit:
;easyft90x_v7_FT900.c, 222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x549C	0x95D00004  LINK	LR, #4
0x54A0	0xB5F08000  STI.L	SP, #0, R1
0x54A4	0x4410500D  BEXTU.L	R1, R0, #256
0x54A8	0xAC0F8000  LDI.L	R0, SP, #0
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 4 (R1)
; cfg start address is: 0 (R0)
;easyft90x_v7_FT900.c, 224 :: 		switch( bus )
0x54AC	0x00301532  JMP	L_mikrobus_i2cInit83
; bus end address is: 4 (R1)
;easyft90x_v7_FT900.c, 227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit85:
; cfg end address is: 0 (R0)
0x54B0	0x00340FF2  CALL	easyft90x_v7_FT900__i2cInit_1+0
0x54B4	0x00301537  JMP	L_end_mikrobus_i2cInit
;easyft90x_v7_FT900.c, 230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit86:
; cfg start address is: 0 (R0)
; cfg end address is: 0 (R0)
0x54B8	0x00340FFB  CALL	easyft90x_v7_FT900__i2cInit_2+0
0x54BC	0x00301537  JMP	L_end_mikrobus_i2cInit
;easyft90x_v7_FT900.c, 244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit87:
0x54C0	0x64000001  LDK.L	R0, #1
0x54C4	0x00301537  JMP	L_end_mikrobus_i2cInit
;easyft90x_v7_FT900.c, 245 :: 		}
L_mikrobus_i2cInit83:
; cfg start address is: 0 (R0)
; bus start address is: 4 (R1)
0x54C8	0x59E0C002  CMP.B	R1, #0
0x54CC	0x0028152C  JMPC	R30, Z, #1, L_mikrobus_i2cInit85
0x54D0	0x59E0C012  CMP.B	R1, #1
0x54D4	0x0028152E  JMPC	R30, Z, #1, L_mikrobus_i2cInit86
; bus end address is: 4 (R1)
; cfg end address is: 0 (R0)
0x54D8	0x00301530  JMP	L_mikrobus_i2cInit87
;easyft90x_v7_FT900.c, 248 :: 		}
L_end_mikrobus_i2cInit:
0x54DC	0x99D00000  UNLINK	LR
0x54E0	0xA0000000  RETURN	
; end of _mikrobus_i2cInit
easyft90x_v7_FT900__i2cInit_1:
;__ef_ft900_i2c.c, 29 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x3FC8	0x44204000  MOVE.L	R2, R0
; cfg end address is: 0 (R0)
; cfg start address is: 8 (R2)
;__ef_ft900_i2c.c, 31 :: 		I2CM1_Init ( (unsigned char) cfg[0], (unsigned char) cfg[1]);
0x3FCC	0x44014040  ADD.L	R0, R2, #4
0x3FD0	0xCC100000  LPMI.L	R1, R0, #0
0x3FD4	0xCC010000  LPMI.L	R0, R2, #0
; cfg end address is: 8 (R2)
0x3FD8	0x4410D00D  BEXTU.L	R1, R1, #256
0x3FDC	0x4400500D  BEXTU.L	R0, R0, #256
0x3FE0	0x00340CAD  CALL	_I2CM1_Init+0
;__ef_ft900_i2c.c, 32 :: 		return _MIKROBUS_OK;
0x3FE4	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_i2c.c, 33 :: 		}
L_end__i2cInit_1:
0x3FE8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__i2cInit_1
_I2CM1_Init:
;__Lib_I2C.c, 280 :: 		
; swap start address is: 4 (R1)
; speedMode start address is: 0 (R0)
0x32B4	0x95D00008  LINK	LR, #8
0x32B8	0x4420500D  BEXTU.L	R2, R0, #256
0x32BC	0x4440D00D  BEXTU.L	R4, R1, #256
; swap end address is: 4 (R1)
; speedMode end address is: 0 (R0)
; speedMode start address is: 8 (R2)
; swap start address is: 16 (R4)
;__Lib_I2C.c, 285 :: 		
0x32C0	0x64000000  LDK.L	R0, #0
0x32C4	0xBC000CC4  STA.L	__Lib_I2C__I2CM_TIMEOUT+0, R0
;__Lib_I2C.c, 286 :: 		
0x32C8	0x64000000  LDK.L	R0, #0
0x32CC	0xBC000DF8  STA.L	_I2CM_Timeout_Ptr+0, R0
;__Lib_I2C.c, 288 :: 		
0x32D0	0x640FFFFF  LDK.L	R0, #_I2CM1_Soft_Reset+0
0x32D4	0xBC000DFC  STA.L	_I2CM_Soft_Reset_Ptr+0, R0
;__Lib_I2C.c, 289 :: 		
0x32D8	0x640032A0  LDK.L	R0, #_I2CM1_Set_Slave_Address+0
0x32DC	0xBC000E00  STA.L	_I2CM_Set_Slave_Address_Ptr+0, R0
;__Lib_I2C.c, 290 :: 		
0x32E0	0x64000A44  LDK.L	R0, #_I2CM1_Write+0
0x32E4	0xBC000E04  STA.L	_I2CM_Write_Ptr+0, R0
;__Lib_I2C.c, 291 :: 		
0x32E8	0x640FFFFF  LDK.L	R0, #_I2CM1_Write_10Bit+0
0x32EC	0xBC000E08  STA.L	_I2CM_Write_10Bit_Ptr+0, R0
;__Lib_I2C.c, 292 :: 		
0x32F0	0x6400160C  LDK.L	R0, #_I2CM1_Write_Bytes+0
0x32F4	0xBC000E0C  STA.L	_I2CM_Write_Bytes_Ptr+0, R0
;__Lib_I2C.c, 293 :: 		
0x32F8	0x64000D3C  LDK.L	R0, #_I2CM1_Read+0
0x32FC	0xBC000E10  STA.L	_I2CM_Read_Ptr+0, R0
;__Lib_I2C.c, 294 :: 		
0x3300	0x6400190C  LDK.L	R0, #_I2CM1_Read_10Bit+0
0x3304	0xBC000E14  STA.L	_I2CM_Read_10Bit_Ptr+0, R0
;__Lib_I2C.c, 295 :: 		
0x3308	0x640022FC  LDK.L	R0, #_I2CM1_Read_Bytes+0
0x330C	0xBC000E18  STA.L	_I2CM_Read_Bytes_Ptr+0, R0
;__Lib_I2C.c, 297 :: 		
0x3310	0x003406D8  CALL	_Get_Peripheral_Clock_kHz+0
0x3314	0x641003E8  LDK.L	R1, #1000
0x3318	0xF4000018  MUL.L	R0, R0, R1
; sysClk start address is: 0 (R0)
;__Lib_I2C.c, 299 :: 		
0x331C	0x64100000  LDK.L	R1, #0
0x3320	0xB8100CC8  STA.B	__Lib_I2C_I2CM_highSpeedStatus+0, R1
;__Lib_I2C.c, 302 :: 		
0x3324	0xC4110008  LDA.L	R1, CLKCFG+0
0x3328	0x4410E29B  BINS.L	R1, R1, #553
0x332C	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_I2C.c, 311 :: 		
0x3330	0x59E14002  CMP.B	R2, #0
0x3334	0x00200CD5  JMPC	R30, Z, #0, L_I2CM1_Init2
;__Lib_I2C.c, 313 :: 		
0x3338	0x64100002  LDK.L	R1, #2
0x333C	0xB1F08000  STI.B	SP, #0, R1
;__Lib_I2C.c, 314 :: 		
0x3340	0x64100002  LDK.L	R1, #2
0x3344	0xB1F08001  STI.B	SP, #1, R1
;__Lib_I2C.c, 315 :: 		
0x3348	0x641186A0  LDK.L	R1, #100000
0x334C	0xB5F08004  STI.L	SP, #4, R1
;__Lib_I2C.c, 316 :: 		
0x3350	0x00300CF1  JMP	L_I2CM1_Init3
L_I2CM1_Init2:
;__Lib_I2C.c, 317 :: 		
0x3354	0x59E14012  CMP.B	R2, #1
0x3358	0x00200CDE  JMPC	R30, Z, #0, L_I2CM1_Init4
;__Lib_I2C.c, 319 :: 		
0x335C	0x64100002  LDK.L	R1, #2
0x3360	0xB1F08000  STI.B	SP, #0, R1
;__Lib_I2C.c, 320 :: 		
0x3364	0x64100001  LDK.L	R1, #1
0x3368	0xB1F08001  STI.B	SP, #1, R1
;__Lib_I2C.c, 321 :: 		
0x336C	0x64161A80  LDK.L	R1, #400000
0x3370	0xB5F08004  STI.L	SP, #4, R1
;__Lib_I2C.c, 322 :: 		
0x3374	0x00300CF1  JMP	L_I2CM1_Init5
L_I2CM1_Init4:
;__Lib_I2C.c, 323 :: 		
0x3378	0x59E14022  CMP.B	R2, #2
0x337C	0x00200CE7  JMPC	R30, Z, #0, L_I2CM1_Init6
;__Lib_I2C.c, 325 :: 		
0x3380	0x64100002  LDK.L	R1, #2
0x3384	0xB1F08000  STI.B	SP, #0, R1
;__Lib_I2C.c, 326 :: 		
0x3388	0x64100001  LDK.L	R1, #1
0x338C	0xB1F08001  STI.B	SP, #1, R1
;__Lib_I2C.c, 327 :: 		
0x3390	0x6C100D1B  LPM.L	R1, $+220
0x3394	0xB5F08004  STI.L	SP, #4, R1
;__Lib_I2C.c, 328 :: 		
0x3398	0x00300CF1  JMP	L_I2CM1_Init7
L_I2CM1_Init6:
;__Lib_I2C.c, 329 :: 		
0x339C	0x59E14032  CMP.B	R2, #3
0x33A0	0x00200CF1  JMPC	R30, Z, #0, L_I2CM1_Init8
;__Lib_I2C.c, 331 :: 		
0x33A4	0x64100002  LDK.L	R1, #2
0x33A8	0xB1F08000  STI.B	SP, #0, R1
;__Lib_I2C.c, 332 :: 		
0x33AC	0x64100001  LDK.L	R1, #1
0x33B0	0xB1F08001  STI.B	SP, #1, R1
;__Lib_I2C.c, 333 :: 		
0x33B4	0x6C100D1C  LPM.L	R1, $+188
0x33B8	0xB5F08004  STI.L	SP, #4, R1
;__Lib_I2C.c, 335 :: 		
0x33BC	0x64100001  LDK.L	R1, #1
0x33C0	0xB8100CC8  STA.B	__Lib_I2C_I2CM_highSpeedStatus+0, R1
;__Lib_I2C.c, 336 :: 		
L_I2CM1_Init8:
L_I2CM1_Init7:
L_I2CM1_Init5:
L_I2CM1_Init3:
;__Lib_I2C.c, 339 :: 		
0x33C4	0x59E14002  CMP.B	R2, #0
0x33C8	0x00280CF8  JMPC	R30, Z, #1, L__I2CM1_Init150
0x33CC	0x59E14012  CMP.B	R2, #1
0x33D0	0x00280CF8  JMPC	R30, Z, #1, L__I2CM1_Init149
0x33D4	0x59E14022  CMP.B	R2, #2
0x33D8	0x00280CF8  JMPC	R30, Z, #1, L__I2CM1_Init148
0x33DC	0x00300D07  JMP	L_I2CM1_Init11
; speedMode end address is: 8 (R2)
L__I2CM1_Init150:
L__I2CM1_Init149:
L__I2CM1_Init148:
;__Lib_I2C.c, 342 :: 		
0x33E0	0xAC1F8004  LDI.L	R1, SP, #4
0x33E4	0x4420C018  ASHL.L	R2, R1, #1
0x33E8	0xA83F8001  LDI.B	R3, SP, #1
0x33EC	0xA81F8000  LDI.B	R1, SP, #0
0x33F0	0x44108030  ADD.L	R1, R1, R3
0x33F4	0x4410C00C  BEXTS.L	R1, R1, #0
0x33F8	0xF4110018  MUL.L	R1, R2, R1
0x33FC	0xF4100010  UDIV.L	R1, R0, R1
; sysClk end address is: 0 (R0)
0x3400	0x4400C012  SUB.L	R0, R1, #1
;__Lib_I2C.c, 343 :: 		
0x3404	0x4400500D  BEXTU.L	R0, R0, #256
0x3408	0x441047F4  AND.L	R1, R0, #127
;__Lib_I2C.c, 344 :: 		
0x340C	0xC4000CCC  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x3410	0x44004030  ADD.L	R0, R0, #3
0x3414	0xB0008000  STI.B	R0, #0, R1
;__Lib_I2C.c, 345 :: 		
0x3418	0x00300D17  JMP	L_I2CM1_Init12
L_I2CM1_Init11:
;__Lib_I2C.c, 347 :: 		
; sysClk start address is: 0 (R0)
; speedMode start address is: 8 (R2)
0x341C	0x59E14032  CMP.B	R2, #3
0x3420	0x00200D17  JMPC	R30, Z, #0, L_I2CM1_Init13
; speedMode end address is: 8 (R2)
;__Lib_I2C.c, 349 :: 		
0x3424	0xAC1F8004  LDI.L	R1, SP, #4
0x3428	0x4420C018  ASHL.L	R2, R1, #1
0x342C	0xA83F8001  LDI.B	R3, SP, #1
0x3430	0xA81F8000  LDI.B	R1, SP, #0
0x3434	0x44108030  ADD.L	R1, R1, R3
0x3438	0x4410C00C  BEXTS.L	R1, R1, #0
0x343C	0xF4110018  MUL.L	R1, R2, R1
0x3440	0xF4100010  UDIV.L	R1, R0, R1
; sysClk end address is: 0 (R0)
0x3444	0x4400C012  SUB.L	R0, R1, #1
;__Lib_I2C.c, 350 :: 		
0x3448	0x4400500D  BEXTU.L	R0, R0, #256
0x344C	0x44104C05  OR.L	R1, R0, #192
;__Lib_I2C.c, 351 :: 		
0x3450	0xC4000CCC  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x3454	0x44004030  ADD.L	R0, R0, #3
0x3458	0xB0008000  STI.B	R0, #0, R1
;__Lib_I2C.c, 352 :: 		
L_I2CM1_Init13:
L_I2CM1_Init12:
;__Lib_I2C.c, 354 :: 		
0x345C	0x4402500D  BEXTU.L	R0, R4, #256
; swap end address is: 16 (R4)
0x3460	0x003408A7  CALL	__Lib_I2C_I2CM1_Pad_Init+0
;__Lib_I2C.c, 355 :: 		
L_end_I2CM1_Init:
0x3464	0x99D00000  UNLINK	LR
0x3468	0xA0000000  RETURN	
0x346C	0x000F4240  	#1000000
0x3470	0x0033E140  	#3400000
; end of _I2CM1_Init
_Get_Peripheral_Clock_kHz:
;__Lib_Delays.c, 13 :: 		unsigned long Get_Peripheral_Clock_kHz() {
;__Lib_Delays.c, 17 :: 		if (CLKCFG.B31) {
0x1B60	0xC4010008  LDA.L	R0, CLKCFG+0
0x1B64	0x440043FD  BEXTU.L	R0, R0, #63
0x1B68	0x5DE04002  CMP.L	R0, #0
0x1B6C	0x002806E5  JMPC	R30, Z, #1, L_Get_Peripheral_Clock_kHz0
;__Lib_Delays.c, 20 :: 		cpuClockDiv = ((CLKCFG >> 16) & 0x0F);
0x1B70	0xC4010008  LDA.L	R0, CLKCFG+0
0x1B74	0x44004109  LSHR.L	R0, R0, #16
0x1B78	0x440040F4  AND.L	R0, R0, #15
;__Lib_Delays.c, 21 :: 		return (100000  / (1 << cpuClockDiv));
0x1B7C	0x64100001  LDK.L	R1, #1
0x1B80	0x44108008  ASHL.L	R1, R1, R0
0x1B84	0x4410C00C  BEXTS.L	R1, R1, #0
0x1B88	0x640186A0  LDK.L	R0, #100000
0x1B8C	0xF4000012  DIV.L	R0, R0, R1
0x1B90	0x003006E6  JMP	L_end_Get_Peripheral_Clock_kHz
;__Lib_Delays.c, 22 :: 		}
L_Get_Peripheral_Clock_kHz0:
;__Lib_Delays.c, 24 :: 		return 100000;
0x1B94	0x640186A0  LDK.L	R0, #100000
;__Lib_Delays.c, 26 :: 		}
L_end_Get_Peripheral_Clock_kHz:
0x1B98	0xA0000000  RETURN	
; end of _Get_Peripheral_Clock_kHz
__Lib_I2C_I2CM1_Pad_Init:
;__Lib_I2C.c, 248 :: 		
; swap start address is: 0 (R0)
; swap end address is: 0 (R0)
; swap start address is: 0 (R0)
;__Lib_I2C.c, 250 :: 		
0x229C	0x59E04012  CMP.B	R0, #1
0x22A0	0x002008B5  JMPC	R30, Z, #0, L___Lib_I2C_I2CM1_Pad_Init0
; swap end address is: 0 (R0)
;__Lib_I2C.c, 253 :: 		
0x22A4	0xC4010018  LDA.L	R0, MSC0CFG+0
0x22A8	0x440063DB  BINS.L	R0, R0, #573
0x22AC	0xBC010018  STA.L	MSC0CFG+0, R0
;__Lib_I2C.c, 256 :: 		
0x22B0	0xC4010048  LDA.L	R0, PIN_44_47+0
0x22B4	0x6410FFFF  LDK.L	R1, #65535
0x22B8	0x44000014  AND.L	R0, R0, R1
0x22BC	0xBC010048  STA.L	PIN_44_47+0, R0
;__Lib_I2C.c, 257 :: 		
0x22C0	0xC4010048  LDA.L	R0, PIN_44_47+0
0x22C4	0x6C1008BE  LPM.L	R1, $+52
0x22C8	0x44000015  OR.L	R0, R0, R1
0x22CC	0xBC010048  STA.L	PIN_44_47+0, R0
;__Lib_I2C.c, 260 :: 		
0x22D0	0x003008BD  JMP	L___Lib_I2C_I2CM1_Pad_Init1
L___Lib_I2C_I2CM1_Pad_Init0:
;__Lib_I2C.c, 264 :: 		
0x22D4	0xC4010048  LDA.L	R0, PIN_44_47+0
0x22D8	0x641F0000  LDK.L	R1, #-65536
0x22DC	0x44000014  AND.L	R0, R0, R1
0x22E0	0xBC010048  STA.L	PIN_44_47+0, R0
;__Lib_I2C.c, 265 :: 		
0x22E4	0xC4010048  LDA.L	R0, PIN_44_47+0
0x22E8	0x64105050  LDK.L	R1, #20560
0x22EC	0x44000015  OR.L	R0, R0, R1
0x22F0	0xBC010048  STA.L	PIN_44_47+0, R0
;__Lib_I2C.c, 267 :: 		
L___Lib_I2C_I2CM1_Pad_Init1:
;__Lib_I2C.c, 268 :: 		
L_end_I2CM1_Pad_Init:
0x22F4	0xA0000000  RETURN	
0x22F8	0x50500000  	#1347420160
; end of __Lib_I2C_I2CM1_Pad_Init
easyft90x_v7_FT900__i2cInit_2:
;__ef_ft900_i2c.c, 35 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x3FEC	0x44204000  MOVE.L	R2, R0
; cfg end address is: 0 (R0)
; cfg start address is: 8 (R2)
;__ef_ft900_i2c.c, 37 :: 		I2CM1_Init ( (unsigned char) cfg[0], (unsigned char) cfg[1]);
0x3FF0	0x44014040  ADD.L	R0, R2, #4
0x3FF4	0xCC100000  LPMI.L	R1, R0, #0
0x3FF8	0xCC010000  LPMI.L	R0, R2, #0
; cfg end address is: 8 (R2)
0x3FFC	0x4410D00D  BEXTU.L	R1, R1, #256
0x4000	0x4400500D  BEXTU.L	R0, R0, #256
0x4004	0x00340CAD  CALL	_I2CM1_Init+0
;__ef_ft900_i2c.c, 38 :: 		return _MIKROBUS_OK;
0x4008	0x64000000  LDK.L	R0, __MIKROBUS_OK
;__ef_ft900_i2c.c, 39 :: 		}
L_end__i2cInit_2:
0x400C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__i2cInit_2
_mikrobus_logInit:
;easyft90x_v7_FT900.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x5444	0x95D00004  LINK	LR, #4
0x5448	0xB5F08000  STI.L	SP, #0, R1
0x544C	0x4410500D  BEXTU.L	R1, R0, #256
0x5450	0xAC0F8000  LDI.L	R0, SP, #0
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 4 (R1)
; baud start address is: 0 (R0)
;easyft90x_v7_FT900.c, 285 :: 		switch( port )
0x5454	0x0030151E  JMP	L_mikrobus_logInit88
; port end address is: 4 (R1)
;easyft90x_v7_FT900.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
; baud end address is: 0 (R0)
0x5458	0x00340FB5  CALL	easyft90x_v7_FT900__log_init1+0
0x545C	0x00301525  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
0x5460	0x00340FA0  CALL	easyft90x_v7_FT900__log_init2+0
0x5464	0x00301525  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 306 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit92:
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
0x5468	0x00340F9B  CALL	easyft90x_v7_FT900__log_initUart+0
0x546C	0x00301525  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit93:
0x5470	0x64000001  LDK.L	R0, #1
0x5474	0x00301525  JMP	L_end_mikrobus_logInit
;easyft90x_v7_FT900.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 0 (R0)
; port start address is: 4 (R1)
0x5478	0x59E0C002  CMP.B	R1, #0
0x547C	0x00281516  JMPC	R30, Z, #1, L_mikrobus_logInit90
0x5480	0x59E0C012  CMP.B	R1, #1
0x5484	0x00281518  JMPC	R30, Z, #1, L_mikrobus_logInit91
0x5488	0x59E0C102  CMP.B	R1, #16
0x548C	0x0028151A  JMPC	R30, Z, #1, L_mikrobus_logInit92
; port end address is: 4 (R1)
; baud end address is: 0 (R0)
0x5490	0x0030151C  JMP	L_mikrobus_logInit93
;easyft90x_v7_FT900.c, 317 :: 		}
L_end_mikrobus_logInit:
0x5494	0x99D00000  UNLINK	LR
0x5498	0xA0000000  RETURN	
; end of _mikrobus_logInit
easyft90x_v7_FT900__log_init1:
;__ef_ft900_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 25 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x3ED4	0x00340D1D  CALL	_UART2_Init+0
;__ef_ft900_log.c, 26 :: 		logger = UART2_Write;
0x3ED8	0x640035A4  LDK.L	R0, #_UART2_Write+0
0x3EDC	0xBC000DD4  STA.L	_logger+0, R0
;__ef_ft900_log.c, 27 :: 		return 0;
0x3EE0	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 28 :: 		}
L_end__log_init1:
0x3EE4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init1
_UART2_Init:
;__Lib_UART.c, 682 :: 		
; baudRate start address is: 0 (R0)
0x3474	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 4 (R1)
;__Lib_UART.c, 684 :: 		
0x3478	0xC4000D84  LDA.L	R0, __Lib_UART_UART2+0
0x347C	0x64400000  LDK.L	R4, #0
0x3480	0x64300000  LDK.L	R3, #0
0x3484	0x64200003  LDK.L	R2, #3
; baudRate end address is: 4 (R1)
0x3488	0x0034085B  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 685 :: 		
L_end_UART2_Init:
0x348C	0xA0000000  RETURN	
; end of _UART2_Init
__Lib_UART_UARTx_Init_Advanced:
;__Lib_UART.c, 1986 :: 		
; stopBits start address is: 16 (R4)
; parity start address is: 12 (R3)
; dataBits start address is: 8 (R2)
; baudRate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x216C	0x95D0000C  LINK	LR, #12
0x2170	0x44A04000  MOVE.L	R10, R0
; stopBits end address is: 16 (R4)
; parity end address is: 12 (R3)
; dataBits end address is: 8 (R2)
; baudRate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 40 (R10)
; baudRate start address is: 4 (R1)
; dataBits start address is: 8 (R2)
; parity start address is: 12 (R3)
; stopBits start address is: 16 (R4)
;__Lib_UART.c, 1990 :: 		
0x2174	0xC4000D80  LDA.L	R0, __Lib_UART_UART1+0
0x2178	0x5DE50002  CMP.L	R10, R0
0x217C	0x00200869  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced156
;__Lib_UART.c, 1992 :: 		
0x2180	0x64005218  LDK.L	R0, #_UART1_Read+0
0x2184	0xBC000DD0  STA.L	_UART_Rd_Ptr+0, R0
;__Lib_UART.c, 1993 :: 		
0x2188	0x64003290  LDK.L	R0, #_UART1_Write+0
0x218C	0xBC000E20  STA.L	_UART_Wr_Ptr+0, R0
;__Lib_UART.c, 1994 :: 		
0x2190	0x64005224  LDK.L	R0, #_UART1_Data_Ready+0
0x2194	0xBC000DCC  STA.L	_UART_Rdy_Ptr+0, R0
;__Lib_UART.c, 1995 :: 		
0x2198	0x640052F8  LDK.L	R0, #_UART1_Tx_Idle+0
0x219C	0xBC000E24  STA.L	_UART_Tx_Idle_Ptr+0, R0
;__Lib_UART.c, 1996 :: 		
0x21A0	0x00300874  JMP	L___Lib_UART_UARTx_Init_Advanced157
L___Lib_UART_UARTx_Init_Advanced156:
;__Lib_UART.c, 1997 :: 		
0x21A4	0xC4000D84  LDA.L	R0, __Lib_UART_UART2+0
0x21A8	0x5DE50002  CMP.L	R10, R0
0x21AC	0x00200874  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced158
;__Lib_UART.c, 1999 :: 		
0x21B0	0x6400531C  LDK.L	R0, #_UART2_Read+0
0x21B4	0xBC000DD0  STA.L	_UART_Rd_Ptr+0, R0
;__Lib_UART.c, 2000 :: 		
0x21B8	0x640035A4  LDK.L	R0, #_UART2_Write+0
0x21BC	0xBC000E20  STA.L	_UART_Wr_Ptr+0, R0
;__Lib_UART.c, 2001 :: 		
0x21C0	0x64005328  LDK.L	R0, #_UART2_Data_Ready+0
0x21C4	0xBC000DCC  STA.L	_UART_Rdy_Ptr+0, R0
;__Lib_UART.c, 2002 :: 		
0x21C8	0x64005304  LDK.L	R0, #_UART2_Tx_Idle+0
0x21CC	0xBC000E24  STA.L	_UART_Tx_Idle_Ptr+0, R0
;__Lib_UART.c, 2003 :: 		
L___Lib_UART_UARTx_Init_Advanced158:
L___Lib_UART_UARTx_Init_Advanced157:
;__Lib_UART.c, 2005 :: 		
0x21D0	0xB5F08008  STI.L	SP, #8, R1
; baudRate end address is: 4 (R1)
;__Lib_UART.c, 2006 :: 		
0x21D4	0x003406D8  CALL	_Get_Peripheral_Clock_kHz+0
0x21D8	0x641003E8  LDK.L	R1, #1000
0x21DC	0xF4000018  MUL.L	R0, R0, R1
0x21E0	0xB5F00000  STI.L	SP, #0, R0
;__Lib_UART.c, 2007 :: 		
0x21E4	0xB1F10005  STI.B	SP, #5, R2
; dataBits end address is: 8 (R2)
;__Lib_UART.c, 2008 :: 		
0x21E8	0xB1F20004  STI.B	SP, #4, R4
; stopBits end address is: 16 (R4)
;__Lib_UART.c, 2009 :: 		
0x21EC	0xB1F18006  STI.B	SP, #6, R3
; parity end address is: 12 (R3)
;__Lib_UART.c, 2011 :: 		
0x21F0	0x44054000  MOVE.L	R0, R10
0x21F4	0x003403BD  CALL	__Lib_UART_UARTx_Sys_Init+0
;__Lib_UART.c, 2012 :: 		
0x21F8	0x44054000  MOVE.L	R0, R10
0x21FC	0x003403EA  CALL	__Lib_UART_UARTx_Soft_Reset+0
;__Lib_UART.c, 2015 :: 		
0x2200	0x6410000F  LDK.L	R1, #15
0x2204	0x44054000  MOVE.L	R0, R10
0x2208	0x003402FC  CALL	__Lib_UART_UARTx_Read_ICR+0
0x220C	0x44107FE4  AND.L	R1, R0, #-2
0x2210	0x64200026  LDK.L	R2, #38
0x2214	0x4410D00D  BEXTU.L	R1, R1, #256
0x2218	0x44054000  MOVE.L	R0, R10
0x221C	0x00340485  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 2017 :: 		
0x2220	0xAC2F8000  LDI.L	R2, SP, #0
0x2224	0xAC1F8008  LDI.L	R1, SP, #8
0x2228	0x44054000  MOVE.L	R0, R10
0x222C	0x00340556  CALL	__Lib_UART_UARTx_Set_Baud_Rate+0
;__Lib_UART.c, 2018 :: 		
0x2230	0xA81F8005  LDI.B	R1, SP, #5
0x2234	0x44054000  MOVE.L	R0, R10
0x2238	0x0034040B  CALL	__Lib_UART_UARTx_Set_Data_Bits+0
;__Lib_UART.c, 2019 :: 		
0x223C	0xA81F8004  LDI.B	R1, SP, #4
0x2240	0x44054000  MOVE.L	R0, R10
0x2244	0x003403F7  CALL	__Lib_UART_UARTx_Set_Stop_Bits+0
;__Lib_UART.c, 2020 :: 		
0x2248	0xA81F8006  LDI.B	R1, SP, #6
0x224C	0x44054000  MOVE.L	R0, R10
0x2250	0x00340441  CALL	__Lib_UART_UARTx_Set_Polarity+0
;__Lib_UART.c, 2021 :: 		
0x2254	0x44054000  MOVE.L	R0, R10
; UARTx end address is: 40 (R10)
0x2258	0x003403EE  CALL	__Lib_UART_UARTx_Set_Flow_Control+0
;__Lib_UART.c, 2022 :: 		
L_end_UARTx_Init_Advanced:
0x225C	0x99D00000  UNLINK	LR
0x2260	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Init_Advanced
__Lib_UART_UARTx_Sys_Init:
;__Lib_UART.c, 843 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 845 :: 		
0x0EF4	0xC4100D80  LDA.L	R1, __Lib_UART_UART1+0
0x0EF8	0x5DE00012  CMP.L	R0, R1
0x0EFC	0x002003D4  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Sys_Init11
; UARTx end address is: 0 (R0)
;__Lib_UART.c, 848 :: 		
0x0F00	0xC4010008  LDA.L	R0, CLKCFG+0
0x0F04	0x44004105  OR.L	R0, R0, #16
0x0F08	0xBC010008  STA.L	CLKCFG+0, R0
;__Lib_UART.c, 851 :: 		
0x0F0C	0xC401004C  LDA.L	R0, PIN_48_51+0
0x0F10	0x641F0000  LDK.L	R1, #-65536
0x0F14	0x44000014  AND.L	R0, R0, R1
0x0F18	0xBC01004C  STA.L	PIN_48_51+0, R0
;__Lib_UART.c, 852 :: 		
0x0F1C	0xC411004C  LDA.L	R1, PIN_48_51+0
0x0F20	0x6400D0D0  LDK.L	R0, #53456
0x0F24	0x44008005  OR.L	R0, R1, R0
0x0F28	0xBC01004C  STA.L	PIN_48_51+0, R0
;__Lib_UART.c, 856 :: 		
0x0F2C	0xC4110018  LDA.L	R1, MSC0CFG+0
0x0F30	0x6C0003E8  LPM.L	R0, $+112
0x0F34	0x44008004  AND.L	R0, R1, R0
0x0F38	0xBC010018  STA.L	MSC0CFG+0, R0
;__Lib_UART.c, 857 :: 		
0x0F3C	0xC4110018  LDA.L	R1, MSC0CFG+0
0x0F40	0x6C0003E9  LPM.L	R0, $+100
0x0F44	0x44008005  OR.L	R0, R1, R0
0x0F48	0xBC010018  STA.L	MSC0CFG+0, R0
;__Lib_UART.c, 858 :: 		
0x0F4C	0x003003E7  JMP	L___Lib_UART_UARTx_Sys_Init12
L___Lib_UART_UARTx_Sys_Init11:
;__Lib_UART.c, 862 :: 		
0x0F50	0xC4010008  LDA.L	R0, CLKCFG+0
0x0F54	0x44004085  OR.L	R0, R0, #8
0x0F58	0xBC010008  STA.L	CLKCFG+0, R0
;__Lib_UART.c, 865 :: 		
0x0F5C	0xC4010050  LDA.L	R0, PIN_52_55+0
0x0F60	0x641F0000  LDK.L	R1, #-65536
0x0F64	0x44000014  AND.L	R0, R0, R1
0x0F68	0xBC010050  STA.L	PIN_52_55+0, R0
;__Lib_UART.c, 866 :: 		
0x0F6C	0xC4110050  LDA.L	R1, PIN_52_55+0
0x0F70	0x64009090  LDK.L	R0, #37008
0x0F74	0x44008005  OR.L	R0, R1, R0
0x0F78	0xBC010050  STA.L	PIN_52_55+0, R0
;__Lib_UART.c, 869 :: 		
0x0F7C	0xC4110018  LDA.L	R1, MSC0CFG+0
0x0F80	0x6C0003E8  LPM.L	R0, $+32
0x0F84	0x44008004  AND.L	R0, R1, R0
0x0F88	0xBC010018  STA.L	MSC0CFG+0, R0
;__Lib_UART.c, 870 :: 		
0x0F8C	0xC4110018  LDA.L	R1, MSC0CFG+0
0x0F90	0x64050000  LDK.L	R0, #327680
0x0F94	0x44008005  OR.L	R0, R1, R0
0x0F98	0xBC010018  STA.L	MSC0CFG+0, R0
;__Lib_UART.c, 871 :: 		
L___Lib_UART_UARTx_Sys_Init12:
;__Lib_UART.c, 872 :: 		
;__Lib_UART.c, 873 :: 		
L_end_UARTx_Sys_Init:
0x0F9C	0xA0000000  RETURN	
0x0FA0	0xFF00FFFF  	#-16711681
0x0FA4	0x00280000  	#2621440
; end of __Lib_UART_UARTx_Sys_Init
__Lib_UART_UARTx_Soft_Reset:
;__Lib_UART.c, 1964 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1966 :: 		
0x0FA8	0x6420000C  LDK.L	R2, #12
0x0FAC	0x64100000  LDK.L	R1, #0
; UARTx end address is: 0 (R0)
0x0FB0	0x003401EE  CALL	__Lib_UART_UARTx_Write_ICR+0
;__Lib_UART.c, 1967 :: 		
L_end_UARTx_Soft_Reset:
0x0FB4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Soft_Reset
__Lib_UART_UARTx_Write_ICR:
;__Lib_UART.c, 1590 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x07B8	0x44604000  MOVE.L	R6, R0
0x07BC	0x4450D00D  BEXTU.L	R5, R1, #256
0x07C0	0x4441500D  BEXTU.L	R4, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
; val start address is: 20 (R5)
; addr start address is: 16 (R4)
;__Lib_UART.c, 1592 :: 		
; tmpLCR start address is: 12 (R3)
0x07C4	0x64300000  LDK.L	R3, #0
;__Lib_UART.c, 1595 :: 		
0x07C8	0x44034560  ADD.L	R0, R6, #86
0x07CC	0xA8000000  LDI.B	R0, R0, #0
0x07D0	0x59E04BF2  CMP.B	R0, #191
0x07D4	0x00200203  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR159
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1597 :: 		
0x07D8	0x44034560  ADD.L	R0, R6, #86
0x07DC	0xA8300000  LDI.B	R3, R0, #0
; tmpLCR start address is: 12 (R3)
;__Lib_UART.c, 1598 :: 		
0x07E0	0x44134550  ADD.L	R1, R6, #85
0x07E4	0xA8108000  LDI.B	R1, R1, #0
0x07E8	0x4410C7F4  AND.L	R1, R1, #127
0x07EC	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1599 :: 		
0x07F0	0x44034560  ADD.L	R0, R6, #86
0x07F4	0xA8000000  LDI.B	R0, R0, #0
0x07F8	0x4410500D  BEXTU.L	R1, R0, #256
0x07FC	0x64200027  LDK.L	R2, #39
0x0800	0x44034000  MOVE.L	R0, R6
0x0804	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1600 :: 		
0x0808	0x00300203  JMP	L___Lib_UART_UARTx_Write_ICR109
L___Lib_UART_UARTx_Write_ICR159:
;__Lib_UART.c, 1595 :: 		
;__Lib_UART.c, 1600 :: 		
L___Lib_UART_UARTx_Write_ICR109:
;__Lib_UART.c, 1603 :: 		
; tmpLCR start address is: 12 (R3)
0x080C	0x59E24002  CMP.B	R4, #0
0x0810	0x00200207  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR110
;__Lib_UART.c, 1605 :: 		
0x0814	0x44034540  ADD.L	R0, R6, #84
0x0818	0xB0028000  STI.B	R0, #0, R5
;__Lib_UART.c, 1606 :: 		
L___Lib_UART_UARTx_Write_ICR110:
;__Lib_UART.c, 1609 :: 		
0x081C	0x6420002B  LDK.L	R2, #43
0x0820	0x4412500D  BEXTU.L	R1, R4, #256
; addr end address is: 16 (R4)
0x0824	0x44034000  MOVE.L	R0, R6
0x0828	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1611 :: 		
0x082C	0x64200035  LDK.L	R2, #53
0x0830	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x0834	0x44034000  MOVE.L	R0, R6
0x0838	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1614 :: 		
0x083C	0x59E1CBF2  CMP.B	R3, #191
0x0840	0x00200219  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR111
;__Lib_UART.c, 1616 :: 		
0x0844	0x44034560  ADD.L	R0, R6, #86
0x0848	0xB0018000  STI.B	R0, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1617 :: 		
0x084C	0x44034560  ADD.L	R0, R6, #86
0x0850	0xA8000000  LDI.B	R0, R0, #0
0x0854	0x4410500D  BEXTU.L	R1, R0, #256
0x0858	0x64200027  LDK.L	R2, #39
0x085C	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0860	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1618 :: 		
L___Lib_UART_UARTx_Write_ICR111:
;__Lib_UART.c, 1620 :: 		
;__Lib_UART.c, 1621 :: 		
L_end_UARTx_Write_ICR:
0x0864	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_ICR
__Lib_UART_UARTx_Write_Reg:
;__Lib_UART.c, 970 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; val start address is: 4 (R1)
; addr start address is: 8 (R2)
;__Lib_UART.c, 972 :: 		
0x0090	0x00300062  JMP	L___Lib_UART_UARTx_Write_Reg35
; addr end address is: 8 (R2)
;__Lib_UART.c, 974 :: 		
L___Lib_UART_UARTx_Write_Reg37:
;__Lib_UART.c, 975 :: 		
0x0094	0x44204040  ADD.L	R2, R0, #4
; UARTx end address is: 0 (R0)
0x0098	0xAC010000  LDI.L	R0, R2, #0
0x009C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 976 :: 		
0x00A0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 977 :: 		
L___Lib_UART_UARTx_Write_Reg38:
;__Lib_UART.c, 978 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00A4	0x442040C0  ADD.L	R2, R0, #12
; UARTx end address is: 0 (R0)
0x00A8	0xAC010000  LDI.L	R0, R2, #0
0x00AC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 979 :: 		
0x00B0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 980 :: 		
L___Lib_UART_UARTx_Write_Reg39:
;__Lib_UART.c, 981 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00B4	0x44204080  ADD.L	R2, R0, #8
; UARTx end address is: 0 (R0)
0x00B8	0xAC010000  LDI.L	R0, R2, #0
0x00BC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 982 :: 		
0x00C0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 983 :: 		
L___Lib_UART_UARTx_Write_Reg40:
;__Lib_UART.c, 984 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00C4	0x44204100  ADD.L	R2, R0, #16
; UARTx end address is: 0 (R0)
0x00C8	0xAC010000  LDI.L	R0, R2, #0
0x00CC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 985 :: 		
0x00D0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 986 :: 		
L___Lib_UART_UARTx_Write_Reg41:
;__Lib_UART.c, 987 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00D4	0x44204180  ADD.L	R2, R0, #24
; UARTx end address is: 0 (R0)
0x00D8	0xAC010000  LDI.L	R0, R2, #0
0x00DC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 988 :: 		
0x00E0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 989 :: 		
L___Lib_UART_UARTx_Write_Reg42:
;__Lib_UART.c, 990 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00E4	0x442041C0  ADD.L	R2, R0, #28
; UARTx end address is: 0 (R0)
0x00E8	0xAC010000  LDI.L	R0, R2, #0
0x00EC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 991 :: 		
0x00F0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 992 :: 		
L___Lib_UART_UARTx_Write_Reg43:
;__Lib_UART.c, 993 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00F4	0x44204200  ADD.L	R2, R0, #32
; UARTx end address is: 0 (R0)
0x00F8	0xAC010000  LDI.L	R0, R2, #0
0x00FC	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 994 :: 		
0x0100	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 995 :: 		
L___Lib_UART_UARTx_Write_Reg44:
;__Lib_UART.c, 996 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0104	0x442042C0  ADD.L	R2, R0, #44
; UARTx end address is: 0 (R0)
0x0108	0xAC010000  LDI.L	R0, R2, #0
0x010C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 997 :: 		
0x0110	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 998 :: 		
L___Lib_UART_UARTx_Write_Reg45:
;__Lib_UART.c, 999 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0114	0x44204300  ADD.L	R2, R0, #48
; UARTx end address is: 0 (R0)
0x0118	0xAC010000  LDI.L	R0, R2, #0
0x011C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1000 :: 		
0x0120	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1001 :: 		
L___Lib_UART_UARTx_Write_Reg46:
;__Lib_UART.c, 1002 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0124	0x44204340  ADD.L	R2, R0, #52
; UARTx end address is: 0 (R0)
0x0128	0xAC010000  LDI.L	R0, R2, #0
0x012C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1003 :: 		
0x0130	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1004 :: 		
L___Lib_UART_UARTx_Write_Reg47:
;__Lib_UART.c, 1005 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0134	0x44204380  ADD.L	R2, R0, #56
; UARTx end address is: 0 (R0)
0x0138	0xAC010000  LDI.L	R0, R2, #0
0x013C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1006 :: 		
0x0140	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1007 :: 		
L___Lib_UART_UARTx_Write_Reg48:
;__Lib_UART.c, 1008 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0144	0x442043C0  ADD.L	R2, R0, #60
; UARTx end address is: 0 (R0)
0x0148	0xAC010000  LDI.L	R0, R2, #0
0x014C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1009 :: 		
0x0150	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1010 :: 		
L___Lib_UART_UARTx_Write_Reg49:
;__Lib_UART.c, 1011 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0154	0x44204400  ADD.L	R2, R0, #64
; UARTx end address is: 0 (R0)
0x0158	0xAC010000  LDI.L	R0, R2, #0
0x015C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1012 :: 		
0x0160	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1013 :: 		
L___Lib_UART_UARTx_Write_Reg50:
;__Lib_UART.c, 1014 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0164	0x44204440  ADD.L	R2, R0, #68
; UARTx end address is: 0 (R0)
0x0168	0xAC010000  LDI.L	R0, R2, #0
0x016C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1015 :: 		
0x0170	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1016 :: 		
L___Lib_UART_UARTx_Write_Reg51:
;__Lib_UART.c, 1017 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0174	0x44204500  ADD.L	R2, R0, #80
; UARTx end address is: 0 (R0)
0x0178	0xAC010000  LDI.L	R0, R2, #0
0x017C	0xB0008000  STI.B	R0, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1018 :: 		
0x0180	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1019 :: 		
L___Lib_UART_UARTx_Write_Reg52:
;__Lib_UART.c, 1020 :: 		
0x0184	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1022 :: 		
L___Lib_UART_UARTx_Write_Reg35:
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0188	0x59E14212  CMP.B	R2, #33
0x018C	0x00280025  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg37
0x0190	0x59E14232  CMP.B	R2, #35
0x0194	0x00280029  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg38
0x0198	0x59E14222  CMP.B	R2, #34
0x019C	0x0028002D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg39
0x01A0	0x59E14242  CMP.B	R2, #36
0x01A4	0x00280031  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg40
0x01A8	0x59E14262  CMP.B	R2, #38
0x01AC	0x00280035  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg41
0x01B0	0x59E14272  CMP.B	R2, #39
0x01B4	0x00280039  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg42
0x01B8	0x59E14282  CMP.B	R2, #40
0x01BC	0x0028003D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg43
0x01C0	0x59E142B2  CMP.B	R2, #43
0x01C4	0x00280041  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg44
0x01C8	0x59E142C2  CMP.B	R2, #44
0x01CC	0x00280045  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg45
0x01D0	0x59E142D2  CMP.B	R2, #45
0x01D4	0x00280049  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg46
0x01D8	0x59E142E2  CMP.B	R2, #46
0x01DC	0x0028004D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg47
0x01E0	0x59E14302  CMP.B	R2, #48
0x01E4	0x00280051  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg48
0x01E8	0x59E14312  CMP.B	R2, #49
0x01EC	0x00280055  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg49
0x01F0	0x59E14322  CMP.B	R2, #50
0x01F4	0x00280059  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg50
0x01F8	0x59E14352  CMP.B	R2, #53
0x01FC	0x0028005D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg51
; UARTx end address is: 0 (R0)
; val end address is: 4 (R1)
; addr end address is: 8 (R2)
0x0200	0x00300061  JMP	L___Lib_UART_UARTx_Write_Reg52
L___Lib_UART_UARTx_Write_Reg36:
;__Lib_UART.c, 1024 :: 		
;__Lib_UART.c, 1025 :: 		
L_end_UARTx_Write_Reg:
0x0204	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_Reg
__Lib_UART_UARTx_Read_ICR:
;__Lib_UART.c, 1530 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0BF0	0x44404000  MOVE.L	R4, R0
0x0BF4	0x4450D00D  BEXTU.L	R5, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 20 (R5)
;__Lib_UART.c, 1532 :: 		
; tmpLCR start address is: 12 (R3)
0x0BF8	0x64300000  LDK.L	R3, #0
;__Lib_UART.c, 1535 :: 		
0x0BFC	0x44024560  ADD.L	R0, R4, #86
0x0C00	0xA8000000  LDI.B	R0, R0, #0
0x0C04	0x59E04BF2  CMP.B	R0, #191
0x0C08	0x00200310  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR165
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1537 :: 		
0x0C0C	0x44124560  ADD.L	R1, R4, #86
0x0C10	0xA8308000  LDI.B	R3, R1, #0
; tmpLCR start address is: 12 (R3)
;__Lib_UART.c, 1538 :: 		
0x0C14	0x44024550  ADD.L	R0, R4, #85
0x0C18	0xA8000000  LDI.B	R0, R0, #0
0x0C1C	0x440047F4  AND.L	R0, R0, #127
0x0C20	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1539 :: 		
0x0C24	0x44024560  ADD.L	R0, R4, #86
0x0C28	0xA8000000  LDI.B	R0, R0, #0
0x0C2C	0x4410500D  BEXTU.L	R1, R0, #256
0x0C30	0x64200027  LDK.L	R2, #39
0x0C34	0x44024000  MOVE.L	R0, R4
0x0C38	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1540 :: 		
0x0C3C	0x00300310  JMP	L___Lib_UART_UARTx_Read_ICR105
L___Lib_UART_UARTx_Read_ICR165:
;__Lib_UART.c, 1535 :: 		
;__Lib_UART.c, 1540 :: 		
L___Lib_UART_UARTx_Read_ICR105:
;__Lib_UART.c, 1544 :: 		
; tmpLCR start address is: 12 (R3)
0x0C40	0x59E2C002  CMP.B	R5, #0
0x0C44	0x0020031F  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR106
; addr end address is: 20 (R5)
;__Lib_UART.c, 1547 :: 		
0x0C48	0x6420002B  LDK.L	R2, #43
0x0C4C	0x64100000  LDK.L	R1, #0
0x0C50	0x44024000  MOVE.L	R0, R4
0x0C54	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1549 :: 		
0x0C58	0x44024540  ADD.L	R0, R4, #84
0x0C5C	0xA8000000  LDI.B	R0, R0, #0
0x0C60	0x4410500D  BEXTU.L	R1, R0, #256
0x0C64	0x64200035  LDK.L	R2, #53
0x0C68	0x44024000  MOVE.L	R0, R4
0x0C6C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1550 :: 		
0x0C70	0x44024540  ADD.L	R0, R4, #84
0x0C74	0xA8500000  LDI.B	R5, R0, #0
; regVal start address is: 20 (R5)
;__Lib_UART.c, 1551 :: 		
; regVal end address is: 20 (R5)
0x0C78	0x00300343  JMP	L___Lib_UART_UARTx_Read_ICR107
L___Lib_UART_UARTx_Read_ICR106:
;__Lib_UART.c, 1555 :: 		
; addr start address is: 20 (R5)
0x0C7C	0x6420002B  LDK.L	R2, #43
0x0C80	0x64100000  LDK.L	R1, #0
0x0C84	0x44024000  MOVE.L	R0, R4
0x0C88	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1556 :: 		
0x0C8C	0x44124540  ADD.L	R1, R4, #84
0x0C90	0xA8008000  LDI.B	R0, R1, #0
0x0C94	0x44004405  OR.L	R0, R0, #64
0x0C98	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1557 :: 		
0x0C9C	0x44024540  ADD.L	R0, R4, #84
0x0CA0	0xA8000000  LDI.B	R0, R0, #0
0x0CA4	0x4410500D  BEXTU.L	R1, R0, #256
0x0CA8	0x64200035  LDK.L	R2, #53
0x0CAC	0x44024000  MOVE.L	R0, R4
0x0CB0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1559 :: 		
0x0CB4	0x6420002B  LDK.L	R2, #43
0x0CB8	0x4412D00D  BEXTU.L	R1, R5, #256
; addr end address is: 20 (R5)
0x0CBC	0x44024000  MOVE.L	R0, R4
0x0CC0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1561 :: 		
0x0CC4	0x64100035  LDK.L	R1, #53
0x0CC8	0x44024000  MOVE.L	R0, R4
0x0CCC	0x0034021A  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x0CD0	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1563 :: 		
0x0CD4	0x6420002B  LDK.L	R2, #43
0x0CD8	0x64100000  LDK.L	R1, #0
0x0CDC	0x44024000  MOVE.L	R0, R4
0x0CE0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1564 :: 		
0x0CE4	0x44124540  ADD.L	R1, R4, #84
0x0CE8	0xA8008000  LDI.B	R0, R1, #0
0x0CEC	0x44007BF4  AND.L	R0, R0, #-65
0x0CF0	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1565 :: 		
0x0CF4	0x44024540  ADD.L	R0, R4, #84
0x0CF8	0xA8000000  LDI.B	R0, R0, #0
0x0CFC	0x4410500D  BEXTU.L	R1, R0, #256
0x0D00	0x64200035  LDK.L	R2, #53
0x0D04	0x44024000  MOVE.L	R0, R4
0x0D08	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; regVal end address is: 20 (R5)
;__Lib_UART.c, 1566 :: 		
L___Lib_UART_UARTx_Read_ICR107:
;__Lib_UART.c, 1569 :: 		
; regVal start address is: 20 (R5)
0x0D0C	0x59E1CBF2  CMP.B	R3, #191
0x0D10	0x0020034D  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR108
;__Lib_UART.c, 1571 :: 		
0x0D14	0x44024560  ADD.L	R0, R4, #86
0x0D18	0xB0018000  STI.B	R0, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1572 :: 		
0x0D1C	0x44024560  ADD.L	R0, R4, #86
0x0D20	0xA8000000  LDI.B	R0, R0, #0
0x0D24	0x4410500D  BEXTU.L	R1, R0, #256
0x0D28	0x64200027  LDK.L	R2, #39
0x0D2C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0D30	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1573 :: 		
L___Lib_UART_UARTx_Read_ICR108:
;__Lib_UART.c, 1575 :: 		
0x0D34	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
;__Lib_UART.c, 1576 :: 		
L_end_UARTx_Read_ICR:
0x0D38	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_ICR
__Lib_UART_UARTx_Read_Reg:
;__Lib_UART.c, 888 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; addr start address is: 4 (R1)
;__Lib_UART.c, 890 :: 		
; regVal start address is: 8 (R2)
0x0868	0x64200000  LDK.L	R2, #0
;__Lib_UART.c, 892 :: 		
0x086C	0x00300269  JMP	L___Lib_UART_UARTx_Read_Reg13
; addr end address is: 4 (R1)
; regVal end address is: 8 (R2)
;__Lib_UART.c, 894 :: 		
L___Lib_UART_UARTx_Read_Reg15:
;__Lib_UART.c, 895 :: 		
0x0870	0xAC100000  LDI.L	R1, R0, #0
; UARTx end address is: 0 (R0)
0x0874	0xA8008000  LDI.B	R0, R1, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 896 :: 		
; regVal end address is: 0 (R0)
0x0878	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 897 :: 		
L___Lib_UART_UARTx_Read_Reg16:
;__Lib_UART.c, 898 :: 		
; UARTx start address is: 0 (R0)
0x087C	0x441040C0  ADD.L	R1, R0, #12
; UARTx end address is: 0 (R0)
0x0880	0xAC008000  LDI.L	R0, R1, #0
0x0884	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 899 :: 		
; regVal end address is: 0 (R0)
0x0888	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 900 :: 		
L___Lib_UART_UARTx_Read_Reg17:
;__Lib_UART.c, 901 :: 		
; UARTx start address is: 0 (R0)
0x088C	0x44104080  ADD.L	R1, R0, #8
; UARTx end address is: 0 (R0)
0x0890	0xAC008000  LDI.L	R0, R1, #0
0x0894	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 902 :: 		
; regVal end address is: 0 (R0)
0x0898	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 903 :: 		
L___Lib_UART_UARTx_Read_Reg18:
;__Lib_UART.c, 904 :: 		
; UARTx start address is: 0 (R0)
0x089C	0x44104100  ADD.L	R1, R0, #16
; UARTx end address is: 0 (R0)
0x08A0	0xAC008000  LDI.L	R0, R1, #0
0x08A4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 905 :: 		
; regVal end address is: 0 (R0)
0x08A8	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 906 :: 		
L___Lib_UART_UARTx_Read_Reg19:
;__Lib_UART.c, 907 :: 		
; UARTx start address is: 0 (R0)
0x08AC	0x44104140  ADD.L	R1, R0, #20
; UARTx end address is: 0 (R0)
0x08B0	0xAC008000  LDI.L	R0, R1, #0
0x08B4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 908 :: 		
; regVal end address is: 0 (R0)
0x08B8	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 909 :: 		
L___Lib_UART_UARTx_Read_Reg20:
;__Lib_UART.c, 910 :: 		
; UARTx start address is: 0 (R0)
0x08BC	0x441041C0  ADD.L	R1, R0, #28
; UARTx end address is: 0 (R0)
0x08C0	0xAC008000  LDI.L	R0, R1, #0
0x08C4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 911 :: 		
; regVal end address is: 0 (R0)
0x08C8	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 912 :: 		
L___Lib_UART_UARTx_Read_Reg21:
;__Lib_UART.c, 913 :: 		
; UARTx start address is: 0 (R0)
0x08CC	0x44104200  ADD.L	R1, R0, #32
; UARTx end address is: 0 (R0)
0x08D0	0xAC008000  LDI.L	R0, R1, #0
0x08D4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 914 :: 		
; regVal end address is: 0 (R0)
0x08D8	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 915 :: 		
L___Lib_UART_UARTx_Read_Reg22:
;__Lib_UART.c, 916 :: 		
; UARTx start address is: 0 (R0)
0x08DC	0x44104240  ADD.L	R1, R0, #36
; UARTx end address is: 0 (R0)
0x08E0	0xAC008000  LDI.L	R0, R1, #0
0x08E4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 917 :: 		
; regVal end address is: 0 (R0)
0x08E8	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 918 :: 		
L___Lib_UART_UARTx_Read_Reg23:
;__Lib_UART.c, 919 :: 		
; UARTx start address is: 0 (R0)
0x08EC	0x44104280  ADD.L	R1, R0, #40
; UARTx end address is: 0 (R0)
0x08F0	0xAC008000  LDI.L	R0, R1, #0
0x08F4	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 920 :: 		
; regVal end address is: 0 (R0)
0x08F8	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 921 :: 		
L___Lib_UART_UARTx_Read_Reg24:
;__Lib_UART.c, 922 :: 		
; UARTx start address is: 0 (R0)
0x08FC	0x441042C0  ADD.L	R1, R0, #44
; UARTx end address is: 0 (R0)
0x0900	0xAC008000  LDI.L	R0, R1, #0
0x0904	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 923 :: 		
; regVal end address is: 0 (R0)
0x0908	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 924 :: 		
L___Lib_UART_UARTx_Read_Reg25:
;__Lib_UART.c, 925 :: 		
; UARTx start address is: 0 (R0)
0x090C	0x44104300  ADD.L	R1, R0, #48
; UARTx end address is: 0 (R0)
0x0910	0xAC008000  LDI.L	R0, R1, #0
0x0914	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 926 :: 		
; regVal end address is: 0 (R0)
0x0918	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 927 :: 		
L___Lib_UART_UARTx_Read_Reg26:
;__Lib_UART.c, 928 :: 		
; UARTx start address is: 0 (R0)
0x091C	0x44104340  ADD.L	R1, R0, #52
; UARTx end address is: 0 (R0)
0x0920	0xAC008000  LDI.L	R0, R1, #0
0x0924	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 929 :: 		
; regVal end address is: 0 (R0)
0x0928	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 930 :: 		
L___Lib_UART_UARTx_Read_Reg27:
;__Lib_UART.c, 931 :: 		
; UARTx start address is: 0 (R0)
0x092C	0x44104380  ADD.L	R1, R0, #56
; UARTx end address is: 0 (R0)
0x0930	0xAC008000  LDI.L	R0, R1, #0
0x0934	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 932 :: 		
; regVal end address is: 0 (R0)
0x0938	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 933 :: 		
L___Lib_UART_UARTx_Read_Reg28:
;__Lib_UART.c, 934 :: 		
; UARTx start address is: 0 (R0)
0x093C	0x441043C0  ADD.L	R1, R0, #60
; UARTx end address is: 0 (R0)
0x0940	0xAC008000  LDI.L	R0, R1, #0
0x0944	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 935 :: 		
; regVal end address is: 0 (R0)
0x0948	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 936 :: 		
L___Lib_UART_UARTx_Read_Reg29:
;__Lib_UART.c, 937 :: 		
; UARTx start address is: 0 (R0)
0x094C	0x44104400  ADD.L	R1, R0, #64
; UARTx end address is: 0 (R0)
0x0950	0xAC008000  LDI.L	R0, R1, #0
0x0954	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 938 :: 		
; regVal end address is: 0 (R0)
0x0958	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 939 :: 		
L___Lib_UART_UARTx_Read_Reg30:
;__Lib_UART.c, 940 :: 		
; UARTx start address is: 0 (R0)
0x095C	0x44104440  ADD.L	R1, R0, #68
; UARTx end address is: 0 (R0)
0x0960	0xAC008000  LDI.L	R0, R1, #0
0x0964	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 941 :: 		
; regVal end address is: 0 (R0)
0x0968	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 942 :: 		
L___Lib_UART_UARTx_Read_Reg31:
;__Lib_UART.c, 943 :: 		
; UARTx start address is: 0 (R0)
0x096C	0x441044C0  ADD.L	R1, R0, #76
; UARTx end address is: 0 (R0)
0x0970	0xAC008000  LDI.L	R0, R1, #0
0x0974	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 944 :: 		
; regVal end address is: 0 (R0)
0x0978	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 945 :: 		
L___Lib_UART_UARTx_Read_Reg32:
;__Lib_UART.c, 946 :: 		
; UARTx start address is: 0 (R0)
0x097C	0x44104480  ADD.L	R1, R0, #72
; UARTx end address is: 0 (R0)
0x0980	0xAC008000  LDI.L	R0, R1, #0
0x0984	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 947 :: 		
; regVal end address is: 0 (R0)
0x0988	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 948 :: 		
L___Lib_UART_UARTx_Read_Reg33:
;__Lib_UART.c, 949 :: 		
; UARTx start address is: 0 (R0)
0x098C	0x44104500  ADD.L	R1, R0, #80
; UARTx end address is: 0 (R0)
0x0990	0xAC008000  LDI.L	R0, R1, #0
0x0994	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 950 :: 		
; regVal end address is: 0 (R0)
0x0998	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 951 :: 		
L___Lib_UART_UARTx_Read_Reg34:
;__Lib_UART.c, 952 :: 		
; regVal start address is: 8 (R2)
0x099C	0x4401500D  BEXTU.L	R0, R2, #256
0x09A0	0x00300290  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 954 :: 		
L___Lib_UART_UARTx_Read_Reg13:
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x09A4	0x59E0C202  CMP.B	R1, #32
0x09A8	0x0028021C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg15
0x09AC	0x59E0C232  CMP.B	R1, #35
0x09B0	0x0028021F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg16
0x09B4	0x59E0C222  CMP.B	R1, #34
0x09B8	0x00280223  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg17
0x09BC	0x59E0C242  CMP.B	R1, #36
0x09C0	0x00280227  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg18
0x09C4	0x59E0C252  CMP.B	R1, #37
0x09C8	0x0028022B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg19
0x09CC	0x59E0C272  CMP.B	R1, #39
0x09D0	0x0028022F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg20
0x09D4	0x59E0C282  CMP.B	R1, #40
0x09D8	0x00280233  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg21
0x09DC	0x59E0C292  CMP.B	R1, #41
0x09E0	0x00280237  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg22
0x09E4	0x59E0C2A2  CMP.B	R1, #42
0x09E8	0x0028023B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg23
0x09EC	0x59E0C2B2  CMP.B	R1, #43
0x09F0	0x0028023F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg24
0x09F4	0x59E0C2C2  CMP.B	R1, #44
0x09F8	0x00280243  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg25
0x09FC	0x59E0C2D2  CMP.B	R1, #45
0x0A00	0x00280247  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg26
0x0A04	0x59E0C2E2  CMP.B	R1, #46
0x0A08	0x0028024B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg27
0x0A0C	0x59E0C302  CMP.B	R1, #48
0x0A10	0x0028024F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg28
0x0A14	0x59E0C312  CMP.B	R1, #49
0x0A18	0x00280253  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg29
0x0A1C	0x59E0C322  CMP.B	R1, #50
0x0A20	0x00280257  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg30
0x0A24	0x59E0C342  CMP.B	R1, #52
0x0A28	0x0028025B  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg31
0x0A2C	0x59E0C332  CMP.B	R1, #51
0x0A30	0x0028025F  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg32
0x0A34	0x59E0C352  CMP.B	R1, #53
0x0A38	0x00280263  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg33
; UARTx end address is: 0 (R0)
; addr end address is: 4 (R1)
0x0A3C	0x00300267  JMP	L___Lib_UART_UARTx_Read_Reg34
; regVal end address is: 8 (R2)
L___Lib_UART_UARTx_Read_Reg14:
;__Lib_UART.c, 955 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 956 :: 		
L_end_UARTx_Read_Reg:
0x0A40	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_Reg
__Lib_UART_UARTX_Write_Reg550:
;__Lib_UART.c, 1264 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1214	0x44504000  MOVE.L	R5, R0
0x1218	0x4440D00D  BEXTU.L	R4, R1, #256
0x121C	0x4431500D  BEXTU.L	R3, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 16 (R4)
; addr start address is: 12 (R3)
;__Lib_UART.c, 1266 :: 		
; tmpLCR start address is: 24 (R6)
0x1220	0x64600000  LDK.L	R6, #0
; tmpLCR1 start address is: 28 (R7)
0x1224	0x64700000  LDK.L	R7, #0
;__Lib_UART.c, 1268 :: 		
0x1228	0x00300548  JMP	L___Lib_UART_UARTX_Write_Reg55082
; addr end address is: 12 (R3)
; tmpLCR1 end address is: 28 (R7)
;__Lib_UART.c, 1270 :: 		
L___Lib_UART_UARTX_Write_Reg55084:
;__Lib_UART.c, 1273 :: 		
0x122C	0x4402C560  ADD.L	R0, R5, #86
0x1230	0xA8000000  LDI.B	R0, R0, #0
0x1234	0x44004804  AND.L	R0, R0, #128
0x1238	0x59E04802  CMP.B	R0, #128
0x123C	0x0020049D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550160
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1275 :: 		
0x1240	0x4412C560  ADD.L	R1, R5, #86
0x1244	0xA8608000  LDI.B	R6, R1, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1276 :: 		
0x1248	0x4402C550  ADD.L	R0, R5, #85
0x124C	0xA8000000  LDI.B	R0, R0, #0
0x1250	0x440047F4  AND.L	R0, R0, #127
0x1254	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1277 :: 		
0x1258	0x4402C560  ADD.L	R0, R5, #86
0x125C	0xA8000000  LDI.B	R0, R0, #0
0x1260	0x4410500D  BEXTU.L	R1, R0, #256
0x1264	0x64200027  LDK.L	R2, #39
0x1268	0x4402C000  MOVE.L	R0, R5
0x126C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1278 :: 		
0x1270	0x0030049D  JMP	L___Lib_UART_UARTX_Write_Reg55085
L___Lib_UART_UARTX_Write_Reg550160:
;__Lib_UART.c, 1273 :: 		
;__Lib_UART.c, 1278 :: 		
L___Lib_UART_UARTX_Write_Reg55085:
;__Lib_UART.c, 1280 :: 		
; tmpLCR start address is: 24 (R6)
0x1274	0x64200021  LDK.L	R2, #33
0x1278	0x4412500D  BEXTU.L	R1, R4, #256
; val end address is: 16 (R4)
0x127C	0x4402C000  MOVE.L	R0, R5
0x1280	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1283 :: 		
0x1284	0x44034804  AND.L	R0, R6, #128
0x1288	0x59E04802  CMP.B	R0, #128
0x128C	0x002004AC  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55086
;__Lib_UART.c, 1285 :: 		
0x1290	0x4402C560  ADD.L	R0, R5, #86
0x1294	0xB0030000  STI.B	R0, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1286 :: 		
0x1298	0x4402C560  ADD.L	R0, R5, #86
0x129C	0xA8000000  LDI.B	R0, R0, #0
0x12A0	0x4410500D  BEXTU.L	R1, R0, #256
0x12A4	0x64200027  LDK.L	R2, #39
0x12A8	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x12AC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1287 :: 		
L___Lib_UART_UARTX_Write_Reg55086:
;__Lib_UART.c, 1288 :: 		
0x12B0	0x00300555  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1291 :: 		
L___Lib_UART_UARTX_Write_Reg55087:
;__Lib_UART.c, 1295 :: 		
; tmpLCR start address is: 24 (R6)
; val start address is: 16 (R4)
; UARTx start address is: 20 (R5)
0x12B4	0x4402C560  ADD.L	R0, R5, #86
0x12B8	0xA8000000  LDI.B	R0, R0, #0
0x12BC	0x44004804  AND.L	R0, R0, #128
0x12C0	0x59E04802  CMP.B	R0, #128
0x12C4	0x002004BF  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550161
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1297 :: 		
0x12C8	0x4402C560  ADD.L	R0, R5, #86
0x12CC	0xA8600000  LDI.B	R6, R0, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1298 :: 		
0x12D0	0x4412C550  ADD.L	R1, R5, #85
0x12D4	0xA8108000  LDI.B	R1, R1, #0
0x12D8	0x4410C7F4  AND.L	R1, R1, #127
0x12DC	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1299 :: 		
0x12E0	0x4402C560  ADD.L	R0, R5, #86
0x12E4	0xA8000000  LDI.B	R0, R0, #0
0x12E8	0x4410500D  BEXTU.L	R1, R0, #256
0x12EC	0x64200027  LDK.L	R2, #39
0x12F0	0x4402C000  MOVE.L	R0, R5
0x12F4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1300 :: 		
0x12F8	0x003004BF  JMP	L___Lib_UART_UARTX_Write_Reg55088
L___Lib_UART_UARTX_Write_Reg550161:
;__Lib_UART.c, 1295 :: 		
;__Lib_UART.c, 1300 :: 		
L___Lib_UART_UARTX_Write_Reg55088:
;__Lib_UART.c, 1303 :: 		
; tmpLCR start address is: 24 (R6)
0x12FC	0x4402C540  ADD.L	R0, R5, #84
0x1300	0xA8000000  LDI.B	R0, R0, #0
0x1304	0x44004804  AND.L	R0, R0, #128
0x1308	0x59E04802  CMP.B	R0, #128
0x130C	0x002004CE  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55089
;__Lib_UART.c, 1306 :: 		
0x1310	0x6420002B  LDK.L	R2, #43
0x1314	0x64100000  LDK.L	R1, #0
0x1318	0x4402C000  MOVE.L	R0, R5
0x131C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1308 :: 		
0x1320	0x4402C540  ADD.L	R0, R5, #84
0x1324	0xA8000000  LDI.B	R0, R0, #0
0x1328	0x441047F4  AND.L	R1, R0, #127
0x132C	0x64200035  LDK.L	R2, #53
0x1330	0x4402C000  MOVE.L	R0, R5
0x1334	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1309 :: 		
L___Lib_UART_UARTX_Write_Reg55089:
;__Lib_UART.c, 1312 :: 		
0x1338	0x64200024  LDK.L	R2, #36
0x133C	0x4412500D  BEXTU.L	R1, R4, #256
; val end address is: 16 (R4)
0x1340	0x4402C000  MOVE.L	R0, R5
0x1344	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1315 :: 		
0x1348	0x4402C540  ADD.L	R0, R5, #84
0x134C	0xA8000000  LDI.B	R0, R0, #0
0x1350	0x44004804  AND.L	R0, R0, #128
0x1354	0x59E04802  CMP.B	R0, #128
0x1358	0x002004E1  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55090
;__Lib_UART.c, 1317 :: 		
0x135C	0x6420002B  LDK.L	R2, #43
0x1360	0x64100000  LDK.L	R1, #0
0x1364	0x4402C000  MOVE.L	R0, R5
0x1368	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1318 :: 		
0x136C	0x4402C540  ADD.L	R0, R5, #84
0x1370	0xA8000000  LDI.B	R0, R0, #0
0x1374	0x44104805  OR.L	R1, R0, #128
0x1378	0x64200035  LDK.L	R2, #53
0x137C	0x4402C000  MOVE.L	R0, R5
0x1380	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1319 :: 		
L___Lib_UART_UARTX_Write_Reg55090:
;__Lib_UART.c, 1322 :: 		
0x1384	0x44034804  AND.L	R0, R6, #128
0x1388	0x59E04802  CMP.B	R0, #128
0x138C	0x002004EC  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55091
;__Lib_UART.c, 1324 :: 		
0x1390	0x4402C560  ADD.L	R0, R5, #86
0x1394	0xB0030000  STI.B	R0, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1325 :: 		
0x1398	0x4402C560  ADD.L	R0, R5, #86
0x139C	0xA8000000  LDI.B	R0, R0, #0
0x13A0	0x4410500D  BEXTU.L	R1, R0, #256
0x13A4	0x64200027  LDK.L	R2, #39
0x13A8	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x13AC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1326 :: 		
L___Lib_UART_UARTX_Write_Reg55091:
;__Lib_UART.c, 1327 :: 		
0x13B0	0x00300555  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1330 :: 		
L___Lib_UART_UARTX_Write_Reg55092:
;__Lib_UART.c, 1331 :: 		
; tmpLCR start address is: 24 (R6)
; tmpLCR1 start address is: 28 (R7)
; addr start address is: 12 (R3)
; val start address is: 16 (R4)
; UARTx start address is: 20 (R5)
L___Lib_UART_UARTX_Write_Reg55093:
;__Lib_UART.c, 1332 :: 		
L___Lib_UART_UARTX_Write_Reg55094:
;__Lib_UART.c, 1336 :: 		
0x13B4	0x4402C560  ADD.L	R0, R5, #86
0x13B8	0xA8000000  LDI.B	R0, R0, #0
0x13BC	0x59E04BF2  CMP.B	R0, #191
0x13C0	0x002004FE  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550162
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1338 :: 		
0x13C4	0x4412C560  ADD.L	R1, R5, #86
0x13C8	0xA8608000  LDI.B	R6, R1, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1339 :: 		
0x13CC	0x4402C550  ADD.L	R0, R5, #85
0x13D0	0xA8000000  LDI.B	R0, R0, #0
0x13D4	0x440047F4  AND.L	R0, R0, #127
0x13D8	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1340 :: 		
0x13DC	0x4402C560  ADD.L	R0, R5, #86
0x13E0	0xA8000000  LDI.B	R0, R0, #0
0x13E4	0x4410500D  BEXTU.L	R1, R0, #256
0x13E8	0x64200027  LDK.L	R2, #39
0x13EC	0x4402C000  MOVE.L	R0, R5
0x13F0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1341 :: 		
0x13F4	0x003004FE  JMP	L___Lib_UART_UARTX_Write_Reg55095
L___Lib_UART_UARTX_Write_Reg550162:
;__Lib_UART.c, 1336 :: 		
;__Lib_UART.c, 1341 :: 		
L___Lib_UART_UARTX_Write_Reg55095:
;__Lib_UART.c, 1344 :: 		
; tmpLCR start address is: 24 (R6)
0x13F8	0x59E1C262  CMP.B	R3, #38
0x13FC	0x00200513  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550164
;__Lib_UART.c, 1347 :: 		
0x1400	0x4402C560  ADD.L	R0, R5, #86
0x1404	0xA8000000  LDI.B	R0, R0, #0
0x1408	0x44004804  AND.L	R0, R0, #128
0x140C	0x59E04002  CMP.B	R0, #0
0x1410	0x00200512  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550163
; tmpLCR1 end address is: 28 (R7)
;__Lib_UART.c, 1349 :: 		
0x1414	0x4412C560  ADD.L	R1, R5, #86
0x1418	0xA8708000  LDI.B	R7, R1, #0
; tmpLCR1 start address is: 28 (R7)
;__Lib_UART.c, 1350 :: 		
0x141C	0x4402C550  ADD.L	R0, R5, #85
0x1420	0xA8000000  LDI.B	R0, R0, #0
0x1424	0x44004805  OR.L	R0, R0, #128
0x1428	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1351 :: 		
0x142C	0x4402C560  ADD.L	R0, R5, #86
0x1430	0xA8000000  LDI.B	R0, R0, #0
0x1434	0x4410500D  BEXTU.L	R1, R0, #256
0x1438	0x64200027  LDK.L	R2, #39
0x143C	0x4402C000  MOVE.L	R0, R5
0x1440	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR1 end address is: 28 (R7)
;__Lib_UART.c, 1352 :: 		
0x1444	0x00300512  JMP	L___Lib_UART_UARTX_Write_Reg55097
L___Lib_UART_UARTX_Write_Reg550163:
;__Lib_UART.c, 1347 :: 		
;__Lib_UART.c, 1352 :: 		
L___Lib_UART_UARTX_Write_Reg55097:
;__Lib_UART.c, 1353 :: 		
; tmpLCR1 start address is: 28 (R7)
; tmpLCR1 end address is: 28 (R7)
0x1448	0x00300513  JMP	L___Lib_UART_UARTX_Write_Reg55096
L___Lib_UART_UARTX_Write_Reg550164:
;__Lib_UART.c, 1344 :: 		
;__Lib_UART.c, 1353 :: 		
L___Lib_UART_UARTX_Write_Reg55096:
;__Lib_UART.c, 1356 :: 		
; tmpLCR1 start address is: 28 (R7)
0x144C	0x4421D00D  BEXTU.L	R2, R3, #256
0x1450	0x4421500D  BEXTU.L	R2, R2, #256
0x1454	0x4412500D  BEXTU.L	R1, R4, #256
; val end address is: 16 (R4)
0x1458	0x4402C000  MOVE.L	R0, R5
0x145C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1358 :: 		
0x1460	0x59E1C262  CMP.B	R3, #38
0x1464	0x00200525  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55098
; addr end address is: 12 (R3)
;__Lib_UART.c, 1360 :: 		
0x1468	0x4403C804  AND.L	R0, R7, #128
0x146C	0x59E04002  CMP.B	R0, #0
0x1470	0x00200525  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55099
;__Lib_UART.c, 1362 :: 		
0x1474	0x4402C560  ADD.L	R0, R5, #86
0x1478	0xB0038000  STI.B	R0, #0, R7
; tmpLCR1 end address is: 28 (R7)
;__Lib_UART.c, 1363 :: 		
0x147C	0x4402C560  ADD.L	R0, R5, #86
0x1480	0xA8000000  LDI.B	R0, R0, #0
0x1484	0x4410500D  BEXTU.L	R1, R0, #256
0x1488	0x64200027  LDK.L	R2, #39
0x148C	0x4402C000  MOVE.L	R0, R5
0x1490	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1364 :: 		
L___Lib_UART_UARTX_Write_Reg55099:
;__Lib_UART.c, 1365 :: 		
L___Lib_UART_UARTX_Write_Reg55098:
;__Lib_UART.c, 1368 :: 		
0x1494	0x59E34BF2  CMP.B	R6, #191
0x1498	0x0020052F  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550100
;__Lib_UART.c, 1370 :: 		
0x149C	0x4402C560  ADD.L	R0, R5, #86
0x14A0	0xB0030000  STI.B	R0, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1371 :: 		
0x14A4	0x4402C560  ADD.L	R0, R5, #86
0x14A8	0xA8000000  LDI.B	R0, R0, #0
0x14AC	0x4410500D  BEXTU.L	R1, R0, #256
0x14B0	0x64200027  LDK.L	R2, #39
0x14B4	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x14B8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1372 :: 		
L___Lib_UART_UARTX_Write_Reg550100:
;__Lib_UART.c, 1373 :: 		
0x14BC	0x00300555  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1376 :: 		
L___Lib_UART_UARTX_Write_Reg550101:
;__Lib_UART.c, 1381 :: 		
; addr start address is: 12 (R3)
; val start address is: 16 (R4)
; UARTx start address is: 20 (R5)
0x14C0	0x4402C560  ADD.L	R0, R5, #86
0x14C4	0xB0020000  STI.B	R0, #0, R4
; val end address is: 16 (R4)
;__Lib_UART.c, 1382 :: 		
0x14C8	0x4421D00D  BEXTU.L	R2, R3, #256
; addr end address is: 12 (R3)
0x14CC	0x4402C560  ADD.L	R0, R5, #86
0x14D0	0xA8000000  LDI.B	R0, R0, #0
0x14D4	0x4410500D  BEXTU.L	R1, R0, #256
0x14D8	0x4421500D  BEXTU.L	R2, R2, #256
0x14DC	0x4402C000  MOVE.L	R0, R5
0x14E0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1384 :: 		
0x14E4	0x4402C560  ADD.L	R0, R5, #86
0x14E8	0xA8000000  LDI.B	R0, R0, #0
0x14EC	0x59E04BF2  CMP.B	R0, #191
0x14F0	0x00200542  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550102
;__Lib_UART.c, 1386 :: 		
0x14F4	0x4402C550  ADD.L	R0, R5, #85
; UARTx end address is: 20 (R5)
0x14F8	0xA8100000  LDI.B	R1, R0, #0
0x14FC	0x4410C805  OR.L	R1, R1, #128
0x1500	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1387 :: 		
0x1504	0x00300546  JMP	L___Lib_UART_UARTX_Write_Reg550103
L___Lib_UART_UARTX_Write_Reg550102:
;__Lib_UART.c, 1390 :: 		
; UARTx start address is: 20 (R5)
0x1508	0x4402C550  ADD.L	R0, R5, #85
0x150C	0x4412C560  ADD.L	R1, R5, #86
; UARTx end address is: 20 (R5)
0x1510	0xA8108000  LDI.B	R1, R1, #0
0x1514	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1391 :: 		
L___Lib_UART_UARTX_Write_Reg550103:
;__Lib_UART.c, 1392 :: 		
0x1518	0x00300555  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1395 :: 		
L___Lib_UART_UARTX_Write_Reg550104:
;__Lib_UART.c, 1397 :: 		
0x151C	0x00300555  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1398 :: 		
L___Lib_UART_UARTX_Write_Reg55082:
; tmpLCR start address is: 24 (R6)
; tmpLCR1 start address is: 28 (R7)
; addr start address is: 12 (R3)
; val start address is: 16 (R4)
; UARTx start address is: 20 (R5)
0x1520	0x59E1C212  CMP.B	R3, #33
0x1524	0x0028048B  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55084
0x1528	0x59E1C242  CMP.B	R3, #36
0x152C	0x002804AD  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55087
0x1530	0x59E1C262  CMP.B	R3, #38
0x1534	0x002804ED  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55092
0x1538	0x59E1C282  CMP.B	R3, #40
0x153C	0x002804ED  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55093
0x1540	0x59E1C2B2  CMP.B	R3, #43
0x1544	0x002804ED  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55094
; tmpLCR1 end address is: 28 (R7)
; tmpLCR end address is: 24 (R6)
0x1548	0x59E1C272  CMP.B	R3, #39
0x154C	0x00280530  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg550101
; UARTx end address is: 20 (R5)
; val end address is: 16 (R4)
; addr end address is: 12 (R3)
0x1550	0x00300547  JMP	L___Lib_UART_UARTX_Write_Reg550104
L___Lib_UART_UARTX_Write_Reg55083:
;__Lib_UART.c, 1400 :: 		
;__Lib_UART.c, 1401 :: 		
L_end_UARTX_Write_Reg550:
0x1554	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Write_Reg550
__Lib_UART_UARTx_Set_Baud_Rate:
;__Lib_UART.c, 1636 :: 		
; clk_freq start address is: 8 (R2)
; baudrate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1558	0x44604000  MOVE.L	R6, R0
0x155C	0x4480C000  MOVE.L	R8, R1
0x1560	0x44714000  MOVE.L	R7, R2
; clk_freq end address is: 8 (R2)
; baudrate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
; baudrate start address is: 32 (R8)
; clk_freq start address is: 28 (R7)
;__Lib_UART.c, 1642 :: 		
0x1564	0x64100028  LDK.L	R1, #40
0x1568	0x44034000  MOVE.L	R0, R6
0x156C	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1570	0x44004804  AND.L	R0, R0, #128
0x1574	0x59E04002  CMP.B	R0, #0
0x1578	0x00280567  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Baud_Rate112
;__Lib_UART.c, 1644 :: 		
0x157C	0x64100001  LDK.L	R1, #1
0x1580	0x44034000  MOVE.L	R0, R6
0x1584	0x003402FC  CALL	__Lib_UART_UARTx_Read_ICR+0
0x1588	0x44904039  LSHR.L	R9, R0, #3
0x158C	0x4494D00D  BEXTU.L	R9, R9, #256
0x1590	0x4494C1F4  AND.L	R9, R9, #31
0x1594	0x4494D00D  BEXTU.L	R9, R9, #256
; prescaler start address is: 36 (R9)
;__Lib_UART.c, 1645 :: 		
; prescaler end address is: 36 (R9)
0x1598	0x00300568  JMP	L___Lib_UART_UARTx_Set_Baud_Rate113
L___Lib_UART_UARTx_Set_Baud_Rate112:
;__Lib_UART.c, 1648 :: 		
; prescaler start address is: 36 (R9)
0x159C	0x64900001  LDK.L	R9, #1
; prescaler end address is: 36 (R9)
;__Lib_UART.c, 1649 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate113:
;__Lib_UART.c, 1652 :: 		
; prescaler start address is: 36 (R9)
0x15A0	0x64100002  LDK.L	R1, #2
0x15A4	0x44034000  MOVE.L	R0, R6
0x15A8	0x003402FC  CALL	__Lib_UART_UARTx_Read_ICR+0
0x15AC	0x441040F4  AND.L	R1, R0, #15
; sample_clock start address is: 0 (R0)
0x15B0	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_UART.c, 1653 :: 		
0x15B4	0x59E0C032  CMP.B	R1, #3
0x15B8	0x01A80571  JMPC	R30, A, #1, L___Lib_UART_UARTx_Set_Baud_Rate171
;__Lib_UART.c, 1655 :: 		
0x15BC	0x64000010  LDK.L	R0, #16
; sample_clock end address is: 0 (R0)
;__Lib_UART.c, 1656 :: 		
0x15C0	0x00300571  JMP	L___Lib_UART_UARTx_Set_Baud_Rate114
L___Lib_UART_UARTx_Set_Baud_Rate171:
;__Lib_UART.c, 1653 :: 		
;__Lib_UART.c, 1656 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate114:
;__Lib_UART.c, 1659 :: 		
; sample_clock start address is: 0 (R0)
0x15C4	0x4410500D  BEXTU.L	R1, R0, #256
; sample_clock end address is: 0 (R0)
0x15C8	0xF4008088  MUL.L	R0, R1, R8
; baudrate end address is: 32 (R8)
0x15CC	0x4414D00D  BEXTU.L	R1, R9, #256
; prescaler end address is: 36 (R9)
0x15D0	0xF4000018  MUL.L	R0, R0, R1
0x15D4	0xF4038000  UDIV.L	R0, R7, R0
; clk_freq end address is: 28 (R7)
; divisior start address is: 28 (R7)
0x15D8	0x4470400D  BEXTU.L	R7, R0, #0
;__Lib_UART.c, 1660 :: 		
0x15DC	0x4400400D  BEXTU.L	R0, R0, #0
0x15E0	0x44004089  LSHR.L	R0, R0, #8
0x15E4	0x4400400D  BEXTU.L	R0, R0, #0
0x15E8	0x44104FF4  AND.L	R1, R0, #255
0x15EC	0x4410D00D  BEXTU.L	R1, R1, #256
0x15F0	0x44034000  MOVE.L	R0, R6
0x15F4	0x00340082  CALL	__Lib_UART_UARTx_Write_RegDLM+0
;__Lib_UART.c, 1661 :: 		
0x15F8	0x4413CFF4  AND.L	R1, R7, #255
; divisior end address is: 28 (R7)
0x15FC	0x4410D00D  BEXTU.L	R1, R1, #256
0x1600	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x1604	0x0034009E  CALL	__Lib_UART_UARTx_Write_RegDLL+0
;__Lib_UART.c, 1663 :: 		
L_end_UARTx_Set_Baud_Rate:
0x1608	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Baud_Rate
__Lib_UART_UARTX_Read_Reg550:
;__Lib_UART.c, 1043 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x02E8	0x44404000  MOVE.L	R4, R0
0x02EC	0x4430D00D  BEXTU.L	R3, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 12 (R3)
;__Lib_UART.c, 1045 :: 		
; tmpLCR start address is: 20 (R5)
0x02F0	0x64500000  LDK.L	R5, #0
; regVal start address is: 0 (R0)
0x02F4	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1047 :: 		
0x02F8	0x003001DC  JMP	L___Lib_UART_UARTX_Read_Reg55053
; addr end address is: 12 (R3)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1049 :: 		
L___Lib_UART_UARTX_Read_Reg55055:
;__Lib_UART.c, 1052 :: 		
0x02FC	0x44024560  ADD.L	R0, R4, #86
0x0300	0xA8000000  LDI.B	R0, R0, #0
0x0304	0x44004804  AND.L	R0, R0, #128
0x0308	0x59E04802  CMP.B	R0, #128
0x030C	0x002000D1  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550166
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1054 :: 		
0x0310	0x44124560  ADD.L	R1, R4, #86
0x0314	0xA8508000  LDI.B	R5, R1, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1055 :: 		
0x0318	0x44024550  ADD.L	R0, R4, #85
0x031C	0xA8000000  LDI.B	R0, R0, #0
0x0320	0x440047F4  AND.L	R0, R0, #127
0x0324	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1056 :: 		
0x0328	0x44024560  ADD.L	R0, R4, #86
0x032C	0xA8000000  LDI.B	R0, R0, #0
0x0330	0x4410500D  BEXTU.L	R1, R0, #256
0x0334	0x64200027  LDK.L	R2, #39
0x0338	0x44024000  MOVE.L	R0, R4
0x033C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1057 :: 		
0x0340	0x003000D1  JMP	L___Lib_UART_UARTX_Read_Reg55056
L___Lib_UART_UARTX_Read_Reg550166:
;__Lib_UART.c, 1052 :: 		
;__Lib_UART.c, 1057 :: 		
L___Lib_UART_UARTX_Read_Reg55056:
;__Lib_UART.c, 1060 :: 		
; tmpLCR start address is: 20 (R5)
0x0344	0x64100020  LDK.L	R1, #32
0x0348	0x44024000  MOVE.L	R0, R4
0x034C	0x0034021A  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 12 (R3)
0x0350	0x4430500D  BEXTU.L	R3, R0, #256
;__Lib_UART.c, 1063 :: 		
0x0354	0x4402C804  AND.L	R0, R5, #128
0x0358	0x59E04802  CMP.B	R0, #128
0x035C	0x002000E0  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55057
;__Lib_UART.c, 1065 :: 		
0x0360	0x44024560  ADD.L	R0, R4, #86
0x0364	0xB0028000  STI.B	R0, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1066 :: 		
0x0368	0x44024560  ADD.L	R0, R4, #86
0x036C	0xA8000000  LDI.B	R0, R0, #0
0x0370	0x4410500D  BEXTU.L	R1, R0, #256
0x0374	0x64200027  LDK.L	R2, #39
0x0378	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x037C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1067 :: 		
L___Lib_UART_UARTX_Read_Reg55057:
;__Lib_UART.c, 1068 :: 		
0x0380	0x4401D00D  BEXTU.L	R0, R3, #256
; regVal end address is: 12 (R3)
0x0384	0x003001ED  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1071 :: 		
L___Lib_UART_UARTX_Read_Reg55058:
;__Lib_UART.c, 1074 :: 		
; tmpLCR start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x0388	0x44024560  ADD.L	R0, R4, #86
0x038C	0xA8000000  LDI.B	R0, R0, #0
0x0390	0x44004804  AND.L	R0, R0, #128
0x0394	0x59E04802  CMP.B	R0, #128
0x0398	0x002000F4  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550167
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1076 :: 		
0x039C	0x44124560  ADD.L	R1, R4, #86
0x03A0	0xA8508000  LDI.B	R5, R1, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1077 :: 		
0x03A4	0x44024550  ADD.L	R0, R4, #85
0x03A8	0xA8000000  LDI.B	R0, R0, #0
0x03AC	0x440047F4  AND.L	R0, R0, #127
0x03B0	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1078 :: 		
0x03B4	0x44024560  ADD.L	R0, R4, #86
0x03B8	0xA8000000  LDI.B	R0, R0, #0
0x03BC	0x4410500D  BEXTU.L	R1, R0, #256
0x03C0	0x64200027  LDK.L	R2, #39
0x03C4	0x44024000  MOVE.L	R0, R4
0x03C8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1079 :: 		
0x03CC	0x003000F4  JMP	L___Lib_UART_UARTX_Read_Reg55059
L___Lib_UART_UARTX_Read_Reg550167:
;__Lib_UART.c, 1074 :: 		
;__Lib_UART.c, 1079 :: 		
L___Lib_UART_UARTX_Read_Reg55059:
;__Lib_UART.c, 1082 :: 		
; tmpLCR start address is: 20 (R5)
0x03D0	0x44024540  ADD.L	R0, R4, #84
0x03D4	0xA8000000  LDI.B	R0, R0, #0
0x03D8	0x44004804  AND.L	R0, R0, #128
0x03DC	0x59E04802  CMP.B	R0, #128
0x03E0	0x00200103  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55060
;__Lib_UART.c, 1085 :: 		
0x03E4	0x6420002B  LDK.L	R2, #43
0x03E8	0x64100000  LDK.L	R1, #0
0x03EC	0x44024000  MOVE.L	R0, R4
0x03F0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1088 :: 		
0x03F4	0x44024540  ADD.L	R0, R4, #84
0x03F8	0xA8000000  LDI.B	R0, R0, #0
0x03FC	0x441047F4  AND.L	R1, R0, #127
0x0400	0x64200035  LDK.L	R2, #53
0x0404	0x44024000  MOVE.L	R0, R4
0x0408	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1089 :: 		
L___Lib_UART_UARTX_Read_Reg55060:
;__Lib_UART.c, 1092 :: 		
0x040C	0x64100024  LDK.L	R1, #36
0x0410	0x44024000  MOVE.L	R0, R4
0x0414	0x0034021A  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 12 (R3)
0x0418	0x4430500D  BEXTU.L	R3, R0, #256
;__Lib_UART.c, 1094 :: 		
0x041C	0x44024540  ADD.L	R0, R4, #84
0x0420	0xA8000000  LDI.B	R0, R0, #0
0x0424	0x44004804  AND.L	R0, R0, #128
0x0428	0x59E04802  CMP.B	R0, #128
0x042C	0x00200116  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55061
;__Lib_UART.c, 1097 :: 		
0x0430	0x6420002B  LDK.L	R2, #43
0x0434	0x64100000  LDK.L	R1, #0
0x0438	0x44024000  MOVE.L	R0, R4
0x043C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1100 :: 		
0x0440	0x44024540  ADD.L	R0, R4, #84
0x0444	0xA8000000  LDI.B	R0, R0, #0
0x0448	0x44104805  OR.L	R1, R0, #128
0x044C	0x64200035  LDK.L	R2, #53
0x0450	0x44024000  MOVE.L	R0, R4
0x0454	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1101 :: 		
L___Lib_UART_UARTX_Read_Reg55061:
;__Lib_UART.c, 1104 :: 		
0x0458	0x4402C804  AND.L	R0, R5, #128
0x045C	0x59E04802  CMP.B	R0, #128
0x0460	0x00200121  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55062
;__Lib_UART.c, 1106 :: 		
0x0464	0x44024560  ADD.L	R0, R4, #86
0x0468	0xB0028000  STI.B	R0, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1107 :: 		
0x046C	0x44024560  ADD.L	R0, R4, #86
0x0470	0xA8000000  LDI.B	R0, R0, #0
0x0474	0x4410500D  BEXTU.L	R1, R0, #256
0x0478	0x64200027  LDK.L	R2, #39
0x047C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0480	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1108 :: 		
L___Lib_UART_UARTX_Read_Reg55062:
;__Lib_UART.c, 1109 :: 		
0x0484	0x4401D00D  BEXTU.L	R0, R3, #256
; regVal end address is: 12 (R3)
0x0488	0x003001ED  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1112 :: 		
L___Lib_UART_UARTX_Read_Reg55063:
;__Lib_UART.c, 1113 :: 		
; tmpLCR start address is: 20 (R5)
; addr start address is: 12 (R3)
; UARTx start address is: 16 (R4)
L___Lib_UART_UARTX_Read_Reg55064:
;__Lib_UART.c, 1114 :: 		
L___Lib_UART_UARTX_Read_Reg55065:
;__Lib_UART.c, 1118 :: 		
0x048C	0x44024560  ADD.L	R0, R4, #86
0x0490	0xA8000000  LDI.B	R0, R0, #0
0x0494	0x59E04BF2  CMP.B	R0, #191
0x0498	0x00200134  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550168
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1120 :: 		
0x049C	0x44024560  ADD.L	R0, R4, #86
0x04A0	0xA8500000  LDI.B	R5, R0, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1121 :: 		
0x04A4	0x44124550  ADD.L	R1, R4, #85
0x04A8	0xA8108000  LDI.B	R1, R1, #0
0x04AC	0x4410C7F4  AND.L	R1, R1, #127
0x04B0	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1122 :: 		
0x04B4	0x44024560  ADD.L	R0, R4, #86
0x04B8	0xA8000000  LDI.B	R0, R0, #0
0x04BC	0x4410500D  BEXTU.L	R1, R0, #256
0x04C0	0x64200027  LDK.L	R2, #39
0x04C4	0x44024000  MOVE.L	R0, R4
0x04C8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1123 :: 		
0x04CC	0x00300134  JMP	L___Lib_UART_UARTX_Read_Reg55066
L___Lib_UART_UARTX_Read_Reg550168:
;__Lib_UART.c, 1118 :: 		
;__Lib_UART.c, 1123 :: 		
L___Lib_UART_UARTX_Read_Reg55066:
;__Lib_UART.c, 1126 :: 		
; tmpLCR start address is: 20 (R5)
0x04D0	0x4411D00D  BEXTU.L	R1, R3, #256
; addr end address is: 12 (R3)
0x04D4	0x4410D00D  BEXTU.L	R1, R1, #256
0x04D8	0x44024000  MOVE.L	R0, R4
0x04DC	0x0034021A  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 12 (R3)
0x04E0	0x4430500D  BEXTU.L	R3, R0, #256
;__Lib_UART.c, 1129 :: 		
0x04E4	0x59E2CBF2  CMP.B	R5, #191
0x04E8	0x00200143  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55067
;__Lib_UART.c, 1131 :: 		
0x04EC	0x44024560  ADD.L	R0, R4, #86
0x04F0	0xB0028000  STI.B	R0, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1132 :: 		
0x04F4	0x44024560  ADD.L	R0, R4, #86
0x04F8	0xA8000000  LDI.B	R0, R0, #0
0x04FC	0x4410500D  BEXTU.L	R1, R0, #256
0x0500	0x64200027  LDK.L	R2, #39
0x0504	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0508	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1133 :: 		
L___Lib_UART_UARTX_Read_Reg55067:
;__Lib_UART.c, 1134 :: 		
0x050C	0x4401D00D  BEXTU.L	R0, R3, #256
; regVal end address is: 12 (R3)
0x0510	0x003001ED  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1137 :: 		
L___Lib_UART_UARTX_Read_Reg55068:
;__Lib_UART.c, 1145 :: 		
; UARTx start address is: 16 (R4)
0x0514	0x44024560  ADD.L	R0, R4, #86
0x0518	0xA8000000  LDI.B	R0, R0, #0
0x051C	0x4410500D  BEXTU.L	R1, R0, #256
0x0520	0x64200027  LDK.L	R2, #39
0x0524	0x44024000  MOVE.L	R0, R4
0x0528	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1146 :: 		
0x052C	0x44024560  ADD.L	R0, R4, #86
0x0530	0xA8000000  LDI.B	R0, R0, #0
0x0534	0x59E04BF2  CMP.B	R0, #191
0x0538	0x00200154  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55069
;__Lib_UART.c, 1148 :: 		
0x053C	0x44024550  ADD.L	R0, R4, #85
0x0540	0xA8100000  LDI.B	R1, R0, #0
0x0544	0x4410C805  OR.L	R1, R1, #128
0x0548	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1149 :: 		
0x054C	0x00300158  JMP	L___Lib_UART_UARTX_Read_Reg55070
L___Lib_UART_UARTX_Read_Reg55069:
;__Lib_UART.c, 1152 :: 		
0x0550	0x44124550  ADD.L	R1, R4, #85
0x0554	0x44024560  ADD.L	R0, R4, #86
0x0558	0xA8000000  LDI.B	R0, R0, #0
0x055C	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1153 :: 		
L___Lib_UART_UARTX_Read_Reg55070:
;__Lib_UART.c, 1155 :: 		
0x0560	0x44024550  ADD.L	R0, R4, #85
; UARTx end address is: 16 (R4)
0x0564	0xA8000000  LDI.B	R0, R0, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 1156 :: 		
; regVal end address is: 0 (R0)
0x0568	0x003001ED  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1159 :: 		
L___Lib_UART_UARTX_Read_Reg55071:
;__Lib_UART.c, 1166 :: 		
; tmpLCR start address is: 20 (R5)
; addr start address is: 12 (R3)
; UARTx start address is: 16 (R4)
0x056C	0x44024560  ADD.L	R0, R4, #86
0x0570	0xA8000000  LDI.B	R0, R0, #0
0x0574	0x59E04BF2  CMP.B	R0, #191
0x0578	0x0020016C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550169
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1168 :: 		
0x057C	0x44124560  ADD.L	R1, R4, #86
0x0580	0xA8508000  LDI.B	R5, R1, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1169 :: 		
0x0584	0x44024550  ADD.L	R0, R4, #85
0x0588	0xA8000000  LDI.B	R0, R0, #0
0x058C	0x440047F4  AND.L	R0, R0, #127
0x0590	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1170 :: 		
0x0594	0x44024560  ADD.L	R0, R4, #86
0x0598	0xA8000000  LDI.B	R0, R0, #0
0x059C	0x4410500D  BEXTU.L	R1, R0, #256
0x05A0	0x64200027  LDK.L	R2, #39
0x05A4	0x44024000  MOVE.L	R0, R4
0x05A8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1171 :: 		
0x05AC	0x0030016C  JMP	L___Lib_UART_UARTX_Read_Reg55072
L___Lib_UART_UARTX_Read_Reg550169:
;__Lib_UART.c, 1166 :: 		
;__Lib_UART.c, 1171 :: 		
L___Lib_UART_UARTX_Read_Reg55072:
;__Lib_UART.c, 1174 :: 		
; tmpLCR start address is: 20 (R5)
0x05B0	0x44024540  ADD.L	R0, R4, #84
0x05B4	0xA8000000  LDI.B	R0, R0, #0
0x05B8	0x44004804  AND.L	R0, R0, #128
0x05BC	0x59E04802  CMP.B	R0, #128
0x05C0	0x0020017B  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55073
;__Lib_UART.c, 1177 :: 		
0x05C4	0x6420002B  LDK.L	R2, #43
0x05C8	0x64100000  LDK.L	R1, #0
0x05CC	0x44024000  MOVE.L	R0, R4
0x05D0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1179 :: 		
0x05D4	0x44024540  ADD.L	R0, R4, #84
0x05D8	0xA8000000  LDI.B	R0, R0, #0
0x05DC	0x441047F4  AND.L	R1, R0, #127
0x05E0	0x64200035  LDK.L	R2, #53
0x05E4	0x44024000  MOVE.L	R0, R4
0x05E8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1180 :: 		
L___Lib_UART_UARTX_Read_Reg55073:
;__Lib_UART.c, 1183 :: 		
0x05EC	0x4411D00D  BEXTU.L	R1, R3, #256
; addr end address is: 12 (R3)
0x05F0	0x4410D00D  BEXTU.L	R1, R1, #256
0x05F4	0x44024000  MOVE.L	R0, R4
0x05F8	0x0034021A  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 12 (R3)
0x05FC	0x4430500D  BEXTU.L	R3, R0, #256
;__Lib_UART.c, 1186 :: 		
0x0600	0x44024540  ADD.L	R0, R4, #84
0x0604	0xA8000000  LDI.B	R0, R0, #0
0x0608	0x44004804  AND.L	R0, R0, #128
0x060C	0x59E04802  CMP.B	R0, #128
0x0610	0x0020018F  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55074
;__Lib_UART.c, 1188 :: 		
0x0614	0x6420002B  LDK.L	R2, #43
0x0618	0x64100000  LDK.L	R1, #0
0x061C	0x44024000  MOVE.L	R0, R4
0x0620	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1189 :: 		
0x0624	0x44024540  ADD.L	R0, R4, #84
0x0628	0xA8000000  LDI.B	R0, R0, #0
0x062C	0x44104805  OR.L	R1, R0, #128
0x0630	0x64200035  LDK.L	R2, #53
0x0634	0x44024000  MOVE.L	R0, R4
0x0638	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1190 :: 		
L___Lib_UART_UARTX_Read_Reg55074:
;__Lib_UART.c, 1193 :: 		
0x063C	0x59E2CBF2  CMP.B	R5, #191
0x0640	0x00200199  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55075
;__Lib_UART.c, 1195 :: 		
0x0644	0x44024560  ADD.L	R0, R4, #86
0x0648	0xB0028000  STI.B	R0, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1196 :: 		
0x064C	0x44024560  ADD.L	R0, R4, #86
0x0650	0xA8000000  LDI.B	R0, R0, #0
0x0654	0x4410500D  BEXTU.L	R1, R0, #256
0x0658	0x64200027  LDK.L	R2, #39
0x065C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0660	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1197 :: 		
L___Lib_UART_UARTX_Read_Reg55075:
;__Lib_UART.c, 1198 :: 		
0x0664	0x4401D00D  BEXTU.L	R0, R3, #256
; regVal end address is: 12 (R3)
0x0668	0x003001ED  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1201 :: 		
L___Lib_UART_UARTX_Read_Reg55076:
;__Lib_UART.c, 1208 :: 		
; tmpLCR start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x066C	0x44024560  ADD.L	R0, R4, #86
0x0670	0xA8000000  LDI.B	R0, R0, #0
0x0674	0x59E04BF2  CMP.B	R0, #191
0x0678	0x002001AC  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550170
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1210 :: 		
0x067C	0x44124560  ADD.L	R1, R4, #86
0x0680	0xA8508000  LDI.B	R5, R1, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1211 :: 		
0x0684	0x44024550  ADD.L	R0, R4, #85
0x0688	0xA8000000  LDI.B	R0, R0, #0
0x068C	0x440047F4  AND.L	R0, R0, #127
0x0690	0xB0100000  STI.B	R1, #0, R0
;__Lib_UART.c, 1212 :: 		
0x0694	0x44024560  ADD.L	R0, R4, #86
0x0698	0xA8000000  LDI.B	R0, R0, #0
0x069C	0x4410500D  BEXTU.L	R1, R0, #256
0x06A0	0x64200027  LDK.L	R2, #39
0x06A4	0x44024000  MOVE.L	R0, R4
0x06A8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1213 :: 		
0x06AC	0x003001AC  JMP	L___Lib_UART_UARTX_Read_Reg55077
L___Lib_UART_UARTX_Read_Reg550170:
;__Lib_UART.c, 1208 :: 		
;__Lib_UART.c, 1213 :: 		
L___Lib_UART_UARTX_Read_Reg55077:
;__Lib_UART.c, 1215 :: 		
; tmpLCR start address is: 20 (R5)
0x06B0	0x44024540  ADD.L	R0, R4, #84
0x06B4	0xA8000000  LDI.B	R0, R0, #0
0x06B8	0x44004404  AND.L	R0, R0, #64
0x06BC	0x59E04402  CMP.B	R0, #64
0x06C0	0x002001BC  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55078
;__Lib_UART.c, 1218 :: 		
0x06C4	0x6420002B  LDK.L	R2, #43
0x06C8	0x64100000  LDK.L	R1, #0
0x06CC	0x44024000  MOVE.L	R0, R4
0x06D0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1220 :: 		
0x06D4	0x44024540  ADD.L	R0, R4, #84
0x06D8	0xA8000000  LDI.B	R0, R0, #0
0x06DC	0x44107BF4  AND.L	R1, R0, #-65
0x06E0	0x64200035  LDK.L	R2, #53
0x06E4	0x4410D00D  BEXTU.L	R1, R1, #256
0x06E8	0x44024000  MOVE.L	R0, R4
0x06EC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1221 :: 		
L___Lib_UART_UARTX_Read_Reg55078:
;__Lib_UART.c, 1224 :: 		
0x06F0	0x64100029  LDK.L	R1, #41
0x06F4	0x44024000  MOVE.L	R0, R4
0x06F8	0x0034021A  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 12 (R3)
0x06FC	0x4430500D  BEXTU.L	R3, R0, #256
;__Lib_UART.c, 1226 :: 		
0x0700	0x44024540  ADD.L	R0, R4, #84
0x0704	0xA8000000  LDI.B	R0, R0, #0
0x0708	0x44004404  AND.L	R0, R0, #64
0x070C	0x59E04402  CMP.B	R0, #64
0x0710	0x002001CF  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55079
;__Lib_UART.c, 1229 :: 		
0x0714	0x6420002B  LDK.L	R2, #43
0x0718	0x64100000  LDK.L	R1, #0
0x071C	0x44024000  MOVE.L	R0, R4
0x0720	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1231 :: 		
0x0724	0x44024540  ADD.L	R0, R4, #84
0x0728	0xA8000000  LDI.B	R0, R0, #0
0x072C	0x44104405  OR.L	R1, R0, #64
0x0730	0x64200035  LDK.L	R2, #53
0x0734	0x44024000  MOVE.L	R0, R4
0x0738	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1232 :: 		
L___Lib_UART_UARTX_Read_Reg55079:
;__Lib_UART.c, 1235 :: 		
0x073C	0x59E2CBF2  CMP.B	R5, #191
0x0740	0x002001D9  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55080
;__Lib_UART.c, 1237 :: 		
0x0744	0x44024560  ADD.L	R0, R4, #86
0x0748	0xB0028000  STI.B	R0, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1238 :: 		
0x074C	0x44024560  ADD.L	R0, R4, #86
0x0750	0xA8000000  LDI.B	R0, R0, #0
0x0754	0x4410500D  BEXTU.L	R1, R0, #256
0x0758	0x64200027  LDK.L	R2, #39
0x075C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0760	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1239 :: 		
L___Lib_UART_UARTX_Read_Reg55080:
;__Lib_UART.c, 1240 :: 		
0x0764	0x4401D00D  BEXTU.L	R0, R3, #256
; regVal end address is: 12 (R3)
0x0768	0x003001ED  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1243 :: 		
L___Lib_UART_UARTX_Read_Reg55081:
;__Lib_UART.c, 1244 :: 		
; regVal start address is: 0 (R0)
0x076C	0x003001ED  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1245 :: 		
L___Lib_UART_UARTX_Read_Reg55053:
; tmpLCR start address is: 20 (R5)
; addr start address is: 12 (R3)
; UARTx start address is: 16 (R4)
0x0770	0x59E1C202  CMP.B	R3, #32
0x0774	0x002800BF  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55055
0x0778	0x59E1C242  CMP.B	R3, #36
0x077C	0x002800E2  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55058
0x0780	0x59E1C252  CMP.B	R3, #37
0x0784	0x00280123  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55063
0x0788	0x59E1C2A2  CMP.B	R3, #42
0x078C	0x00280123  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55064
0x0790	0x59E1C2B2  CMP.B	R3, #43
0x0794	0x00280123  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55065
0x0798	0x59E1C272  CMP.B	R3, #39
0x079C	0x00280145  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55068
0x07A0	0x59E1C282  CMP.B	R3, #40
0x07A4	0x0028015B  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55071
0x07A8	0x59E1C292  CMP.B	R3, #41
0x07AC	0x0028019B  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55076
; UARTx end address is: 16 (R4)
; addr end address is: 12 (R3)
; tmpLCR end address is: 20 (R5)
0x07B0	0x003001DB  JMP	L___Lib_UART_UARTX_Read_Reg55081
; regVal end address is: 0 (R0)
L___Lib_UART_UARTX_Read_Reg55054:
;__Lib_UART.c, 1247 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1248 :: 		
L_end_UARTX_Read_Reg550:
0x07B4	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Read_Reg550
__Lib_UART_UARTx_Write_RegDLM:
;__Lib_UART.c, 1500 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0208	0x44404000  MOVE.L	R4, R0
0x020C	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1505 :: 		
0x0210	0x44024560  ADD.L	R0, R4, #86
0x0214	0xA8100000  LDI.B	R1, R0, #0
; tmpLCR start address is: 12 (R3)
0x0218	0x4430D00D  BEXTU.L	R3, R1, #256
;__Lib_UART.c, 1506 :: 		
0x021C	0x44124550  ADD.L	R1, R4, #85
0x0220	0xA8108000  LDI.B	R1, R1, #0
0x0224	0x4410C805  OR.L	R1, R1, #128
0x0228	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1507 :: 		
0x022C	0x44024560  ADD.L	R0, R4, #86
0x0230	0xA8000000  LDI.B	R0, R0, #0
0x0234	0x4410500D  BEXTU.L	R1, R0, #256
0x0238	0x64200027  LDK.L	R2, #39
0x023C	0x44024000  MOVE.L	R0, R4
0x0240	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1509 :: 		
0x0244	0x64200022  LDK.L	R2, #34
0x0248	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x024C	0x44024000  MOVE.L	R0, R4
0x0250	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1511 :: 		
0x0254	0x44024560  ADD.L	R0, R4, #86
0x0258	0xB0018000  STI.B	R0, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1512 :: 		
0x025C	0x44024560  ADD.L	R0, R4, #86
0x0260	0xA8000000  LDI.B	R0, R0, #0
0x0264	0x4410500D  BEXTU.L	R1, R0, #256
0x0268	0x64200027  LDK.L	R2, #39
0x026C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0270	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1514 :: 		
;__Lib_UART.c, 1515 :: 		
L_end_UARTx_Write_RegDLM:
0x0274	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLM
__Lib_UART_UARTx_Write_RegDLL:
;__Lib_UART.c, 1443 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0278	0x44404000  MOVE.L	R4, R0
0x027C	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1448 :: 		
0x0280	0x44024560  ADD.L	R0, R4, #86
0x0284	0xA8100000  LDI.B	R1, R0, #0
; tmpLCR start address is: 12 (R3)
0x0288	0x4430D00D  BEXTU.L	R3, R1, #256
;__Lib_UART.c, 1449 :: 		
0x028C	0x44124550  ADD.L	R1, R4, #85
0x0290	0xA8108000  LDI.B	R1, R1, #0
0x0294	0x4410C805  OR.L	R1, R1, #128
0x0298	0xB0008000  STI.B	R0, #0, R1
;__Lib_UART.c, 1450 :: 		
0x029C	0x44024560  ADD.L	R0, R4, #86
0x02A0	0xA8000000  LDI.B	R0, R0, #0
0x02A4	0x4410500D  BEXTU.L	R1, R0, #256
0x02A8	0x64200027  LDK.L	R2, #39
0x02AC	0x44024000  MOVE.L	R0, R4
0x02B0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1452 :: 		
0x02B4	0x64200023  LDK.L	R2, #35
0x02B8	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x02BC	0x44024000  MOVE.L	R0, R4
0x02C0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1454 :: 		
0x02C4	0x44024560  ADD.L	R0, R4, #86
0x02C8	0xB0018000  STI.B	R0, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1455 :: 		
0x02CC	0x44024560  ADD.L	R0, R4, #86
0x02D0	0xA8000000  LDI.B	R0, R0, #0
0x02D4	0x4410500D  BEXTU.L	R1, R0, #256
0x02D8	0x64200027  LDK.L	R2, #39
0x02DC	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x02E0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1457 :: 		
;__Lib_UART.c, 1458 :: 		
L_end_UARTx_Write_RegDLL:
0x02E4	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLL
__Lib_UART_UARTx_Set_Data_Bits:
;__Lib_UART.c, 1676 :: 		
; bits start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x102C	0x44604000  MOVE.L	R6, R0
; bits end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
; bits start address is: 4 (R1)
;__Lib_UART.c, 1678 :: 		
0x1030	0x00300437  JMP	L___Lib_UART_UARTx_Set_Data_Bits115
; bits end address is: 4 (R1)
;__Lib_UART.c, 1680 :: 		
L___Lib_UART_UARTx_Set_Data_Bits117:
;__Lib_UART.c, 1682 :: 		
0x1034	0x64100027  LDK.L	R1, #39
0x1038	0x44034000  MOVE.L	R0, R6
0x103C	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1040	0x44107FC4  AND.L	R1, R0, #-4
0x1044	0x64200027  LDK.L	R2, #39
0x1048	0x4410D00D  BEXTU.L	R1, R1, #256
0x104C	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x1050	0x00340485  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1683 :: 		
0x1054	0x00300440  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1685 :: 		
L___Lib_UART_UARTx_Set_Data_Bits118:
;__Lib_UART.c, 1687 :: 		
; UARTx start address is: 24 (R6)
0x1058	0x64100027  LDK.L	R1, #39
0x105C	0x44034000  MOVE.L	R0, R6
0x1060	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1064	0x44007FD4  AND.L	R0, R0, #-3
0x1068	0x4400400C  BEXTS.L	R0, R0, #0
0x106C	0x44104015  OR.L	R1, R0, #1
0x1070	0x64200027  LDK.L	R2, #39
0x1074	0x4410D00D  BEXTU.L	R1, R1, #256
0x1078	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x107C	0x00340485  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1688 :: 		
0x1080	0x00300440  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1690 :: 		
L___Lib_UART_UARTx_Set_Data_Bits119:
;__Lib_UART.c, 1692 :: 		
; UARTx start address is: 24 (R6)
0x1084	0x64100027  LDK.L	R1, #39
0x1088	0x44034000  MOVE.L	R0, R6
0x108C	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1090	0x44007FE4  AND.L	R0, R0, #-2
0x1094	0x4400400C  BEXTS.L	R0, R0, #0
0x1098	0x44104025  OR.L	R1, R0, #2
0x109C	0x64200027  LDK.L	R2, #39
0x10A0	0x4410D00D  BEXTU.L	R1, R1, #256
0x10A4	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x10A8	0x00340485  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1693 :: 		
0x10AC	0x00300440  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1695 :: 		
L___Lib_UART_UARTx_Set_Data_Bits120:
;__Lib_UART.c, 1697 :: 		
; UARTx start address is: 24 (R6)
0x10B0	0x64100027  LDK.L	R1, #39
0x10B4	0x44034000  MOVE.L	R0, R6
0x10B8	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x10BC	0x44004025  OR.L	R0, R0, #2
0x10C0	0x4400500D  BEXTU.L	R0, R0, #256
0x10C4	0x44104015  OR.L	R1, R0, #1
0x10C8	0x64200027  LDK.L	R2, #39
0x10CC	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x10D0	0x00340485  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1698 :: 		
0x10D4	0x00300440  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1700 :: 		
L___Lib_UART_UARTx_Set_Data_Bits121:
;__Lib_UART.c, 1701 :: 		
0x10D8	0x00300440  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1702 :: 		
L___Lib_UART_UARTx_Set_Data_Bits115:
; bits start address is: 4 (R1)
; UARTx start address is: 24 (R6)
0x10DC	0x59E0C002  CMP.B	R1, #0
0x10E0	0x0028040D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits117
0x10E4	0x59E0C012  CMP.B	R1, #1
0x10E8	0x00280416  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits118
0x10EC	0x59E0C022  CMP.B	R1, #2
0x10F0	0x00280421  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits119
0x10F4	0x59E0C032  CMP.B	R1, #3
0x10F8	0x0028042C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits120
; UARTx end address is: 24 (R6)
; bits end address is: 4 (R1)
0x10FC	0x00300436  JMP	L___Lib_UART_UARTx_Set_Data_Bits121
L___Lib_UART_UARTx_Set_Data_Bits116:
;__Lib_UART.c, 1704 :: 		
;__Lib_UART.c, 1705 :: 		
L_end_UARTx_Set_Data_Bits:
0x1100	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Data_Bits
__Lib_UART_UARTx_Set_Stop_Bits:
;__Lib_UART.c, 1718 :: 		
; stop start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0FDC	0x44604000  MOVE.L	R6, R0
; stop end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
; stop start address is: 4 (R1)
;__Lib_UART.c, 1720 :: 		
0x0FE0	0x59E0C002  CMP.B	R1, #0
0x0FE4	0x00200403  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Set_Stop_Bits122
; stop end address is: 4 (R1)
;__Lib_UART.c, 1722 :: 		
0x0FE8	0x64100027  LDK.L	R1, #39
0x0FEC	0x44034000  MOVE.L	R0, R6
0x0FF0	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0FF4	0x44107FB4  AND.L	R1, R0, #-5
0x0FF8	0x64200027  LDK.L	R2, #39
0x0FFC	0x4410D00D  BEXTU.L	R1, R1, #256
0x1000	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x1004	0x00340485  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1723 :: 		
0x1008	0x0030040A  JMP	L___Lib_UART_UARTx_Set_Stop_Bits123
L___Lib_UART_UARTx_Set_Stop_Bits122:
;__Lib_UART.c, 1726 :: 		
; UARTx start address is: 24 (R6)
0x100C	0x64100027  LDK.L	R1, #39
0x1010	0x44034000  MOVE.L	R0, R6
0x1014	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1018	0x44104045  OR.L	R1, R0, #4
0x101C	0x64200027  LDK.L	R2, #39
0x1020	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x1024	0x00340485  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1727 :: 		
L___Lib_UART_UARTx_Set_Stop_Bits123:
;__Lib_UART.c, 1729 :: 		
;__Lib_UART.c, 1730 :: 		
L_end_UARTx_Set_Stop_Bits:
0x1028	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Stop_Bits
__Lib_UART_UARTx_Set_Polarity:
;__Lib_UART.c, 1743 :: 		
; parity start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1104	0x44604000  MOVE.L	R6, R0
; parity end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
; parity start address is: 4 (R1)
;__Lib_UART.c, 1745 :: 		
0x1108	0x0030047A  JMP	L___Lib_UART_UARTx_Set_Polarity124
; parity end address is: 4 (R1)
;__Lib_UART.c, 1747 :: 		
L___Lib_UART_UARTx_Set_Polarity126:
;__Lib_UART.c, 1749 :: 		
0x110C	0x64100027  LDK.L	R1, #39
0x1110	0x44034000  MOVE.L	R0, R6
0x1114	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1118	0x44107F74  AND.L	R1, R0, #-9
0x111C	0x64200027  LDK.L	R2, #39
0x1120	0x4410D00D  BEXTU.L	R1, R1, #256
0x1124	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x1128	0x00340485  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1750 :: 		
0x112C	0x00300484  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1752 :: 		
L___Lib_UART_UARTx_Set_Polarity127:
;__Lib_UART.c, 1754 :: 		
; UARTx start address is: 24 (R6)
0x1130	0x64100027  LDK.L	R1, #39
0x1134	0x44034000  MOVE.L	R0, R6
0x1138	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x113C	0x44004085  OR.L	R0, R0, #8
0x1140	0x4400500D  BEXTU.L	R0, R0, #256
0x1144	0x44107EF4  AND.L	R1, R0, #-17
0x1148	0x64200027  LDK.L	R2, #39
0x114C	0x4410D00D  BEXTU.L	R1, R1, #256
0x1150	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x1154	0x00340485  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1755 :: 		
0x1158	0x00300484  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1757 :: 		
L___Lib_UART_UARTx_Set_Polarity128:
;__Lib_UART.c, 1759 :: 		
; UARTx start address is: 24 (R6)
0x115C	0x64100027  LDK.L	R1, #39
0x1160	0x44034000  MOVE.L	R0, R6
0x1164	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1168	0x44004085  OR.L	R0, R0, #8
0x116C	0x4400500D  BEXTU.L	R0, R0, #256
0x1170	0x44104105  OR.L	R1, R0, #16
0x1174	0x64200027  LDK.L	R2, #39
0x1178	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x117C	0x00340485  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1760 :: 		
0x1180	0x00300484  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1762 :: 		
L___Lib_UART_UARTx_Set_Polarity129:
;__Lib_UART.c, 1764 :: 		
; UARTx start address is: 24 (R6)
0x1184	0x64100027  LDK.L	R1, #39
0x1188	0x44034000  MOVE.L	R0, R6
0x118C	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1190	0x44004085  OR.L	R0, R0, #8
0x1194	0x4400500D  BEXTU.L	R0, R0, #256
0x1198	0x44004205  OR.L	R0, R0, #32
0x119C	0x4400500D  BEXTU.L	R0, R0, #256
0x11A0	0x44107EF4  AND.L	R1, R0, #-17
0x11A4	0x64200027  LDK.L	R2, #39
0x11A8	0x4410D00D  BEXTU.L	R1, R1, #256
0x11AC	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x11B0	0x00340485  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1765 :: 		
0x11B4	0x00300484  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1767 :: 		
L___Lib_UART_UARTx_Set_Polarity130:
;__Lib_UART.c, 1769 :: 		
; UARTx start address is: 24 (R6)
0x11B8	0x64100027  LDK.L	R1, #39
0x11BC	0x44034000  MOVE.L	R0, R6
0x11C0	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x11C4	0x44004085  OR.L	R0, R0, #8
0x11C8	0x4400500D  BEXTU.L	R0, R0, #256
0x11CC	0x44004205  OR.L	R0, R0, #32
0x11D0	0x4400500D  BEXTU.L	R0, R0, #256
0x11D4	0x44104105  OR.L	R1, R0, #16
0x11D8	0x64200027  LDK.L	R2, #39
0x11DC	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x11E0	0x00340485  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1770 :: 		
0x11E4	0x00300484  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1772 :: 		
L___Lib_UART_UARTx_Set_Polarity124:
; parity start address is: 4 (R1)
; UARTx start address is: 24 (R6)
0x11E8	0x59E0C002  CMP.B	R1, #0
0x11EC	0x00280443  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity126
0x11F0	0x59E0C012  CMP.B	R1, #1
0x11F4	0x0028044C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity127
0x11F8	0x59E0C022  CMP.B	R1, #2
0x11FC	0x00280457  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity128
0x1200	0x59E0C032  CMP.B	R1, #3
0x1204	0x00280461  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity129
0x1208	0x59E0C042  CMP.B	R1, #4
0x120C	0x0028046E  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity130
; UARTx end address is: 24 (R6)
; parity end address is: 4 (R1)
L___Lib_UART_UARTx_Set_Polarity125:
;__Lib_UART.c, 1774 :: 		
;__Lib_UART.c, 1775 :: 		
L_end_UARTx_Set_Polarity:
0x1210	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Polarity
__Lib_UART_UARTx_Set_Flow_Control:
;__Lib_UART.c, 1792 :: 		
; UARTx start address is: 0 (R0)
0x0FB8	0x44604000  MOVE.L	R6, R0
; UARTx end address is: 0 (R0)
; UARTx start address is: 24 (R6)
;__Lib_UART.c, 1797 :: 		
0x0FBC	0x64100028  LDK.L	R1, #40
0x0FC0	0x44034000  MOVE.L	R0, R6
0x0FC4	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
;__Lib_UART.c, 1798 :: 		
0x0FC8	0x44104DF4  AND.L	R1, R0, #223
;__Lib_UART.c, 1799 :: 		
0x0FCC	0x64200028  LDK.L	R2, #40
0x0FD0	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x0FD4	0x00340485  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1800 :: 		
L_end_UARTx_Set_Flow_Control:
0x0FD8	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Flow_Control
easyft90x_v7_FT900__log_init2:
;__ef_ft900_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 32 :: 		UART2_Init(baud);
; baud end address is: 0 (R0)
0x3E80	0x00340D1D  CALL	_UART2_Init+0
;__ef_ft900_log.c, 33 :: 		logger = UART2_Write;
0x3E84	0x640035A4  LDK.L	R0, #_UART2_Write+0
0x3E88	0xBC000DD4  STA.L	_logger+0, R0
;__ef_ft900_log.c, 34 :: 		return 0;
0x3E8C	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 35 :: 		}
L_end__log_init2:
0x3E90	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_init2
easyft90x_v7_FT900__log_initUart:
;__ef_ft900_log.c, 37 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__ef_ft900_log.c, 39 :: 		UART1_Init(baud);
; baud end address is: 0 (R0)
0x3E6C	0x00340C9D  CALL	_UART1_Init+0
;__ef_ft900_log.c, 40 :: 		logger = UART1_Write;
0x3E70	0x64003290  LDK.L	R0, #_UART1_Write+0
0x3E74	0xBC000DD4  STA.L	_logger+0, R0
;__ef_ft900_log.c, 41 :: 		return 0;
0x3E78	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 42 :: 		}
L_end__log_initUart:
0x3E7C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_initUart
_UART1_Init:
;__Lib_UART.c, 624 :: 		
; baudRate start address is: 0 (R0)
0x3274	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 4 (R1)
;__Lib_UART.c, 626 :: 		
0x3278	0xC4000D80  LDA.L	R0, __Lib_UART_UART1+0
0x327C	0x64400000  LDK.L	R4, #0
0x3280	0x64300000  LDK.L	R3, #0
0x3284	0x64200003  LDK.L	R2, #3
; baudRate end address is: 4 (R1)
0x3288	0x0034085B  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 627 :: 		
L_end_UART1_Init:
0x328C	0xA0000000  RETURN	
; end of _UART1_Init
_mikrobus_logWrite:
;easyft90x_v7_FT900.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x5380	0x95D00008  LINK	LR, #8
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
; format start address is: 4 (R1)
;easyft90x_v7_FT900.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 16 (R4)
0x5384	0x44404000  MOVE.L	R4, R0
; data_ end address is: 0 (R0)
;easyft90x_v7_FT900.c, 322 :: 		uint8_t row = 13;
0x5388	0x6400000D  LDK.L	R0, #13
0x538C	0xB1F00004  STI.B	SP, #4, R0
0x5390	0x6400000A  LDK.L	R0, #10
0x5394	0xB1F00005  STI.B	SP, #5, R0
;easyft90x_v7_FT900.c, 323 :: 		uint8_t line = 10;
;easyft90x_v7_FT900.c, 324 :: 		switch( format )
0x5398	0x00301507  JMP	L_mikrobus_logWrite94
; format end address is: 4 (R1)
;easyft90x_v7_FT900.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite96:
;easyft90x_v7_FT900.c, 327 :: 		_log_write( ptr );
0x539C	0x44024000  MOVE.L	R0, R4
; ptr end address is: 16 (R4)
0x53A0	0x00340FA5  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 328 :: 		break;
0x53A4	0x0030150E  JMP	L_mikrobus_logWrite95
;easyft90x_v7_FT900.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite97:
;easyft90x_v7_FT900.c, 330 :: 		while( *ptr )
; ptr start address is: 16 (R4)
0x53A8	0x44024000  MOVE.L	R0, R4
L_mikrobus_logWrite98:
; ptr end address is: 16 (R4)
; ptr start address is: 0 (R0)
0x53AC	0xA8100000  LDI.B	R1, R0, #0
0x53B0	0x59E0C002  CMP.B	R1, #0
0x53B4	0x002814F5  JMPC	R30, Z, #1, L_mikrobus_logWrite99
;easyft90x_v7_FT900.c, 332 :: 		_log_write( ptr );
0x53B8	0xB5F00000  STI.L	SP, #0, R0
0x53BC	0x00340FA5  CALL	easyft90x_v7_FT900__log_write+0
0x53C0	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 333 :: 		ptr++;
0x53C4	0x44104010  ADD.L	R1, R0, #1
; ptr end address is: 0 (R0)
; ptr start address is: 16 (R4)
0x53C8	0x4440C000  MOVE.L	R4, R1
;easyft90x_v7_FT900.c, 334 :: 		}
0x53CC	0x44024000  MOVE.L	R0, R4
; ptr end address is: 16 (R4)
0x53D0	0x003014EB  JMP	L_mikrobus_logWrite98
L_mikrobus_logWrite99:
;easyft90x_v7_FT900.c, 335 :: 		break;
0x53D4	0x0030150E  JMP	L_mikrobus_logWrite95
;easyft90x_v7_FT900.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite100:
;easyft90x_v7_FT900.c, 337 :: 		while( *ptr )
; ptr start address is: 16 (R4)
0x53D8	0x44024000  MOVE.L	R0, R4
L_mikrobus_logWrite101:
; ptr end address is: 16 (R4)
; ptr start address is: 0 (R0)
0x53DC	0xA8100000  LDI.B	R1, R0, #0
0x53E0	0x59E0C002  CMP.B	R1, #0
0x53E4	0x00281500  JMPC	R30, Z, #1, L_mikrobus_logWrite102
;easyft90x_v7_FT900.c, 339 :: 		_log_write( ptr );
0x53E8	0xB5F00000  STI.L	SP, #0, R0
0x53EC	0x00340FA5  CALL	easyft90x_v7_FT900__log_write+0
0x53F0	0xAC0F8000  LDI.L	R0, SP, #0
;easyft90x_v7_FT900.c, 340 :: 		ptr++;
0x53F4	0x44404010  ADD.L	R4, R0, #1
; ptr end address is: 0 (R0)
; ptr start address is: 16 (R4)
;easyft90x_v7_FT900.c, 341 :: 		}
0x53F8	0x44024000  MOVE.L	R0, R4
; ptr end address is: 16 (R4)
0x53FC	0x003014F7  JMP	L_mikrobus_logWrite101
L_mikrobus_logWrite102:
;easyft90x_v7_FT900.c, 342 :: 		_log_write( &row );
0x5400	0x440FC040  ADD.L	R0, SP, #4
0x5404	0x00340FA5  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 343 :: 		_log_write( &line );
0x5408	0x440FC050  ADD.L	R0, SP, #5
0x540C	0x00340FA5  CALL	easyft90x_v7_FT900__log_write+0
;easyft90x_v7_FT900.c, 344 :: 		break;
0x5410	0x0030150E  JMP	L_mikrobus_logWrite95
;easyft90x_v7_FT900.c, 345 :: 		default :
L_mikrobus_logWrite103:
;easyft90x_v7_FT900.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x5414	0x64000006  LDK.L	R0, #6
0x5418	0x0030150F  JMP	L_end_mikrobus_logWrite
;easyft90x_v7_FT900.c, 347 :: 		}
L_mikrobus_logWrite94:
; ptr start address is: 16 (R4)
; format start address is: 4 (R1)
0x541C	0x59E0C002  CMP.B	R1, #0
0x5420	0x002814E7  JMPC	R30, Z, #1, L_mikrobus_logWrite96
0x5424	0x59E0C012  CMP.B	R1, #1
0x5428	0x002814EA  JMPC	R30, Z, #1, L_mikrobus_logWrite97
0x542C	0x59E0C022  CMP.B	R1, #2
0x5430	0x002814F6  JMPC	R30, Z, #1, L_mikrobus_logWrite100
; format end address is: 4 (R1)
; ptr end address is: 16 (R4)
0x5434	0x00301505  JMP	L_mikrobus_logWrite103
L_mikrobus_logWrite95:
;easyft90x_v7_FT900.c, 348 :: 		return 0;
0x5438	0x64000000  LDK.L	R0, #0
;easyft90x_v7_FT900.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x543C	0x99D00000  UNLINK	LR
0x5440	0xA0000000  RETURN	
; end of _mikrobus_logWrite
easyft90x_v7_FT900__log_write:
;__ef_ft900_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__ef_ft900_log.c, 19 :: 		logger( *data_ );
0x3E94	0xA8100000  LDI.B	R1, R0, #0
; data_ end address is: 0 (R0)
0x3E98	0x4460D00D  BEXTU.L	R6, R1, #256
0x3E9C	0x4403500D  BEXTU.L	R0, R6, #256
0x3EA0	0xC4600DD4  LDA.L	R6, _logger+0
0x3EA4	0x08340060  CALLI	R6
;__ef_ft900_log.c, 20 :: 		return 0;
0x3EA8	0x64000000  LDK.L	R0, #0
;__ef_ft900_log.c, 21 :: 		}
L_end__log_write:
0x3EAC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__log_write
_I2CM1_Set_Slave_Address:
;__Lib_I2C.c, 382 :: 		
; slaveAddress start address is: 0 (R0)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
;__Lib_I2C.c, 384 :: 		
0x32A0	0x4410500D  BEXTU.L	R1, R0, #256
; slaveAddress end address is: 0 (R0)
0x32A4	0x4400C018  ASHL.L	R0, R1, #1
0x32A8	0xC4100CCC  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x32AC	0xB0100000  STI.B	R1, #0, R0
;__Lib_I2C.c, 385 :: 		
L_end_I2CM1_Set_Slave_Address:
0x32B0	0xA0000000  RETURN	
; end of _I2CM1_Set_Slave_Address
_UART1_Write:
;__Lib_UART.c, 638 :: 		
; dataOut start address is: 0 (R0)
0x3290	0x4410500D  BEXTU.L	R1, R0, #256
; dataOut end address is: 0 (R0)
; dataOut start address is: 4 (R1)
;__Lib_UART.c, 640 :: 		
0x3294	0xC4000D80  LDA.L	R0, __Lib_UART_UART1+0
; dataOut end address is: 4 (R1)
0x3298	0x00340899  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 641 :: 		
L_end_UART1_Write:
0x329C	0xA0000000  RETURN	
; end of _UART1_Write
__Lib_UART_UARTx_Write:
;__Lib_UART.c, 1822 :: 		
; value start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; value end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; value start address is: 4 (R1)
0x2264	0x44604000  MOVE.L	R6, R0
; UARTx end address is: 0 (R0)
; value end address is: 4 (R1)
0x2268	0x4470D00D  BEXTU.L	R7, R1, #256
;__Lib_UART.c, 1825 :: 		
L___Lib_UART_UARTx_Write133:
; value start address is: 28 (R7)
; UARTx start address is: 24 (R6)
0x226C	0x64100029  LDK.L	R1, #41
0x2270	0x44034000  MOVE.L	R0, R6
0x2274	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x2278	0x44004604  AND.L	R0, R0, #96
0x227C	0x59E04602  CMP.B	R0, #96
0x2280	0x002808A2  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write134
0x2284	0x0030089B  JMP	L___Lib_UART_UARTx_Write133
L___Lib_UART_UARTx_Write134:
;__Lib_UART.c, 1828 :: 		
0x2288	0x64200021  LDK.L	R2, #33
0x228C	0x4413D00D  BEXTU.L	R1, R7, #256
; value end address is: 28 (R7)
0x2290	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x2294	0x00340485  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1830 :: 		
;__Lib_UART.c, 1831 :: 		
L_end_UARTx_Write:
0x2298	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write
_UART2_Write:
;__Lib_UART.c, 696 :: 		
; dataOut start address is: 0 (R0)
0x35A4	0x4410500D  BEXTU.L	R1, R0, #256
; dataOut end address is: 0 (R0)
; dataOut start address is: 4 (R1)
;__Lib_UART.c, 698 :: 		
0x35A8	0xC4000D84  LDA.L	R0, __Lib_UART_UART2+0
; dataOut end address is: 4 (R1)
0x35AC	0x00340899  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 699 :: 		
L_end_UART2_Write:
0x35B0	0xA0000000  RETURN	
; end of _UART2_Write
easyft90x_v7_FT900__setAN_1:
;__ef_ft900_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIO_PIN9_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x3590	0xC4110084  LDA.L	R1, GPIO_PIN9_bit+0
0x3594	0x45E04293  LDL.L	R30, R0, #BitPos(GPIO_PIN9_bit+0)
0x3598	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x359C	0xBC110084  STA.L	GPIO_PIN9_bit+0, R1
L_end__setAN_1:
0x35A0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_1
easyft90x_v7_FT900__setRST_1:
;__ef_ft900_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIO_PIN1_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x357C	0xC4110084  LDA.L	R1, GPIO_PIN1_bit+0
0x3580	0x45E04213  LDL.L	R30, R0, #BitPos(GPIO_PIN1_bit+0)
0x3584	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x3588	0xBC110084  STA.L	GPIO_PIN1_bit+0, R1
L_end__setRST_1:
0x358C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_1
easyft90x_v7_FT900__setCS_1:
;__ef_ft900_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIO_PIN28_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x3568	0xC4110084  LDA.L	R1, GPIO_PIN28_bit+0
0x356C	0x45E043C3  LDL.L	R30, R0, #BitPos(GPIO_PIN28_bit+0)
0x3570	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x3574	0xBC110084  STA.L	GPIO_PIN28_bit+0, R1
L_end__setCS_1:
0x3578	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_1
easyft90x_v7_FT900__setSCK_1:
;__ef_ft900_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x3518	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x351C	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x3520	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x3524	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_1:
0x3528	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_1
easyft90x_v7_FT900__setMISO_1:
;__ef_ft900_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x3504	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x3508	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x350C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x3510	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_1:
0x3514	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_1
easyft90x_v7_FT900__setMOSI_1:
;__ef_ft900_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x34F0	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x34F4	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x34F8	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x34FC	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_1:
0x3500	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_1
easyft90x_v7_FT900__setPWM_1:
;__ef_ft900_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIO_PIN56_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x3554	0xC4110088  LDA.L	R1, GPIO_PIN56_bit+0
0x3558	0x45E04383  LDL.L	R30, R0, #BitPos(GPIO_PIN56_bit+0)
0x355C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x3560	0xBC110088  STA.L	GPIO_PIN56_bit+0, R1
L_end__setPWM_1:
0x3564	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_1
easyft90x_v7_FT900__setINT_1:
;__ef_ft900_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIO_PIN3_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x3540	0xC4110084  LDA.L	R1, GPIO_PIN3_bit+0
0x3544	0x45E04233  LDL.L	R30, R0, #BitPos(GPIO_PIN3_bit+0)
0x3548	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x354C	0xBC110084  STA.L	GPIO_PIN3_bit+0, R1
L_end__setINT_1:
0x3550	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_1
easyft90x_v7_FT900__setRX_1:
;__ef_ft900_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x352C	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x3530	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x3534	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x3538	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_1:
0x353C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_1
easyft90x_v7_FT900__setTX_1:
;__ef_ft900_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2628	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x262C	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x2630	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2634	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_1:
0x2638	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_1
easyft90x_v7_FT900__setSCL_1:
;__ef_ft900_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2614	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x2618	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x261C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2620	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_1:
0x2624	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_1
easyft90x_v7_FT900__setSDA_1:
;__ef_ft900_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2600	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x2604	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x2608	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x260C	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_1:
0x2610	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_1
easyft90x_v7_FT900__setAN_2:
;__ef_ft900_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIO_PIN54_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x263C	0xC4110088  LDA.L	R1, GPIO_PIN54_bit+0
0x2640	0x45E04363  LDL.L	R30, R0, #BitPos(GPIO_PIN54_bit+0)
0x2644	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2648	0xBC110088  STA.L	GPIO_PIN54_bit+0, R1
L_end__setAN_2:
0x264C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setAN_2
easyft90x_v7_FT900__setRST_2:
;__ef_ft900_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIO_PIN4_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2678	0xC4110084  LDA.L	R1, GPIO_PIN4_bit+0
0x267C	0x45E04243  LDL.L	R30, R0, #BitPos(GPIO_PIN4_bit+0)
0x2680	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2684	0xBC110084  STA.L	GPIO_PIN4_bit+0, R1
L_end__setRST_2:
0x2688	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRST_2
easyft90x_v7_FT900__setCS_2:
;__ef_ft900_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIO_PIN61_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2664	0xC4110088  LDA.L	R1, GPIO_PIN61_bit+0
0x2668	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN61_bit+0)
0x266C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2670	0xBC110088  STA.L	GPIO_PIN61_bit+0, R1
L_end__setCS_2:
0x2674	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setCS_2
easyft90x_v7_FT900__setSCK_2:
;__ef_ft900_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIO_PIN27_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2650	0xC4110084  LDA.L	R1, GPIO_PIN27_bit+0
0x2654	0x45E043B3  LDL.L	R30, R0, #BitPos(GPIO_PIN27_bit+0)
0x2658	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x265C	0xBC110084  STA.L	GPIO_PIN27_bit+0, R1
L_end__setSCK_2:
0x2660	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCK_2
easyft90x_v7_FT900__setMISO_2:
;__ef_ft900_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIO_PIN30_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x25EC	0xC4110084  LDA.L	R1, GPIO_PIN30_bit+0
0x25F0	0x45E043E3  LDL.L	R30, R0, #BitPos(GPIO_PIN30_bit+0)
0x25F4	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x25F8	0xBC110084  STA.L	GPIO_PIN30_bit+0, R1
L_end__setMISO_2:
0x25FC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMISO_2
easyft90x_v7_FT900__setMOSI_2:
;__ef_ft900_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIO_PIN29_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x25D8	0xC4110084  LDA.L	R1, GPIO_PIN29_bit+0
0x25DC	0x45E043D3  LDL.L	R30, R0, #BitPos(GPIO_PIN29_bit+0)
0x25E0	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x25E4	0xBC110084  STA.L	GPIO_PIN29_bit+0, R1
L_end__setMOSI_2:
0x25E8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setMOSI_2
easyft90x_v7_FT900__setPWM_2:
;__ef_ft900_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIO_PIN57_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x25C4	0xC4110088  LDA.L	R1, GPIO_PIN57_bit+0
0x25C8	0x45E04393  LDL.L	R30, R0, #BitPos(GPIO_PIN57_bit+0)
0x25CC	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x25D0	0xBC110088  STA.L	GPIO_PIN57_bit+0, R1
L_end__setPWM_2:
0x25D4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setPWM_2
easyft90x_v7_FT900__setINT_2:
;__ef_ft900_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIO_PIN5_bit  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x25B0	0xC4110084  LDA.L	R1, GPIO_PIN5_bit+0
0x25B4	0x45E04253  LDL.L	R30, R0, #BitPos(GPIO_PIN5_bit+0)
0x25B8	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x25BC	0xBC110084  STA.L	GPIO_PIN5_bit+0, R1
L_end__setINT_2:
0x25C0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setINT_2
easyft90x_v7_FT900__setRX_2:
;__ef_ft900_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIO_PIN53_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x268C	0xC4110088  LDA.L	R1, GPIO_PIN53_bit+0
0x2690	0x45E04353  LDL.L	R30, R0, #BitPos(GPIO_PIN53_bit+0)
0x2694	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2698	0xBC110088  STA.L	GPIO_PIN53_bit+0, R1
L_end__setRX_2:
0x269C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setRX_2
easyft90x_v7_FT900__setTX_2:
;__ef_ft900_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIO_PIN52_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2B8C	0xC4110088  LDA.L	R1, GPIO_PIN52_bit+0
0x2B90	0x45E04343  LDL.L	R30, R0, #BitPos(GPIO_PIN52_bit+0)
0x2B94	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2B98	0xBC110088  STA.L	GPIO_PIN52_bit+0, R1
L_end__setTX_2:
0x2B9C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setTX_2
easyft90x_v7_FT900__setSCL_2:
;__ef_ft900_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIO_PIN44_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2B78	0xC4110088  LDA.L	R1, GPIO_PIN44_bit+0
0x2B7C	0x45E042C3  LDL.L	R30, R0, #BitPos(GPIO_PIN44_bit+0)
0x2B80	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2B84	0xBC110088  STA.L	GPIO_PIN44_bit+0, R1
L_end__setSCL_2:
0x2B88	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSCL_2
easyft90x_v7_FT900__setSDA_2:
;__ef_ft900_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIO_PIN45_bit = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2B64	0xC4110088  LDA.L	R1, GPIO_PIN45_bit+0
0x2B68	0x45E042D3  LDL.L	R30, R0, #BitPos(GPIO_PIN45_bit+0)
0x2B6C	0x441081EB  BINS.L	R1, R1, R30
; value end address is: 0 (R0)
0x2B70	0xBC110088  STA.L	GPIO_PIN45_bit+0, R1
L_end__setSDA_2:
0x2B74	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__setSDA_2
_applicationInit:
;Click_FM_FT90x.c, 378 :: 		void applicationInit( )
;Click_FM_FT90x.c, 380 :: 		fm_i2cDriverInit( (T_FM_P)&_MIKROBUS1_GPIO, (T_FM_P)&_MIKROBUS1_I2C, 0x10 );
0x5B1C	0x64200010  LDK.L	R2, #16
0x5B20	0x641069B0  LDK.L	R1, #__MIKROBUS1_I2C+0
0x5B24	0x64006950  LDK.L	R0, #__MIKROBUS1_GPIO+0
0x5B28	0x00341539  CALL	_fm_i2cDriverInit+0
;Click_FM_FT90x.c, 382 :: 		Delay_ms(500);
0x5B2C	0x6DC016D1  LPM.L	R28, $+24
0x5B30	0x44004000  NOP	
L_applicationInit44:
0x5B34	0x45CE4012  SUB.L	R28, R28, #1
0x5B38	0x5DEE4002  CMP.L	R28, #0
0x5B3C	0x002016CD  JMPC	R30, Z, #0, L_applicationInit44
0x5B40	0x003016D2  JMP	$+8
0x5B44	0x00FE5029  	#16666665
;Click_FM_FT90x.c, 384 :: 		fm_powerUp( );
0x5B48	0x00341573  CALL	_fm_powerup+0
;Click_FM_FT90x.c, 386 :: 		fm_basicSettings( );
0x5B4C	0x0034159B  CALL	_fm_basicSettings+0
;Click_FM_FT90x.c, 388 :: 		fm_setVolume( volumeLevel_ );
0x5B50	0xC0000676  LDA.B	R0, _volumeLevel_+0
0x5B54	0x00341540  CALL	_fm_setVolume+0
;Click_FM_FT90x.c, 390 :: 		fm_setSnrThreshold( snrThreshold_ );
0x5B58	0xC0000677  LDA.B	R0, _snrThreshold_+0
0x5B5C	0x00341558  CALL	_fm_setSnrThreshold+0
;Click_FM_FT90x.c, 392 :: 		fm_setSeekThreshold( seekThreshold_ );
0x5B60	0xC2000678  LDA.S	R0, _seekThreshold_+0
0x5B64	0x0034148C  CALL	_fm_setSeekThreshold+0
;Click_FM_FT90x.c, 394 :: 		fm_setSeekImpulseDetectionThreshold( impulseDetectionThreshold_ );
0x5B68	0xC000067A  LDA.B	R0, _impulseDetectionThreshold_+0
0x5B6C	0x003414A6  CALL	_fm_setSeekImpulseDetectionThreshold+0
;Click_FM_FT90x.c, 396 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x5B70	0x6400067B  LDK.L	R0, #?lstr86_Click_FM_FT90x+0
0x5B74	0x64100002  LDK.L	R1, #2
0x5B78	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 397 :: 		mikrobus_logWrite( "   *     application init done              *  ", _LOG_LINE );
0x5B7C	0x640006AB  LDK.L	R0, #?lstr87_Click_FM_FT90x+0
0x5B80	0x64100002  LDK.L	R1, #2
0x5B84	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 398 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x5B88	0x640006DB  LDK.L	R0, #?lstr88_Click_FM_FT90x+0
0x5B8C	0x64100002  LDK.L	R1, #2
0x5B90	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 399 :: 		}
L_end_applicationInit:
0x5B94	0xA0000000  RETURN	
; end of _applicationInit
_fm_i2cDriverInit:
;__fm_Driver.c, 208 :: 		void fm_i2cDriverInit(T_FM_P gpioObj, T_FM_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x54E4	0x44404000  MOVE.L	R4, R0
0x54E8	0x4400C000  MOVE.L	R0, R1
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 0 (R0)
; slave start address is: 8 (R2)
;__fm_Driver.c, 210 :: 		_slaveAddress = slave;
0x54EC	0xB8200DE8  STA.B	__fm_Driver__slaveAddress+0, R2
; slave end address is: 8 (R2)
;__fm_Driver.c, 211 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
; i2cObj end address is: 0 (R0)
0x54F0	0x00340FAC  CALL	__fm_Driver_hal_i2cMap+0
;__fm_Driver.c, 212 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x54F4	0x44024000  MOVE.L	R0, R4
; gpioObj end address is: 16 (R4)
0x54F8	0x00341168  CALL	__fm_Driver_hal_gpioMap+0
;__fm_Driver.c, 216 :: 		}
L_end_fm_i2cDriverInit:
0x54FC	0xA0000000  RETURN	
; end of _fm_i2cDriverInit
__fm_Driver_hal_i2cMap:
;__hal_ft90x.c, 87 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_ft90x.c, 91 :: 		fp_i2cStart    = tmp->i2cStart;
0x3EB0	0xCC100000  LPMI.L	R1, R0, #0
0x3EB4	0xBC100DD8  STA.L	__fm_Driver_fp_i2cStart+0, R1
;__hal_ft90x.c, 92 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x3EB8	0x44104040  ADD.L	R1, R0, #4
0x3EBC	0xCC108000  LPMI.L	R1, R1, #0
0x3EC0	0xBC100DDC  STA.L	__fm_Driver_fp_i2cWrite+0, R1
;__hal_ft90x.c, 93 :: 		fp_i2cRead     = tmp->i2cRead;
0x3EC4	0x44104080  ADD.L	R1, R0, #8
; i2cObj end address is: 0 (R0)
0x3EC8	0xCC008000  LPMI.L	R0, R1, #0
0x3ECC	0xBC000DEC  STA.L	__fm_Driver_fp_i2cRead+0, R0
;__hal_ft90x.c, 94 :: 		}
L_end_hal_i2cMap:
0x3ED0	0xA0000000  RETURN	
; end of __fm_Driver_hal_i2cMap
__fm_Driver_hal_gpioMap:
;__fm_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__fm_hal.c, 326 :: 		hal_gpio_anGet = tmp->gpioGet[ __AN_PIN_INPUT__ ];
0x45A0	0x44204300  ADD.L	R2, R0, #48
0x45A4	0xCC110000  LPMI.L	R1, R2, #0
0x45A8	0xBC100DF0  STA.L	__fm_Driver_hal_gpio_anGet+0, R1
;__fm_hal.c, 347 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0x45AC	0x441141C0  ADD.L	R1, R2, #28
0x45B0	0xCC108000  LPMI.L	R1, R1, #0
0x45B4	0xBC100DF4  STA.L	__fm_Driver_hal_gpio_intGet+0, R1
;__fm_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x45B8	0x44104080  ADD.L	R1, R0, #8
0x45BC	0xCC108000  LPMI.L	R1, R1, #0
0x45C0	0xBC100DE4  STA.L	__fm_Driver_hal_gpio_csSet+0, R1
;__fm_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x45C4	0x44104040  ADD.L	R1, R0, #4
; gpioObj end address is: 0 (R0)
0x45C8	0xCC008000  LPMI.L	R0, R1, #0
0x45CC	0xBC000DE0  STA.L	__fm_Driver_hal_gpio_rstSet+0, R0
;__fm_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x45D0	0xA0000000  RETURN	
; end of __fm_Driver_hal_gpioMap
_fm_powerup:
;__fm_Driver.c, 535 :: 		void fm_powerup( void )
0x55CC	0x95D00020  LINK	LR, #32
;__fm_Driver.c, 539 :: 		fm_modeSelect( );
0x55D0	0x0034122B  CALL	__fm_Driver_fm_modeSelect+0
;__fm_Driver.c, 541 :: 		Delay_100ms( );    /* wait for device to settle */
0x55D4	0x003411FD  CALL	_Delay_100ms+0
;__fm_Driver.c, 543 :: 		fm_readRegisters( regBuffer );
0x55D8	0x440FC000  ADD.L	R0, SP, #0
0x55DC	0x00341199  CALL	_fm_readRegisters+0
;__fm_Driver.c, 545 :: 		fm_setBits( regBuffer,   _FM_TEST_1,   _FM_AUDIO_HIGH_Z_MASK,        _FM_AUDIO_HIGH_Z_DISABLE );
0x55E0	0x440FC000  ADD.L	R0, SP, #0
0x55E4	0x64300000  LDK.L	R3, #0
0x55E8	0x6420BFFF  LDK.L	R2, #49151
0x55EC	0x64100005  LDK.L	R1, #5
0x55F0	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 546 :: 		fm_setBits( regBuffer,   _FM_TEST_1,   _FM_CRYSTAL_OSCYLATOR_MASK,   _FM_CRYSTAL_OSCYLATOR_ENABLE );
0x55F4	0x440FC000  ADD.L	R0, SP, #0
0x55F8	0x64308000  LDK.L	R3, #32768
0x55FC	0x64207FFF  LDK.L	R2, #32767
0x5600	0x64100005  LDK.L	R1, #5
0x5604	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 548 :: 		fm_writeRegisters( regBuffer );
0x5608	0x440FC000  ADD.L	R0, SP, #0
0x560C	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 550 :: 		Delay_1sec( );     /* waiting for crystal oscylator to settle -- minimum 500 ms */
0x5610	0x00341221  CALL	_Delay_1sec+0
;__fm_Driver.c, 552 :: 		fm_readRegisters( regBuffer );
0x5614	0x440FC000  ADD.L	R0, SP, #0
0x5618	0x00341199  CALL	_fm_readRegisters+0
;__fm_Driver.c, 554 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_POWERUP_ENABLE_MASK,    _FM_POWERUP_ENABLE_HIGH );
0x561C	0x440FC000  ADD.L	R0, SP, #0
0x5620	0x64300001  LDK.L	R3, #1
0x5624	0x6420FFFE  LDK.L	R2, #65534
0x5628	0x64100000  LDK.L	R1, #0
0x562C	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 555 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_POWERUP_DISABLE_MASK,   _FM_POWERUP_DISABLE_LOW );
0x5630	0x440FC000  ADD.L	R0, SP, #0
0x5634	0x64300000  LDK.L	R3, #0
0x5638	0x6420FFBF  LDK.L	R2, #65471
0x563C	0x64100000  LDK.L	R1, #0
0x5640	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 556 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_MUTE_MASK,              _FM_MUTE_DISABLE );
0x5644	0x440FC000  ADD.L	R0, SP, #0
0x5648	0x64304000  LDK.L	R3, #16384
0x564C	0x6420BFFF  LDK.L	R2, #49151
0x5650	0x64100000  LDK.L	R1, #0
0x5654	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 558 :: 		fm_writeRegisters( regBuffer );
0x5658	0x440FC000  ADD.L	R0, SP, #0
0x565C	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 560 :: 		Delay_100ms( );    /* waiting for device to powerup */
0x5660	0x003411FD  CALL	_Delay_100ms+0
;__fm_Driver.c, 561 :: 		}
L_end_fm_powerup:
0x5664	0x99D00000  UNLINK	LR
0x5668	0xA0000000  RETURN	
; end of _fm_powerup
__fm_Driver_fm_modeSelect:
;__fm_Driver.c, 182 :: 		static void fm_modeSelect( void )
;__fm_Driver.c, 184 :: 		hal_gpio_rstSet(0);
0x48AC	0x64000000  LDK.L	R0, #0
0x48B0	0xC4600DE0  LDA.L	R6, __fm_Driver_hal_gpio_rstSet+0
0x48B4	0x08340060  CALLI	R6
;__fm_Driver.c, 186 :: 		hal_gpio_csSet(1);
0x48B8	0x64000001  LDK.L	R0, #1
0x48BC	0xC4600DE4  LDA.L	R6, __fm_Driver_hal_gpio_csSet+0
0x48C0	0x08340060  CALLI	R6
;__fm_Driver.c, 187 :: 		Delay_10ms( );
0x48C4	0x00340AE8  CALL	_Delay_10ms+0
;__fm_Driver.c, 189 :: 		hal_gpio_rstSet(1);
0x48C8	0x64000001  LDK.L	R0, #1
0x48CC	0xC4600DE0  LDA.L	R6, __fm_Driver_hal_gpio_rstSet+0
0x48D0	0x08340060  CALLI	R6
;__fm_Driver.c, 190 :: 		}
L_end_fm_modeSelect:
0x48D4	0xA0000000  RETURN	
; end of __fm_Driver_fm_modeSelect
_Delay_10ms:
;__Lib_Delays.c, 72 :: 		void Delay_10ms() {
;__Lib_Delays.c, 73 :: 		Delay_ms(10);
0x2BA0	0x6DC00AEE  LPM.L	R28, $+24
0x2BA4	0x44004000  NOP	
L_Delay_10ms24:
0x2BA8	0x45CE4012  SUB.L	R28, R28, #1
0x2BAC	0x5DEE4002  CMP.L	R28, #0
0x2BB0	0x00200AEA  JMPC	R30, Z, #0, L_Delay_10ms24
0x2BB4	0x00300AEF  JMP	$+8
0x2BB8	0x00051613  	#333331
0x2BBC	0x44004000  NOP	
0x2BC0	0x44004000  NOP	
;__Lib_Delays.c, 74 :: 		}
L_end_Delay_10ms:
0x2BC4	0xA0000000  RETURN	
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 68 :: 		void Delay_100ms() {
;__Lib_Delays.c, 69 :: 		Delay_ms(100);
0x47F4	0x6DC01203  LPM.L	R28, $+24
0x47F8	0x44004000  NOP	
L_Delay_100ms22:
0x47FC	0x45CE4012  SUB.L	R28, R28, #1
0x4800	0x5DEE4002  CMP.L	R28, #0
0x4804	0x002011FF  JMPC	R30, Z, #0, L_Delay_100ms22
0x4808	0x00301204  JMP	$+8
0x480C	0x0032DCD3  	#3333331
0x4810	0x44004000  NOP	
0x4814	0x44004000  NOP	
;__Lib_Delays.c, 70 :: 		}
L_end_Delay_100ms:
0x4818	0xA0000000  RETURN	
; end of _Delay_100ms
_fm_readRegisters:
;__fm_Driver.c, 234 :: 		void fm_readRegisters( uint16_t *registerBuffer )
; registerBuffer start address is: 0 (R0)
0x4664	0x95D00044  LINK	LR, #68
0x4668	0x44204000  MOVE.L	R2, R0
; registerBuffer end address is: 0 (R0)
; registerBuffer start address is: 8 (R2)
;__fm_Driver.c, 242 :: 		hal_i2cStart( );
0x466C	0x003409C5  CALL	__fm_Driver_hal_i2cStart+0
;__fm_Driver.c, 243 :: 		hal_i2cRead( _slaveAddress, auxBuffer1, 32, END_MODE_STOP );
0x4670	0x441FC040  ADD.L	R1, SP, #4
0x4674	0xC0000DE8  LDA.B	R0, __fm_Driver__slaveAddress+0
0x4678	0xB5F10000  STI.L	SP, #0, R2
0x467C	0x64300000  LDK.L	R3, #0
0x4680	0x64200020  LDK.L	R2, #32
0x4684	0x003409A8  CALL	__fm_Driver_hal_i2cRead+0
0x4688	0xAC2F8000  LDI.L	R2, SP, #0
;__fm_Driver.c, 245 :: 		for (i = 0; i < 16; i++)
; i start address is: 12 (R3)
0x468C	0x64300000  LDK.L	R3, #0
; registerBuffer end address is: 8 (R2)
; i end address is: 12 (R3)
0x4690	0x44014000  MOVE.L	R0, R2
L_fm_readRegisters4:
; i start address is: 12 (R3)
; registerBuffer start address is: 0 (R0)
0x4694	0x59E1C102  CMP.B	R3, #16
0x4698	0x006011B2  JMPC	R30, C, #0, L_fm_readRegisters5
;__fm_Driver.c, 247 :: 		auxBuffer2[ i + 16 ] = auxBuffer1[ i ];
0x469C	0x4421C100  ADD.L	R2, R3, #16
0x46A0	0x4421400C  BEXTS.L	R2, R2, #0
0x46A4	0x441FC240  ADD.L	R1, SP, #36
0x46A8	0x44208020  ADD.L	R2, R1, R2
0x46AC	0x441FC040  ADD.L	R1, SP, #4
0x46B0	0x44108030  ADD.L	R1, R1, R3
0x46B4	0xA8108000  LDI.B	R1, R1, #0
0x46B8	0xB0208000  STI.B	R2, #0, R1
;__fm_Driver.c, 245 :: 		for (i = 0; i < 16; i++)
0x46BC	0x4431C010  ADD.L	R3, R3, #1
0x46C0	0x4431D00D  BEXTU.L	R3, R3, #256
;__fm_Driver.c, 248 :: 		}
; i end address is: 12 (R3)
0x46C4	0x003011A5  JMP	L_fm_readRegisters4
L_fm_readRegisters5:
;__fm_Driver.c, 249 :: 		for (i = 0; i < 16; i++)
; i start address is: 4 (R1)
0x46C8	0x64100000  LDK.L	R1, #0
; registerBuffer end address is: 0 (R0)
; i end address is: 4 (R1)
L_fm_readRegisters7:
; i start address is: 4 (R1)
; registerBuffer start address is: 0 (R0)
0x46CC	0x59E0C102  CMP.B	R1, #16
0x46D0	0x006011C0  JMPC	R30, C, #0, L_fm_readRegisters8
;__fm_Driver.c, 251 :: 		auxBuffer2[ i ] = auxBuffer1[ i + 16 ];
0x46D4	0x442FC240  ADD.L	R2, SP, #36
0x46D8	0x44410010  ADD.L	R4, R2, R1
0x46DC	0x4430C100  ADD.L	R3, R1, #16
0x46E0	0x4431C00C  BEXTS.L	R3, R3, #0
0x46E4	0x442FC040  ADD.L	R2, SP, #4
0x46E8	0x44210030  ADD.L	R2, R2, R3
0x46EC	0xA8210000  LDI.B	R2, R2, #0
0x46F0	0xB0410000  STI.B	R4, #0, R2
;__fm_Driver.c, 249 :: 		for (i = 0; i < 16; i++)
0x46F4	0x4410C010  ADD.L	R1, R1, #1
0x46F8	0x4410D00D  BEXTU.L	R1, R1, #256
;__fm_Driver.c, 252 :: 		}
; i end address is: 4 (R1)
0x46FC	0x003011B3  JMP	L_fm_readRegisters7
L_fm_readRegisters8:
;__fm_Driver.c, 254 :: 		j = 0;
; j start address is: 16 (R4)
0x4700	0x64400000  LDK.L	R4, #0
;__fm_Driver.c, 256 :: 		for (i = 0; i < 16; i ++)
; i start address is: 4 (R1)
0x4704	0x64100000  LDK.L	R1, #0
; j end address is: 16 (R4)
; i end address is: 4 (R1)
L_fm_readRegisters10:
; i start address is: 4 (R1)
; j start address is: 16 (R4)
; registerBuffer start address is: 0 (R0)
; registerBuffer end address is: 0 (R0)
0x4708	0x59E0C102  CMP.B	R1, #16
0x470C	0x006011E2  JMPC	R30, C, #0, L_fm_readRegisters11
; registerBuffer end address is: 0 (R0)
;__fm_Driver.c, 258 :: 		registerBuffer[ i ] = auxBuffer2[ j ];
; registerBuffer start address is: 0 (R0)
0x4710	0x4420D00D  BEXTU.L	R2, R1, #256
0x4714	0x44214018  ASHL.L	R2, R2, #1
0x4718	0x44500020  ADD.L	R5, R0, R2
0x471C	0x442FC240  ADD.L	R2, SP, #36
0x4720	0x44310040  ADD.L	R3, R2, R4
0x4724	0xA8318000  LDI.B	R3, R3, #0
0x4728	0xB2518000  STI.S	R5, #0, R3
;__fm_Driver.c, 259 :: 		registerBuffer[ i ] <<= 8;
0x472C	0x4430D00D  BEXTU.L	R3, R1, #256
0x4730	0x4431C018  ASHL.L	R3, R3, #1
0x4734	0x44300030  ADD.L	R3, R0, R3
0x4738	0xAA518000  LDI.S	R5, R3, #0
0x473C	0x4452C088  ASHL.L	R5, R5, #8
0x4740	0xB2328000  STI.S	R3, #0, R5
;__fm_Driver.c, 260 :: 		j += 1;
0x4744	0x44324010  ADD.L	R3, R4, #1
0x4748	0x4431C00C  BEXTS.L	R3, R3, #0
0x474C	0x4441D00D  BEXTU.L	R4, R3, #256
;__fm_Driver.c, 261 :: 		registerBuffer[ i ] |= auxBuffer2[ j ];
0x4750	0x4450D00D  BEXTU.L	R5, R1, #256
0x4754	0x4452C018  ASHL.L	R5, R5, #1
0x4758	0x44500050  ADD.L	R5, R0, R5
0x475C	0x4431D00D  BEXTU.L	R3, R3, #256
0x4760	0x44210030  ADD.L	R2, R2, R3
0x4764	0xA8210000  LDI.B	R2, R2, #0
0x4768	0xAA328000  LDI.S	R3, R5, #0
0x476C	0x44218025  OR.L	R2, R3, R2
0x4770	0xB2510000  STI.S	R5, #0, R2
;__fm_Driver.c, 262 :: 		j += 1;
0x4774	0x44224010  ADD.L	R2, R4, #1
0x4778	0x4441500D  BEXTU.L	R4, R2, #256
;__fm_Driver.c, 256 :: 		for (i = 0; i < 16; i ++)
0x477C	0x4410C010  ADD.L	R1, R1, #1
0x4780	0x4410D00D  BEXTU.L	R1, R1, #256
;__fm_Driver.c, 263 :: 		}
; registerBuffer end address is: 0 (R0)
; j end address is: 16 (R4)
; i end address is: 4 (R1)
0x4784	0x003011C2  JMP	L_fm_readRegisters10
L_fm_readRegisters11:
;__fm_Driver.c, 264 :: 		}
L_end_fm_readRegisters:
0x4788	0x99D00000  UNLINK	LR
0x478C	0xA0000000  RETURN	
; end of _fm_readRegisters
__fm_Driver_hal_i2cStart:
;__hal_ft90x.c, 96 :: 		static int hal_i2cStart()
;__hal_ft90x.c, 98 :: 		int res = 0;
; res start address is: 0 (R0)
0x2714	0x64000000  LDK.L	R0, #0
;__hal_ft90x.c, 99 :: 		startF = 1;
0x2718	0x64100001  LDK.L	R1, #1
0x271C	0xB8100CB9  STA.B	__fm_Driver_startF+0, R1
;__hal_ft90x.c, 100 :: 		return res;
; res end address is: 0 (R0)
;__hal_ft90x.c, 101 :: 		}
L_end_hal_i2cStart:
0x2720	0xA0000000  RETURN	
; end of __fm_Driver_hal_i2cStart
__fm_Driver_hal_i2cRead:
;__hal_ft90x.c, 118 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x26A0	0x95D00010  LINK	LR, #16
0x26A4	0xB3F10008  STI.S	SP, #8, R2
0x26A8	0xB1F1800C  STI.B	SP, #12, R3
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
;__hal_ft90x.c, 120 :: 		int res = 0;
0x26AC	0x64200000  LDK.L	R2, #0
0x26B0	0xB3F10004  STI.S	SP, #4, R2
;__hal_ft90x.c, 121 :: 		uint8_t *ptr = pBuf;
0x26B4	0xB5F08000  STI.L	SP, #0, R1
; pBuf end address is: 4 (R1)
;__hal_ft90x.c, 122 :: 		if( startF ) {
0x26B8	0xC0100CB9  LDA.B	R1, __fm_Driver_startF+0
0x26BC	0x59E0C002  CMP.B	R1, #0
0x26C0	0x002809B5  JMPC	R30, Z, #1, L___fm_Driver_hal_i2cRead2
;__hal_ft90x.c, 123 :: 		fp_i2cStart(slaveAddress);
; slaveAddress end address is: 0 (R0)
0x26C4	0xC4600DD8  LDA.L	R6, __fm_Driver_fp_i2cStart+0
0x26C8	0x08340060  CALLI	R6
;__hal_ft90x.c, 124 :: 		startF = 0;
0x26CC	0x64000000  LDK.L	R0, #0
0x26D0	0xB8000CB9  STA.B	__fm_Driver_startF+0, R0
;__hal_ft90x.c, 125 :: 		}
L___fm_Driver_hal_i2cRead2:
;__hal_ft90x.c, 126 :: 		res |= fp_i2cRead(ptr, nBytes);
0x26D4	0xAA1F8008  LDI.S	R1, SP, #8
0x26D8	0xAC0F8000  LDI.L	R0, SP, #0
0x26DC	0xC4600DEC  LDA.L	R6, __fm_Driver_fp_i2cRead+0
0x26E0	0x08340060  CALLI	R6
0x26E4	0xAA1F8004  LDI.S	R1, SP, #4
0x26E8	0x4410C00C  BEXTS.L	R1, R1, #0
0x26EC	0x44008005  OR.L	R0, R1, R0
0x26F0	0xB3F00004  STI.S	SP, #4, R0
;__hal_ft90x.c, 127 :: 		if( endMode == END_MODE_RESTART ) {
0x26F4	0xA80F800C  LDI.B	R0, SP, #12
0x26F8	0x59E04012  CMP.B	R0, #1
0x26FC	0x002009C2  JMPC	R30, Z, #0, L___fm_Driver_hal_i2cRead3
;__hal_ft90x.c, 128 :: 		startF = 1;
0x2700	0x64000001  LDK.L	R0, #1
0x2704	0xB8000CB9  STA.B	__fm_Driver_startF+0, R0
;__hal_ft90x.c, 129 :: 		}
L___fm_Driver_hal_i2cRead3:
;__hal_ft90x.c, 130 :: 		return res;
0x2708	0xAA0F8004  LDI.S	R0, SP, #4
;__hal_ft90x.c, 131 :: 		}
L_end_hal_i2cRead:
0x270C	0x99D00000  UNLINK	LR
0x2710	0xA0000000  RETURN	
; end of __fm_Driver_hal_i2cRead
_I2CM1_Write_Bytes:
;__Lib_I2C.c, 655 :: 		
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
0x160C	0x95D00004  LINK	LR, #4
; numBytesToSend end address is: 4 (R1)
; bufferOut end address is: 0 (R0)
; bufferOut start address is: 0 (R0)
; numBytesToSend start address is: 4 (R1)
;__Lib_I2C.c, 662 :: 		
; numBytesSent start address is: 24 (R6)
0x1610	0x64600000  LDK.L	R6, #0
;__Lib_I2C.c, 663 :: 		
; retVal start address is: 12 (R3)
0x1614	0x64300000  LDK.L	R3, #0
;__Lib_I2C.c, 664 :: 		
; timeout start address is: 20 (R5)
0x1618	0xC4500CC4  LDA.L	R5, __Lib_I2C__I2CM_TIMEOUT+0
;__Lib_I2C.c, 666 :: 		
0x161C	0x5BE0C012  CMP.S	R1, #1
0x1620	0x0020058D  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes50
; numBytesSent end address is: 24 (R6)
; retVal end address is: 12 (R3)
; numBytesToSend end address is: 4 (R1)
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 669 :: 		
0x1624	0xA8100000  LDI.B	R1, R0, #0
; bufferOut end address is: 0 (R0)
0x1628	0x4400D00D  BEXTU.L	R0, R1, #256
0x162C	0x00340291  CALL	_I2CM1_Write+0
; retVal start address is: 0 (R0)
;__Lib_I2C.c, 670 :: 		
; retVal end address is: 0 (R0)
0x1630	0x00300641  JMP	L_I2CM1_Write_Bytes51
L_I2CM1_Write_Bytes50:
;__Lib_I2C.c, 671 :: 		
; timeout start address is: 20 (R5)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
; retVal start address is: 12 (R3)
; numBytesSent start address is: 24 (R6)
0x1634	0x5BE0C012  CMP.S	R1, #1
0x1638	0x01A00640  JMPC	R30, A, #0, L__I2CM1_Write_Bytes173
;__Lib_I2C.c, 673 :: 		
0x163C	0xC0200CC8  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x1640	0x59E14012  CMP.B	R2, #1
0x1644	0x002005B3  JMPC	R30, Z, #0, L__I2CM1_Write_Bytes167
;__Lib_I2C.c, 675 :: 		
0x1648	0xC4700CCC  LDA.L	R7, __Lib_I2C_i2cm_base+0
0x164C	0xA8238000  LDI.B	R2, R7, #0
; slaveAddress start address is: 8 (R2)
;__Lib_I2C.c, 679 :: 		
0x1650	0x64400009  LDK.L	R4, #9
0x1654	0xB0720000  STI.B	R7, #0, R4
;__Lib_I2C.c, 680 :: 		
0x1658	0xC4400CCC  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x165C	0x44424010  ADD.L	R4, R4, #1
0x1660	0x64700011  LDK.L	R7, #17
0x1664	0xB0438000  STI.B	R4, #0, R7
; numBytesSent end address is: 24 (R6)
; slaveAddress end address is: 8 (R2)
; retVal end address is: 12 (R3)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x1668	0x4443400D  BEXTU.L	R4, R6, #0
;__Lib_I2C.c, 683 :: 		
L_I2CM1_Write_Bytes54:
; slaveAddress start address is: 8 (R2)
; timeout start address is: 20 (R5)
; retVal start address is: 12 (R3)
; numBytesSent start address is: 16 (R4)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
0x166C	0xC4600CCC  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x1670	0x44634010  ADD.L	R6, R6, #1
0x1674	0xA8630000  LDI.B	R6, R6, #0
0x1678	0x44634014  AND.L	R6, R6, #1
0x167C	0x59E34002  CMP.B	R6, #0
0x1680	0x002805AE  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes55
;__Lib_I2C.c, 684 :: 		
0x1684	0xC4600CC4  LDA.L	R6, __Lib_I2C__I2CM_TIMEOUT+0
0x1688	0x5DE34002  CMP.L	R6, #0
0x168C	0x002805AD  JMPC	R30, Z, #1, L__I2CM1_Write_Bytes166
;__Lib_I2C.c, 686 :: 		
0x1690	0x5DE2C002  CMP.L	R5, #0
0x1694	0x002005AB  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes57
; slaveAddress end address is: 8 (R2)
; numBytesSent end address is: 16 (R4)
; retVal end address is: 12 (R3)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 688 :: 		
0x1698	0x64000005  LDK.L	R0, #5
0x169C	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x16A0	0x08340060  CALLI	R6
;__Lib_I2C.c, 689 :: 		
0x16A4	0x64000001  LDK.L	R0, #1
0x16A8	0x00300641  JMP	L_end_I2CM1_Write_Bytes
;__Lib_I2C.c, 690 :: 		
L_I2CM1_Write_Bytes57:
;__Lib_I2C.c, 691 :: 		
; timeout start address is: 20 (R5)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
; retVal start address is: 12 (R3)
; numBytesSent start address is: 16 (R4)
; slaveAddress start address is: 8 (R2)
0x16AC	0x4452C012  SUB.L	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 692 :: 		
0x16B0	0x003005AD  JMP	L_I2CM1_Write_Bytes56
L__I2CM1_Write_Bytes166:
;__Lib_I2C.c, 684 :: 		
;__Lib_I2C.c, 692 :: 		
L_I2CM1_Write_Bytes56:
;__Lib_I2C.c, 693 :: 		
; timeout start address is: 20 (R5)
0x16B4	0x0030059B  JMP	L_I2CM1_Write_Bytes54
L_I2CM1_Write_Bytes55:
;__Lib_I2C.c, 696 :: 		
0x16B8	0xC4600CCC  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x16BC	0xB0610000  STI.B	R6, #0, R2
; slaveAddress end address is: 8 (R2)
; numBytesSent end address is: 16 (R4)
; retVal end address is: 12 (R3)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x16C0	0x4422400D  BEXTU.L	R2, R4, #0
0x16C4	0x4442C000  MOVE.L	R4, R5
;__Lib_I2C.c, 697 :: 		
0x16C8	0x003005B5  JMP	L_I2CM1_Write_Bytes53
L__I2CM1_Write_Bytes167:
;__Lib_I2C.c, 673 :: 		
0x16CC	0x4442C000  MOVE.L	R4, R5
0x16D0	0x4423400D  BEXTU.L	R2, R6, #0
;__Lib_I2C.c, 697 :: 		
L_I2CM1_Write_Bytes53:
;__Lib_I2C.c, 700 :: 		
; timeout start address is: 16 (R4)
; retVal start address is: 12 (R3)
; numBytesSent start address is: 8 (R2)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
0x16D4	0xC4500CCC  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x16D8	0x4462C020  ADD.L	R6, R5, #2
0x16DC	0xA8500000  LDI.B	R5, R0, #0
0x16E0	0xB0628000  STI.B	R6, #0, R5
;__Lib_I2C.c, 703 :: 		
0x16E4	0xC4600CCC  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x16E8	0xA8530000  LDI.B	R5, R6, #0
0x16EC	0x4452CFE4  AND.L	R5, R5, #254
0x16F0	0xB0628000  STI.B	R6, #0, R5
;__Lib_I2C.c, 708 :: 		
0x16F4	0xC0500CC8  LDA.B	R5, __Lib_I2C_I2CM_highSpeedStatus+0
0x16F8	0x59E2C002  CMP.B	R5, #0
0x16FC	0x002005D9  JMPC	R30, Z, #0, L__I2CM1_Write_Bytes169
; numBytesSent end address is: 8 (R2)
; retVal end address is: 12 (R3)
; timeout end address is: 16 (R4)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
0x1700	0x44524000  MOVE.L	R5, R4
;__Lib_I2C.c, 710 :: 		
L_I2CM1_Write_Bytes59:
; bufferOut start address is: 0 (R0)
; numBytesToSend start address is: 4 (R1)
; numBytesSent start address is: 8 (R2)
; retVal start address is: 12 (R3)
; timeout start address is: 20 (R5)
0x1704	0xC4400CCC  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x1708	0x44424010  ADD.L	R4, R4, #1
0x170C	0xA8420000  LDI.B	R4, R4, #0
0x1710	0x44424404  AND.L	R4, R4, #64
0x1714	0x59E24002  CMP.B	R4, #0
0x1718	0x002805D4  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes60
;__Lib_I2C.c, 711 :: 		
0x171C	0xC4400CC4  LDA.L	R4, __Lib_I2C__I2CM_TIMEOUT+0
0x1720	0x5DE24002  CMP.L	R4, #0
0x1724	0x002805D3  JMPC	R30, Z, #1, L__I2CM1_Write_Bytes168
;__Lib_I2C.c, 713 :: 		
0x1728	0x5DE2C002  CMP.L	R5, #0
0x172C	0x002005D1  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes62
; numBytesSent end address is: 8 (R2)
; retVal end address is: 12 (R3)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 715 :: 		
0x1730	0x64000005  LDK.L	R0, #5
0x1734	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1738	0x08340060  CALLI	R6
;__Lib_I2C.c, 716 :: 		
0x173C	0x64000001  LDK.L	R0, #1
0x1740	0x00300641  JMP	L_end_I2CM1_Write_Bytes
;__Lib_I2C.c, 717 :: 		
L_I2CM1_Write_Bytes62:
;__Lib_I2C.c, 718 :: 		
; timeout start address is: 20 (R5)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
; retVal start address is: 12 (R3)
; numBytesSent start address is: 8 (R2)
0x1744	0x4452C012  SUB.L	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 719 :: 		
0x1748	0x003005D3  JMP	L_I2CM1_Write_Bytes61
L__I2CM1_Write_Bytes168:
;__Lib_I2C.c, 711 :: 		
;__Lib_I2C.c, 719 :: 		
L_I2CM1_Write_Bytes61:
;__Lib_I2C.c, 720 :: 		
; timeout start address is: 20 (R5)
0x174C	0x003005C1  JMP	L_I2CM1_Write_Bytes59
L_I2CM1_Write_Bytes60:
;__Lib_I2C.c, 721 :: 		
0x1750	0xB3F10000  STI.S	SP, #0, R2
; retVal end address is: 12 (R3)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x1754	0x4442C000  MOVE.L	R4, R5
0x1758	0x4421D00D  BEXTU.L	R2, R3, #256
0x175C	0xAA3F8000  LDI.S	R3, SP, #0
0x1760	0x003005DC  JMP	L_I2CM1_Write_Bytes58
; numBytesSent end address is: 8 (R2)
L__I2CM1_Write_Bytes169:
;__Lib_I2C.c, 708 :: 		
0x1764	0xB1F18000  STI.B	SP, #0, R3
0x1768	0x4431400D  BEXTU.L	R3, R2, #0
0x176C	0xA82F8000  LDI.B	R2, SP, #0
;__Lib_I2C.c, 721 :: 		
L_I2CM1_Write_Bytes58:
;__Lib_I2C.c, 724 :: 		
; bufferOut start address is: 0 (R0)
; numBytesToSend start address is: 4 (R1)
; numBytesSent start address is: 12 (R3)
; retVal start address is: 8 (R2)
; timeout start address is: 16 (R4)
0x1770	0xC4500CCC  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x1774	0x4452C010  ADD.L	R5, R5, #1
0x1778	0x64600003  LDK.L	R6, #3
0x177C	0xB0530000  STI.B	R5, #0, R6
; timeout end address is: 16 (R4)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; numBytesSent end address is: 12 (R3)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 726 :: 		
L_I2CM1_Write_Bytes63:
;__Lib_I2C.c, 729 :: 		
; timeout start address is: 16 (R4)
; retVal start address is: 8 (R2)
; numBytesSent start address is: 12 (R3)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
0x1780	0x44524000  MOVE.L	R5, R4
; timeout end address is: 16 (R4)
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; numBytesSent end address is: 12 (R3)
; retVal end address is: 8 (R2)
L_I2CM1_Write_Bytes65:
; bufferOut start address is: 0 (R0)
; numBytesToSend start address is: 4 (R1)
; numBytesSent start address is: 12 (R3)
; retVal start address is: 8 (R2)
; timeout start address is: 20 (R5)
0x1784	0xC4400CCC  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x1788	0x44424010  ADD.L	R4, R4, #1
0x178C	0xA8420000  LDI.B	R4, R4, #0
0x1790	0x44424014  AND.L	R4, R4, #1
0x1794	0x59E24002  CMP.B	R4, #0
0x1798	0x002805F4  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes66
;__Lib_I2C.c, 731 :: 		
0x179C	0xC4400CC4  LDA.L	R4, __Lib_I2C__I2CM_TIMEOUT+0
0x17A0	0x5DE24002  CMP.L	R4, #0
0x17A4	0x002805F3  JMPC	R30, Z, #1, L__I2CM1_Write_Bytes170
;__Lib_I2C.c, 733 :: 		
0x17A8	0x5DE2C002  CMP.L	R5, #0
0x17AC	0x002005F1  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes68
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; numBytesSent end address is: 12 (R3)
; timeout end address is: 20 (R5)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 735 :: 		
0x17B0	0x64000005  LDK.L	R0, #5
0x17B4	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x17B8	0x08340060  CALLI	R6
;__Lib_I2C.c, 736 :: 		
0x17BC	0x64000001  LDK.L	R0, #1
0x17C0	0x00300641  JMP	L_end_I2CM1_Write_Bytes
;__Lib_I2C.c, 737 :: 		
L_I2CM1_Write_Bytes68:
;__Lib_I2C.c, 738 :: 		
; retVal start address is: 8 (R2)
; timeout start address is: 20 (R5)
; numBytesSent start address is: 12 (R3)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
0x17C4	0x4452C012  SUB.L	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 739 :: 		
0x17C8	0x003005F3  JMP	L_I2CM1_Write_Bytes67
L__I2CM1_Write_Bytes170:
;__Lib_I2C.c, 731 :: 		
;__Lib_I2C.c, 739 :: 		
L_I2CM1_Write_Bytes67:
;__Lib_I2C.c, 741 :: 		
; timeout start address is: 20 (R5)
0x17CC	0x003005E1  JMP	L_I2CM1_Write_Bytes65
L_I2CM1_Write_Bytes66:
;__Lib_I2C.c, 744 :: 		
0x17D0	0xC4400CCC  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x17D4	0x44424010  ADD.L	R4, R4, #1
0x17D8	0xA8420000  LDI.B	R4, R4, #0
0x17DC	0x44424024  AND.L	R4, R4, #2
0x17E0	0x59E24002  CMP.B	R4, #0
0x17E4	0x00280609  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes69
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; numBytesSent end address is: 12 (R3)
; timeout end address is: 20 (R5)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 746 :: 		
; retVal start address is: 4 (R1)
0x17E8	0x64100001  LDK.L	R1, #1
;__Lib_I2C.c, 748 :: 		
0x17EC	0xC4000CCC  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x17F0	0x44004010  ADD.L	R0, R0, #1
0x17F4	0xA8000000  LDI.B	R0, R0, #0
0x17F8	0x44004104  AND.L	R0, R0, #16
0x17FC	0x59E04002  CMP.B	R0, #0
0x1800	0x00280603  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes70
;__Lib_I2C.c, 750 :: 		
0x1804	0x64100002  LDK.L	R1, #2
;__Lib_I2C.c, 751 :: 		
0x1808	0x00300607  JMP	L_I2CM1_Write_Bytes71
L_I2CM1_Write_Bytes70:
;__Lib_I2C.c, 754 :: 		
0x180C	0xC4000CCC  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x1810	0x44204010  ADD.L	R2, R0, #1
0x1814	0x64000005  LDK.L	R0, #5
0x1818	0xB0200000  STI.B	R2, #0, R0
; retVal end address is: 4 (R1)
;__Lib_I2C.c, 755 :: 		
L_I2CM1_Write_Bytes71:
;__Lib_I2C.c, 756 :: 		
; retVal start address is: 4 (R1)
0x181C	0x4400D00D  BEXTU.L	R0, R1, #256
; retVal end address is: 4 (R1)
0x1820	0x0030063F  JMP	L_I2CM1_Write_Bytes64
;__Lib_I2C.c, 757 :: 		
L_I2CM1_Write_Bytes69:
;__Lib_I2C.c, 760 :: 		
; retVal start address is: 8 (R2)
; timeout start address is: 20 (R5)
; numBytesSent start address is: 12 (R3)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
0x1824	0x4441C010  ADD.L	R4, R3, #1
0x1828	0x4432400D  BEXTU.L	R3, R4, #0
;__Lib_I2C.c, 761 :: 		
0x182C	0x4460C012  SUB.L	R6, R1, #1
0x1830	0x5BE20062  CMP.S	R4, R6
0x1834	0x00200634  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes72
; numBytesToSend end address is: 4 (R1)
;__Lib_I2C.c, 764 :: 		
0x1838	0xC4100CCC  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x183C	0x4440C020  ADD.L	R4, R1, #2
0x1840	0x44100030  ADD.L	R1, R0, R3
; bufferOut end address is: 0 (R0)
; numBytesSent end address is: 12 (R3)
0x1844	0xA8008000  LDI.B	R0, R1, #0
0x1848	0xB0400000  STI.B	R4, #0, R0
;__Lib_I2C.c, 767 :: 		
0x184C	0xC4000CCC  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x1850	0x44004010  ADD.L	R0, R0, #1
0x1854	0x64100005  LDK.L	R1, #5
0x1858	0xB0008000  STI.B	R0, #0, R1
; timeout end address is: 20 (R5)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 770 :: 		
L_I2CM1_Write_Bytes73:
; timeout start address is: 20 (R5)
; retVal start address is: 8 (R2)
0x185C	0xC4000CCC  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x1860	0x44004010  ADD.L	R0, R0, #1
0x1864	0xA8000000  LDI.B	R0, R0, #0
0x1868	0x44004014  AND.L	R0, R0, #1
0x186C	0x59E04002  CMP.B	R0, #0
0x1870	0x0028062A  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes74
;__Lib_I2C.c, 772 :: 		
0x1874	0xC4000CC4  LDA.L	R0, __Lib_I2C__I2CM_TIMEOUT+0
0x1878	0x5DE04002  CMP.L	R0, #0
0x187C	0x00280629  JMPC	R30, Z, #1, L__I2CM1_Write_Bytes171
;__Lib_I2C.c, 774 :: 		
0x1880	0x5DE2C002  CMP.L	R5, #0
0x1884	0x00200627  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes76
; timeout end address is: 20 (R5)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 776 :: 		
0x1888	0x64000005  LDK.L	R0, #5
0x188C	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1890	0x08340060  CALLI	R6
;__Lib_I2C.c, 777 :: 		
0x1894	0x64000001  LDK.L	R0, #1
0x1898	0x00300641  JMP	L_end_I2CM1_Write_Bytes
;__Lib_I2C.c, 778 :: 		
L_I2CM1_Write_Bytes76:
;__Lib_I2C.c, 779 :: 		
; retVal start address is: 8 (R2)
; timeout start address is: 20 (R5)
0x189C	0x4452C012  SUB.L	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 780 :: 		
0x18A0	0x00300629  JMP	L_I2CM1_Write_Bytes75
L__I2CM1_Write_Bytes171:
;__Lib_I2C.c, 772 :: 		
;__Lib_I2C.c, 780 :: 		
L_I2CM1_Write_Bytes75:
;__Lib_I2C.c, 781 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x18A4	0x00300617  JMP	L_I2CM1_Write_Bytes73
L_I2CM1_Write_Bytes74:
;__Lib_I2C.c, 784 :: 		
0x18A8	0xC4000CCC  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x18AC	0x44004010  ADD.L	R0, R0, #1
0x18B0	0xA8000000  LDI.B	R0, R0, #0
0x18B4	0x44004024  AND.L	R0, R0, #2
0x18B8	0x59E04002  CMP.B	R0, #0
0x18BC	0x00280632  JMPC	R30, Z, #1, L__I2CM1_Write_Bytes172
;__Lib_I2C.c, 786 :: 		
0x18C0	0x64200001  LDK.L	R2, #1
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 787 :: 		
0x18C4	0x00300632  JMP	L_I2CM1_Write_Bytes77
L__I2CM1_Write_Bytes172:
;__Lib_I2C.c, 784 :: 		
;__Lib_I2C.c, 787 :: 		
L_I2CM1_Write_Bytes77:
;__Lib_I2C.c, 788 :: 		
; retVal start address is: 8 (R2)
0x18C8	0x4401500D  BEXTU.L	R0, R2, #256
0x18CC	0x0030063F  JMP	L_I2CM1_Write_Bytes64
;__Lib_I2C.c, 789 :: 		
L_I2CM1_Write_Bytes72:
;__Lib_I2C.c, 793 :: 		
; timeout start address is: 20 (R5)
; numBytesSent start address is: 12 (R3)
; numBytesToSend start address is: 4 (R1)
; bufferOut start address is: 0 (R0)
0x18D0	0xC4400CCC  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x18D4	0x44424020  ADD.L	R4, R4, #2
0x18D8	0x44600030  ADD.L	R6, R0, R3
0x18DC	0xA8630000  LDI.B	R6, R6, #0
0x18E0	0xB0430000  STI.B	R4, #0, R6
;__Lib_I2C.c, 795 :: 		
0x18E4	0xC4400CCC  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x18E8	0x44424010  ADD.L	R4, R4, #1
0x18EC	0x64600001  LDK.L	R6, #1
0x18F0	0xB0430000  STI.B	R4, #0, R6
;__Lib_I2C.c, 797 :: 		
; bufferOut end address is: 0 (R0)
; numBytesToSend end address is: 4 (R1)
; numBytesSent end address is: 12 (R3)
; timeout end address is: 20 (R5)
; retVal end address is: 8 (R2)
0x18F4	0x4442C000  MOVE.L	R4, R5
0x18F8	0x003005E0  JMP	L_I2CM1_Write_Bytes63
L_I2CM1_Write_Bytes64:
;__Lib_I2C.c, 798 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x18FC	0x00300641  JMP	L_I2CM1_Write_Bytes52
L__I2CM1_Write_Bytes173:
;__Lib_I2C.c, 671 :: 		
0x1900	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_I2C.c, 798 :: 		
L_I2CM1_Write_Bytes52:
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
L_I2CM1_Write_Bytes51:
;__Lib_I2C.c, 800 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 801 :: 		
L_end_I2CM1_Write_Bytes:
0x1904	0x99D00000  UNLINK	LR
0x1908	0xA0000000  RETURN	
; end of _I2CM1_Write_Bytes
_I2CM1_Write:
;__Lib_I2C.c, 403 :: 		
; dataOut start address is: 0 (R0)
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_I2C.c, 409 :: 		
; retVal start address is: 8 (R2)
0x0A44	0x64200000  LDK.L	R2, #0
;__Lib_I2C.c, 410 :: 		
; timeout start address is: 16 (R4)
0x0A48	0xC4400CC4  LDA.L	R4, __Lib_I2C__I2CM_TIMEOUT+0
;__Lib_I2C.c, 413 :: 		
0x0A4C	0xC0100CC8  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x0A50	0x59E0C012  CMP.B	R1, #1
0x0A54	0x002002B4  JMPC	R30, Z, #0, L__I2CM1_Write152
;__Lib_I2C.c, 415 :: 		
0x0A58	0xC4500CCC  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x0A5C	0xA8128000  LDI.B	R1, R5, #0
; slaveAddress start address is: 4 (R1)
;__Lib_I2C.c, 419 :: 		
0x0A60	0x64300009  LDK.L	R3, #9
0x0A64	0xB0518000  STI.B	R5, #0, R3
;__Lib_I2C.c, 420 :: 		
0x0A68	0xC4300CCC  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x0A6C	0x4431C010  ADD.L	R3, R3, #1
0x0A70	0x64500011  LDK.L	R5, #17
0x0A74	0xB0328000  STI.B	R3, #0, R5
; slaveAddress end address is: 4 (R1)
; retVal end address is: 8 (R2)
; dataOut end address is: 0 (R0)
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 423 :: 		
L_I2CM1_Write15:
; slaveAddress start address is: 4 (R1)
; timeout start address is: 16 (R4)
; retVal start address is: 8 (R2)
; dataOut start address is: 0 (R0)
0x0A78	0xC4300CCC  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x0A7C	0x4431C010  ADD.L	R3, R3, #1
0x0A80	0xA8318000  LDI.B	R3, R3, #0
0x0A84	0x4431C014  AND.L	R3, R3, #1
0x0A88	0x59E1C002  CMP.B	R3, #0
0x0A8C	0x002802B1  JMPC	R30, Z, #1, L_I2CM1_Write16
;__Lib_I2C.c, 424 :: 		
0x0A90	0xC4300CC4  LDA.L	R3, __Lib_I2C__I2CM_TIMEOUT+0
0x0A94	0x5DE1C002  CMP.L	R3, #0
0x0A98	0x002802B0  JMPC	R30, Z, #1, L__I2CM1_Write151
;__Lib_I2C.c, 426 :: 		
0x0A9C	0x5DE24002  CMP.L	R4, #0
0x0AA0	0x002002AE  JMPC	R30, Z, #0, L_I2CM1_Write18
; slaveAddress end address is: 4 (R1)
; retVal end address is: 8 (R2)
; dataOut end address is: 0 (R0)
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 428 :: 		
0x0AA4	0x64000001  LDK.L	R0, #1
0x0AA8	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x0AAC	0x08340060  CALLI	R6
;__Lib_I2C.c, 429 :: 		
0x0AB0	0x64000001  LDK.L	R0, #1
0x0AB4	0x003002FB  JMP	L_end_I2CM1_Write
;__Lib_I2C.c, 430 :: 		
L_I2CM1_Write18:
;__Lib_I2C.c, 431 :: 		
; timeout start address is: 16 (R4)
; dataOut start address is: 0 (R0)
; retVal start address is: 8 (R2)
; slaveAddress start address is: 4 (R1)
0x0AB8	0x44424012  SUB.L	R4, R4, #1
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 432 :: 		
0x0ABC	0x003002B0  JMP	L_I2CM1_Write17
L__I2CM1_Write151:
;__Lib_I2C.c, 424 :: 		
;__Lib_I2C.c, 432 :: 		
L_I2CM1_Write17:
;__Lib_I2C.c, 433 :: 		
; timeout start address is: 16 (R4)
0x0AC0	0x0030029E  JMP	L_I2CM1_Write15
L_I2CM1_Write16:
;__Lib_I2C.c, 436 :: 		
0x0AC4	0xC4300CCC  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x0AC8	0xB0308000  STI.B	R3, #0, R1
; slaveAddress end address is: 4 (R1)
; retVal end address is: 8 (R2)
; dataOut end address is: 0 (R0)
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 437 :: 		
0x0ACC	0x003002B4  JMP	L_I2CM1_Write14
L__I2CM1_Write152:
;__Lib_I2C.c, 413 :: 		
;__Lib_I2C.c, 437 :: 		
L_I2CM1_Write14:
;__Lib_I2C.c, 440 :: 		
; timeout start address is: 16 (R4)
; retVal start address is: 8 (R2)
; dataOut start address is: 0 (R0)
0x0AD0	0xC4100CCC  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0AD4	0x4410C020  ADD.L	R1, R1, #2
0x0AD8	0xB0100000  STI.B	R1, #0, R0
; dataOut end address is: 0 (R0)
;__Lib_I2C.c, 443 :: 		
0x0ADC	0xC4000CCC  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x0AE0	0xA8100000  LDI.B	R1, R0, #0
0x0AE4	0x4410CFE4  AND.L	R1, R1, #254
0x0AE8	0xB0008000  STI.B	R0, #0, R1
;__Lib_I2C.c, 448 :: 		
0x0AEC	0xC0000CC8  LDA.B	R0, __Lib_I2C_I2CM_highSpeedStatus+0
0x0AF0	0x59E04002  CMP.B	R0, #0
0x0AF4	0x002002D3  JMPC	R30, Z, #0, L__I2CM1_Write154
; retVal end address is: 8 (R2)
; timeout end address is: 16 (R4)
0x0AF8	0x4401500D  BEXTU.L	R0, R2, #256
;__Lib_I2C.c, 450 :: 		
L_I2CM1_Write20:
; retVal start address is: 0 (R0)
; timeout start address is: 16 (R4)
0x0AFC	0xC4100CCC  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0B00	0x4410C010  ADD.L	R1, R1, #1
0x0B04	0xA8108000  LDI.B	R1, R1, #0
0x0B08	0x4410C404  AND.L	R1, R1, #64
0x0B0C	0x59E0C002  CMP.B	R1, #0
0x0B10	0x002802D2  JMPC	R30, Z, #1, L_I2CM1_Write21
;__Lib_I2C.c, 452 :: 		
0x0B14	0xC4100CC4  LDA.L	R1, __Lib_I2C__I2CM_TIMEOUT+0
0x0B18	0x5DE0C002  CMP.L	R1, #0
0x0B1C	0x002802D1  JMPC	R30, Z, #1, L__I2CM1_Write153
;__Lib_I2C.c, 454 :: 		
0x0B20	0x5DE24002  CMP.L	R4, #0
0x0B24	0x002002CF  JMPC	R30, Z, #0, L_I2CM1_Write23
; timeout end address is: 16 (R4)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 456 :: 		
0x0B28	0x64000001  LDK.L	R0, #1
0x0B2C	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x0B30	0x08340060  CALLI	R6
;__Lib_I2C.c, 457 :: 		
0x0B34	0x64000001  LDK.L	R0, #1
0x0B38	0x003002FB  JMP	L_end_I2CM1_Write
;__Lib_I2C.c, 458 :: 		
L_I2CM1_Write23:
;__Lib_I2C.c, 459 :: 		
; retVal start address is: 0 (R0)
; timeout start address is: 16 (R4)
0x0B3C	0x44424012  SUB.L	R4, R4, #1
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 460 :: 		
0x0B40	0x003002D1  JMP	L_I2CM1_Write22
L__I2CM1_Write153:
;__Lib_I2C.c, 452 :: 		
;__Lib_I2C.c, 460 :: 		
L_I2CM1_Write22:
;__Lib_I2C.c, 461 :: 		
; timeout start address is: 16 (R4)
0x0B44	0x003002BF  JMP	L_I2CM1_Write20
L_I2CM1_Write21:
;__Lib_I2C.c, 462 :: 		
; retVal end address is: 0 (R0)
0x0B48	0x003002D4  JMP	L_I2CM1_Write19
; timeout end address is: 16 (R4)
L__I2CM1_Write154:
;__Lib_I2C.c, 448 :: 		
0x0B4C	0x4401500D  BEXTU.L	R0, R2, #256
;__Lib_I2C.c, 462 :: 		
L_I2CM1_Write19:
;__Lib_I2C.c, 465 :: 		
; retVal start address is: 0 (R0)
; timeout start address is: 16 (R4)
0x0B50	0xC4100CCC  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0B54	0x4420C010  ADD.L	R2, R1, #1
0x0B58	0x64100007  LDK.L	R1, #7
0x0B5C	0xB0208000  STI.B	R2, #0, R1
; timeout end address is: 16 (R4)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 468 :: 		
L_I2CM1_Write24:
; timeout start address is: 16 (R4)
; retVal start address is: 0 (R0)
0x0B60	0xC4100CCC  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0B64	0x4410C010  ADD.L	R1, R1, #1
0x0B68	0xA8108000  LDI.B	R1, R1, #0
0x0B6C	0x4410C014  AND.L	R1, R1, #1
0x0B70	0x59E0C002  CMP.B	R1, #0
0x0B74	0x002802EB  JMPC	R30, Z, #1, L_I2CM1_Write25
;__Lib_I2C.c, 470 :: 		
0x0B78	0xC4100CC4  LDA.L	R1, __Lib_I2C__I2CM_TIMEOUT+0
0x0B7C	0x5DE0C002  CMP.L	R1, #0
0x0B80	0x002802EA  JMPC	R30, Z, #1, L__I2CM1_Write155
;__Lib_I2C.c, 472 :: 		
0x0B84	0x5DE24002  CMP.L	R4, #0
0x0B88	0x002002E8  JMPC	R30, Z, #0, L_I2CM1_Write27
; timeout end address is: 16 (R4)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 474 :: 		
0x0B8C	0x64000001  LDK.L	R0, #1
0x0B90	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x0B94	0x08340060  CALLI	R6
;__Lib_I2C.c, 475 :: 		
0x0B98	0x64000001  LDK.L	R0, #1
0x0B9C	0x003002FB  JMP	L_end_I2CM1_Write
;__Lib_I2C.c, 476 :: 		
L_I2CM1_Write27:
;__Lib_I2C.c, 477 :: 		
; retVal start address is: 0 (R0)
; timeout start address is: 16 (R4)
0x0BA0	0x44424012  SUB.L	R4, R4, #1
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 478 :: 		
0x0BA4	0x003002EA  JMP	L_I2CM1_Write26
L__I2CM1_Write155:
;__Lib_I2C.c, 470 :: 		
;__Lib_I2C.c, 478 :: 		
L_I2CM1_Write26:
;__Lib_I2C.c, 480 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x0BA8	0x003002D8  JMP	L_I2CM1_Write24
L_I2CM1_Write25:
;__Lib_I2C.c, 483 :: 		
0x0BAC	0xC4100CCC  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0BB0	0x4410C010  ADD.L	R1, R1, #1
0x0BB4	0xA8108000  LDI.B	R1, R1, #0
0x0BB8	0x4410C024  AND.L	R1, R1, #2
0x0BBC	0x59E0C002  CMP.B	R1, #0
0x0BC0	0x002802FB  JMPC	R30, Z, #1, L__I2CM1_Write157
;__Lib_I2C.c, 485 :: 		
0x0BC4	0x64000001  LDK.L	R0, #1
;__Lib_I2C.c, 487 :: 		
0x0BC8	0xC4100CCC  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0BCC	0x4410C010  ADD.L	R1, R1, #1
0x0BD0	0xA8108000  LDI.B	R1, R1, #0
0x0BD4	0x4410C104  AND.L	R1, R1, #16
0x0BD8	0x59E0C002  CMP.B	R1, #0
0x0BDC	0x002802FA  JMPC	R30, Z, #1, L__I2CM1_Write156
;__Lib_I2C.c, 489 :: 		
0x0BE0	0x64000002  LDK.L	R0, #2
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 490 :: 		
0x0BE4	0x003002FA  JMP	L_I2CM1_Write29
L__I2CM1_Write156:
;__Lib_I2C.c, 487 :: 		
;__Lib_I2C.c, 490 :: 		
L_I2CM1_Write29:
;__Lib_I2C.c, 491 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x0BE8	0x003002FB  JMP	L_I2CM1_Write28
L__I2CM1_Write157:
;__Lib_I2C.c, 483 :: 		
;__Lib_I2C.c, 491 :: 		
L_I2CM1_Write28:
;__Lib_I2C.c, 492 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 493 :: 		
L_end_I2CM1_Write:
0x0BEC	0xA0000000  RETURN	
; end of _I2CM1_Write
_I2CM1_Read_10Bit:
;__Lib_I2C.c, 925 :: 		
; address10Bit start address is: 4 (R1)
; dataIn start address is: 0 (R0)
; address10Bit end address is: 4 (R1)
; dataIn end address is: 0 (R0)
; dataIn start address is: 0 (R0)
; address10Bit start address is: 4 (R1)
;__Lib_I2C.c, 931 :: 		
; retVal start address is: 12 (R3)
0x190C	0x64300000  LDK.L	R3, #0
;__Lib_I2C.c, 932 :: 		
; timeout start address is: 16 (R4)
0x1910	0xC4400CC4  LDA.L	R4, __Lib_I2C__I2CM_TIMEOUT+0
;__Lib_I2C.c, 935 :: 		
0x1914	0xC0200CC8  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x1918	0x59E14012  CMP.B	R2, #1
0x191C	0x00200666  JMPC	R30, Z, #0, L__I2CM1_Read_10Bit181
;__Lib_I2C.c, 937 :: 		
0x1920	0xC4600CCC  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x1924	0xA8230000  LDI.B	R2, R6, #0
; slaveAddress start address is: 8 (R2)
;__Lib_I2C.c, 941 :: 		
0x1928	0x64500009  LDK.L	R5, #9
0x192C	0xB0628000  STI.B	R6, #0, R5
;__Lib_I2C.c, 942 :: 		
0x1930	0xC4500CCC  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x1934	0x4452C010  ADD.L	R5, R5, #1
0x1938	0x64600011  LDK.L	R6, #17
0x193C	0xB0530000  STI.B	R5, #0, R6
; slaveAddress end address is: 8 (R2)
; retVal end address is: 12 (R3)
; address10Bit end address is: 4 (R1)
; timeout end address is: 16 (R4)
; dataIn end address is: 0 (R0)
;__Lib_I2C.c, 945 :: 		
L_I2CM1_Read_10Bit97:
; slaveAddress start address is: 8 (R2)
; timeout start address is: 16 (R4)
; retVal start address is: 12 (R3)
; address10Bit start address is: 4 (R1)
; dataIn start address is: 0 (R0)
0x1940	0xC4500CCC  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x1944	0x4452C010  ADD.L	R5, R5, #1
0x1948	0xA8528000  LDI.B	R5, R5, #0
0x194C	0x4452C014  AND.L	R5, R5, #1
0x1950	0x59E2C002  CMP.B	R5, #0
0x1954	0x00280663  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit98
;__Lib_I2C.c, 947 :: 		
0x1958	0xC4500CC4  LDA.L	R5, __Lib_I2C__I2CM_TIMEOUT+0
0x195C	0x5DE2C002  CMP.L	R5, #0
0x1960	0x00280662  JMPC	R30, Z, #1, L__I2CM1_Read_10Bit180
;__Lib_I2C.c, 949 :: 		
0x1964	0x5DE24002  CMP.L	R4, #0
0x1968	0x00200660  JMPC	R30, Z, #0, L_I2CM1_Read_10Bit100
; slaveAddress end address is: 8 (R2)
; retVal end address is: 12 (R3)
; address10Bit end address is: 4 (R1)
; timeout end address is: 16 (R4)
; dataIn end address is: 0 (R0)
;__Lib_I2C.c, 951 :: 		
0x196C	0x64000004  LDK.L	R0, #4
0x1970	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1974	0x08340060  CALLI	R6
;__Lib_I2C.c, 952 :: 		
0x1978	0x64000001  LDK.L	R0, #1
0x197C	0x003006D7  JMP	L_end_I2CM1_Read_10Bit
;__Lib_I2C.c, 953 :: 		
L_I2CM1_Read_10Bit100:
;__Lib_I2C.c, 954 :: 		
; dataIn start address is: 0 (R0)
; timeout start address is: 16 (R4)
; address10Bit start address is: 4 (R1)
; retVal start address is: 12 (R3)
; slaveAddress start address is: 8 (R2)
0x1980	0x44424012  SUB.L	R4, R4, #1
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 955 :: 		
0x1984	0x00300662  JMP	L_I2CM1_Read_10Bit99
L__I2CM1_Read_10Bit180:
;__Lib_I2C.c, 947 :: 		
;__Lib_I2C.c, 955 :: 		
L_I2CM1_Read_10Bit99:
;__Lib_I2C.c, 956 :: 		
; timeout start address is: 16 (R4)
0x1988	0x00300650  JMP	L_I2CM1_Read_10Bit97
L_I2CM1_Read_10Bit98:
;__Lib_I2C.c, 959 :: 		
0x198C	0xC4500CCC  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x1990	0xB0510000  STI.B	R5, #0, R2
; slaveAddress end address is: 8 (R2)
; retVal end address is: 12 (R3)
; address10Bit end address is: 4 (R1)
; timeout end address is: 16 (R4)
; dataIn end address is: 0 (R0)
;__Lib_I2C.c, 960 :: 		
0x1994	0x00300666  JMP	L_I2CM1_Read_10Bit96
L__I2CM1_Read_10Bit181:
;__Lib_I2C.c, 935 :: 		
;__Lib_I2C.c, 960 :: 		
L_I2CM1_Read_10Bit96:
;__Lib_I2C.c, 963 :: 		
; timeout start address is: 16 (R4)
; retVal start address is: 12 (R3)
; address10Bit start address is: 4 (R1)
; dataIn start address is: 0 (R0)
0x1998	0x4420C00D  BEXTU.L	R2, R1, #0
0x199C	0x44214079  LSHR.L	R2, R2, #7
;__Lib_I2C.c, 964 :: 		
0x19A0	0x4421500D  BEXTU.L	R2, R2, #256
0x19A4	0x44214F05  OR.L	R2, R2, #240
0x19A8	0x4421500D  BEXTU.L	R2, R2, #256
;__Lib_I2C.c, 965 :: 		
0x19AC	0x44514F64  AND.L	R5, R2, #246
;__Lib_I2C.c, 966 :: 		
0x19B0	0xC4200CCC  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x19B4	0xB0228000  STI.B	R2, #0, R5
;__Lib_I2C.c, 969 :: 		
0x19B8	0xC4200CCC  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x19BC	0xA8510000  LDI.B	R5, R2, #0
0x19C0	0x4452CFE4  AND.L	R5, R5, #254
0x19C4	0xB0228000  STI.B	R2, #0, R5
;__Lib_I2C.c, 973 :: 		
0x19C8	0xC4200CCC  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x19CC	0x44214020  ADD.L	R2, R2, #2
0x19D0	0x4450D00D  BEXTU.L	R5, R1, #256
; address10Bit end address is: 4 (R1)
0x19D4	0xB0228000  STI.B	R2, #0, R5
;__Lib_I2C.c, 978 :: 		
0x19D8	0xC0100CC8  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x19DC	0x59E0C002  CMP.B	R1, #0
0x19E0	0x0020068E  JMPC	R30, Z, #0, L__I2CM1_Read_10Bit183
; retVal end address is: 12 (R3)
; timeout end address is: 16 (R4)
; dataIn end address is: 0 (R0)
0x19E4	0x4411D00D  BEXTU.L	R1, R3, #256
;__Lib_I2C.c, 980 :: 		
L_I2CM1_Read_10Bit102:
; dataIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; timeout start address is: 16 (R4)
0x19E8	0xC4200CCC  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x19EC	0x44214010  ADD.L	R2, R2, #1
0x19F0	0xA8210000  LDI.B	R2, R2, #0
0x19F4	0x44214404  AND.L	R2, R2, #64
0x19F8	0x59E14002  CMP.B	R2, #0
0x19FC	0x0028068D  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit103
;__Lib_I2C.c, 982 :: 		
0x1A00	0xC4200CC4  LDA.L	R2, __Lib_I2C__I2CM_TIMEOUT+0
0x1A04	0x5DE14002  CMP.L	R2, #0
0x1A08	0x0028068C  JMPC	R30, Z, #1, L__I2CM1_Read_10Bit182
;__Lib_I2C.c, 984 :: 		
0x1A0C	0x5DE24002  CMP.L	R4, #0
0x1A10	0x0020068A  JMPC	R30, Z, #0, L_I2CM1_Read_10Bit105
; timeout end address is: 16 (R4)
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
;__Lib_I2C.c, 986 :: 		
0x1A14	0x64000004  LDK.L	R0, #4
0x1A18	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1A1C	0x08340060  CALLI	R6
;__Lib_I2C.c, 987 :: 		
0x1A20	0x64000001  LDK.L	R0, #1
0x1A24	0x003006D7  JMP	L_end_I2CM1_Read_10Bit
;__Lib_I2C.c, 988 :: 		
L_I2CM1_Read_10Bit105:
;__Lib_I2C.c, 989 :: 		
; retVal start address is: 4 (R1)
; dataIn start address is: 0 (R0)
; timeout start address is: 16 (R4)
0x1A28	0x44424012  SUB.L	R4, R4, #1
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 990 :: 		
0x1A2C	0x0030068C  JMP	L_I2CM1_Read_10Bit104
L__I2CM1_Read_10Bit182:
;__Lib_I2C.c, 982 :: 		
;__Lib_I2C.c, 990 :: 		
L_I2CM1_Read_10Bit104:
;__Lib_I2C.c, 991 :: 		
; timeout start address is: 16 (R4)
0x1A30	0x0030067A  JMP	L_I2CM1_Read_10Bit102
L_I2CM1_Read_10Bit103:
;__Lib_I2C.c, 992 :: 		
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
0x1A34	0x0030068F  JMP	L_I2CM1_Read_10Bit101
; timeout end address is: 16 (R4)
L__I2CM1_Read_10Bit183:
;__Lib_I2C.c, 978 :: 		
0x1A38	0x4411D00D  BEXTU.L	R1, R3, #256
;__Lib_I2C.c, 992 :: 		
L_I2CM1_Read_10Bit101:
;__Lib_I2C.c, 995 :: 		
; dataIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; timeout start address is: 16 (R4)
0x1A3C	0xC4200CCC  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1A40	0x44314010  ADD.L	R3, R2, #1
0x1A44	0x64200003  LDK.L	R2, #3
0x1A48	0xB0310000  STI.B	R3, #0, R2
; timeout end address is: 16 (R4)
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
0x1A4C	0x44324000  MOVE.L	R3, R4
;__Lib_I2C.c, 998 :: 		
L_I2CM1_Read_10Bit106:
; timeout start address is: 12 (R3)
; retVal start address is: 4 (R1)
; dataIn start address is: 0 (R0)
0x1A50	0xC4200CCC  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1A54	0x44214010  ADD.L	R2, R2, #1
0x1A58	0xA8210000  LDI.B	R2, R2, #0
0x1A5C	0x44214014  AND.L	R2, R2, #1
0x1A60	0x59E14002  CMP.B	R2, #0
0x1A64	0x002806A7  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit107
;__Lib_I2C.c, 1000 :: 		
0x1A68	0xC4200CC4  LDA.L	R2, __Lib_I2C__I2CM_TIMEOUT+0
0x1A6C	0x5DE14002  CMP.L	R2, #0
0x1A70	0x002806A6  JMPC	R30, Z, #1, L__I2CM1_Read_10Bit184
;__Lib_I2C.c, 1002 :: 		
0x1A74	0x5DE1C002  CMP.L	R3, #0
0x1A78	0x002006A4  JMPC	R30, Z, #0, L_I2CM1_Read_10Bit109
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 1004 :: 		
0x1A7C	0x64000004  LDK.L	R0, #4
0x1A80	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1A84	0x08340060  CALLI	R6
;__Lib_I2C.c, 1005 :: 		
0x1A88	0x64000001  LDK.L	R0, #1
0x1A8C	0x003006D7  JMP	L_end_I2CM1_Read_10Bit
;__Lib_I2C.c, 1006 :: 		
L_I2CM1_Read_10Bit109:
;__Lib_I2C.c, 1007 :: 		
; timeout start address is: 12 (R3)
; retVal start address is: 4 (R1)
; dataIn start address is: 0 (R0)
0x1A90	0x4431C012  SUB.L	R3, R3, #1
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 1008 :: 		
0x1A94	0x003006A6  JMP	L_I2CM1_Read_10Bit108
L__I2CM1_Read_10Bit184:
;__Lib_I2C.c, 1000 :: 		
;__Lib_I2C.c, 1008 :: 		
L_I2CM1_Read_10Bit108:
;__Lib_I2C.c, 1009 :: 		
; timeout start address is: 12 (R3)
0x1A98	0x00300694  JMP	L_I2CM1_Read_10Bit106
L_I2CM1_Read_10Bit107:
;__Lib_I2C.c, 1012 :: 		
0x1A9C	0xC4400CCC  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x1AA0	0xA8220000  LDI.B	R2, R4, #0
0x1AA4	0x44214015  OR.L	R2, R2, #1
0x1AA8	0xB0410000  STI.B	R4, #0, R2
;__Lib_I2C.c, 1023 :: 		
0x1AAC	0xC4200CCC  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1AB0	0x44214010  ADD.L	R2, R2, #1
0x1AB4	0x64400007  LDK.L	R4, #7
0x1AB8	0xB0220000  STI.B	R2, #0, R4
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 1026 :: 		
L_I2CM1_Read_10Bit110:
; dataIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; timeout start address is: 12 (R3)
0x1ABC	0xC4200CCC  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1AC0	0x44214010  ADD.L	R2, R2, #1
0x1AC4	0xA8210000  LDI.B	R2, R2, #0
0x1AC8	0x44214014  AND.L	R2, R2, #1
0x1ACC	0x59E14002  CMP.B	R2, #0
0x1AD0	0x002806C2  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit111
;__Lib_I2C.c, 1028 :: 		
0x1AD4	0xC4200CC4  LDA.L	R2, __Lib_I2C__I2CM_TIMEOUT+0
0x1AD8	0x5DE14002  CMP.L	R2, #0
0x1ADC	0x002806C1  JMPC	R30, Z, #1, L__I2CM1_Read_10Bit185
;__Lib_I2C.c, 1030 :: 		
0x1AE0	0x5DE1C002  CMP.L	R3, #0
0x1AE4	0x002006BF  JMPC	R30, Z, #0, L_I2CM1_Read_10Bit113
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 1032 :: 		
0x1AE8	0x64000004  LDK.L	R0, #4
0x1AEC	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x1AF0	0x08340060  CALLI	R6
;__Lib_I2C.c, 1033 :: 		
0x1AF4	0x64000001  LDK.L	R0, #1
0x1AF8	0x003006D7  JMP	L_end_I2CM1_Read_10Bit
;__Lib_I2C.c, 1034 :: 		
L_I2CM1_Read_10Bit113:
;__Lib_I2C.c, 1035 :: 		
; timeout start address is: 12 (R3)
; retVal start address is: 4 (R1)
; dataIn start address is: 0 (R0)
0x1AFC	0x4431C012  SUB.L	R3, R3, #1
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 1036 :: 		
0x1B00	0x003006C1  JMP	L_I2CM1_Read_10Bit112
L__I2CM1_Read_10Bit185:
;__Lib_I2C.c, 1028 :: 		
;__Lib_I2C.c, 1036 :: 		
L_I2CM1_Read_10Bit112:
;__Lib_I2C.c, 1038 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x1B04	0x003006AF  JMP	L_I2CM1_Read_10Bit110
L_I2CM1_Read_10Bit111:
;__Lib_I2C.c, 1041 :: 		
0x1B08	0xC4200CCC  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1B0C	0x44214010  ADD.L	R2, R2, #1
0x1B10	0xA8210000  LDI.B	R2, R2, #0
0x1B14	0x44214024  AND.L	R2, R2, #2
0x1B18	0x59E14002  CMP.B	R2, #0
0x1B1C	0x002806D2  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit114
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
;__Lib_I2C.c, 1043 :: 		
; retVal start address is: 0 (R0)
0x1B20	0x64000001  LDK.L	R0, #1
;__Lib_I2C.c, 1045 :: 		
0x1B24	0xC4100CCC  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1B28	0x4410C010  ADD.L	R1, R1, #1
0x1B2C	0xA8108000  LDI.B	R1, R1, #0
0x1B30	0x4410C104  AND.L	R1, R1, #16
0x1B34	0x59E0C002  CMP.B	R1, #0
0x1B38	0x002806D1  JMPC	R30, Z, #1, L__I2CM1_Read_10Bit186
;__Lib_I2C.c, 1047 :: 		
0x1B3C	0x64000002  LDK.L	R0, #2
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 1048 :: 		
0x1B40	0x003006D1  JMP	L_I2CM1_Read_10Bit115
L__I2CM1_Read_10Bit186:
;__Lib_I2C.c, 1045 :: 		
;__Lib_I2C.c, 1048 :: 		
L_I2CM1_Read_10Bit115:
;__Lib_I2C.c, 1049 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x1B44	0x003006D7  JMP	L_I2CM1_Read_10Bit116
L_I2CM1_Read_10Bit114:
;__Lib_I2C.c, 1052 :: 		
; retVal start address is: 4 (R1)
; dataIn start address is: 0 (R0)
0x1B48	0xC4200CCC  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1B4C	0x44214020  ADD.L	R2, R2, #2
0x1B50	0xA8210000  LDI.B	R2, R2, #0
0x1B54	0xB0010000  STI.B	R0, #0, R2
; dataIn end address is: 0 (R0)
; retVal end address is: 4 (R1)
0x1B58	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_I2C.c, 1053 :: 		
L_I2CM1_Read_10Bit116:
;__Lib_I2C.c, 1055 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 1056 :: 		
L_end_I2CM1_Read_10Bit:
0x1B5C	0xA0000000  RETURN	
; end of _I2CM1_Read_10Bit
_I2CM1_Read_Bytes:
;__Lib_I2C.c, 1073 :: 		
; numBytesToReceive start address is: 4 (R1)
; bufferIn start address is: 0 (R0)
; numBytesToReceive end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 4 (R1)
;__Lib_I2C.c, 1080 :: 		
; retVal start address is: 16 (R4)
0x22FC	0x64400000  LDK.L	R4, #0
;__Lib_I2C.c, 1081 :: 		
; numBytesReceived start address is: 12 (R3)
0x2300	0x64300000  LDK.L	R3, #0
;__Lib_I2C.c, 1082 :: 		
; timeout start address is: 20 (R5)
0x2304	0xC4500CC4  LDA.L	R5, __Lib_I2C__I2CM_TIMEOUT+0
;__Lib_I2C.c, 1084 :: 		
0x2308	0x5BE0C012  CMP.S	R1, #1
0x230C	0x002008C6  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes117
; retVal end address is: 16 (R4)
; timeout end address is: 20 (R5)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
;__Lib_I2C.c, 1086 :: 		
; bufferIn end address is: 0 (R0)
0x2310	0x0034034F  CALL	_I2CM1_Read+0
; retVal start address is: 0 (R0)
;__Lib_I2C.c, 1087 :: 		
; retVal end address is: 0 (R0)
0x2314	0x0030096B  JMP	L_I2CM1_Read_Bytes118
L_I2CM1_Read_Bytes117:
;__Lib_I2C.c, 1088 :: 		
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 12 (R3)
; numBytesToReceive start address is: 4 (R1)
; timeout start address is: 20 (R5)
; retVal start address is: 16 (R4)
0x2318	0x5BE0C012  CMP.S	R1, #1
0x231C	0x01A0096A  JMPC	R30, A, #0, L__I2CM1_Read_Bytes193
;__Lib_I2C.c, 1091 :: 		
0x2320	0xC0200CC8  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x2324	0x59E14012  CMP.B	R2, #1
0x2328	0x002008E9  JMPC	R30, Z, #0, L__I2CM1_Read_Bytes188
;__Lib_I2C.c, 1093 :: 		
0x232C	0xC4700CCC  LDA.L	R7, __Lib_I2C_i2cm_base+0
0x2330	0xA8238000  LDI.B	R2, R7, #0
; slaveAddress start address is: 8 (R2)
;__Lib_I2C.c, 1097 :: 		
0x2334	0x64600009  LDK.L	R6, #9
0x2338	0xB0730000  STI.B	R7, #0, R6
;__Lib_I2C.c, 1098 :: 		
0x233C	0xC4600CCC  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x2340	0x44634010  ADD.L	R6, R6, #1
0x2344	0x64700011  LDK.L	R7, #17
0x2348	0xB0638000  STI.B	R6, #0, R7
; slaveAddress end address is: 8 (R2)
; retVal end address is: 16 (R4)
; timeout end address is: 20 (R5)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
;__Lib_I2C.c, 1101 :: 		
L_I2CM1_Read_Bytes121:
; slaveAddress start address is: 8 (R2)
; timeout start address is: 20 (R5)
; numBytesReceived start address is: 12 (R3)
; retVal start address is: 16 (R4)
; numBytesToReceive start address is: 4 (R1)
; bufferIn start address is: 0 (R0)
0x234C	0xC4600CCC  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x2350	0x44634010  ADD.L	R6, R6, #1
0x2354	0xA8630000  LDI.B	R6, R6, #0
0x2358	0x44634014  AND.L	R6, R6, #1
0x235C	0x59E34002  CMP.B	R6, #0
0x2360	0x002808E6  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes122
;__Lib_I2C.c, 1103 :: 		
0x2364	0xC4600CC4  LDA.L	R6, __Lib_I2C__I2CM_TIMEOUT+0
0x2368	0x5DE34002  CMP.L	R6, #0
0x236C	0x002808E5  JMPC	R30, Z, #1, L__I2CM1_Read_Bytes187
;__Lib_I2C.c, 1105 :: 		
0x2370	0x5DE2C002  CMP.L	R5, #0
0x2374	0x002008E3  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes124
; slaveAddress end address is: 8 (R2)
; retVal end address is: 16 (R4)
; timeout end address is: 20 (R5)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
;__Lib_I2C.c, 1107 :: 		
0x2378	0x64000006  LDK.L	R0, #6
0x237C	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x2380	0x08340060  CALLI	R6
;__Lib_I2C.c, 1108 :: 		
0x2384	0x64000001  LDK.L	R0, #1
0x2388	0x0030096B  JMP	L_end_I2CM1_Read_Bytes
;__Lib_I2C.c, 1109 :: 		
L_I2CM1_Read_Bytes124:
;__Lib_I2C.c, 1110 :: 		
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 12 (R3)
; numBytesToReceive start address is: 4 (R1)
; timeout start address is: 20 (R5)
; retVal start address is: 16 (R4)
; slaveAddress start address is: 8 (R2)
0x238C	0x4452C012  SUB.L	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 1111 :: 		
0x2390	0x003008E5  JMP	L_I2CM1_Read_Bytes123
L__I2CM1_Read_Bytes187:
;__Lib_I2C.c, 1103 :: 		
;__Lib_I2C.c, 1111 :: 		
L_I2CM1_Read_Bytes123:
;__Lib_I2C.c, 1112 :: 		
; timeout start address is: 20 (R5)
0x2394	0x003008D3  JMP	L_I2CM1_Read_Bytes121
L_I2CM1_Read_Bytes122:
;__Lib_I2C.c, 1115 :: 		
0x2398	0xC4600CCC  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x239C	0xB0610000  STI.B	R6, #0, R2
; slaveAddress end address is: 8 (R2)
; retVal end address is: 16 (R4)
; timeout end address is: 20 (R5)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
;__Lib_I2C.c, 1116 :: 		
0x23A0	0x003008E9  JMP	L_I2CM1_Read_Bytes120
L__I2CM1_Read_Bytes188:
;__Lib_I2C.c, 1091 :: 		
;__Lib_I2C.c, 1116 :: 		
L_I2CM1_Read_Bytes120:
;__Lib_I2C.c, 1119 :: 		
; timeout start address is: 20 (R5)
; numBytesReceived start address is: 12 (R3)
; retVal start address is: 16 (R4)
; numBytesToReceive start address is: 4 (R1)
; bufferIn start address is: 0 (R0)
0x23A4	0xC4600CCC  LDA.L	R6, __Lib_I2C_i2cm_base+0
0x23A8	0xA8230000  LDI.B	R2, R6, #0
0x23AC	0x44214015  OR.L	R2, R2, #1
0x23B0	0xB0610000  STI.B	R6, #0, R2
;__Lib_I2C.c, 1124 :: 		
0x23B4	0xC0200CC8  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x23B8	0x59E14002  CMP.B	R2, #0
0x23BC	0x00200905  JMPC	R30, Z, #0, L__I2CM1_Read_Bytes190
; retVal end address is: 16 (R4)
; timeout end address is: 20 (R5)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
0x23C0	0x4422500D  BEXTU.L	R2, R4, #256
;__Lib_I2C.c, 1126 :: 		
L_I2CM1_Read_Bytes126:
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 4 (R1)
; retVal start address is: 8 (R2)
; numBytesReceived start address is: 12 (R3)
; timeout start address is: 20 (R5)
0x23C4	0xC4400CCC  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x23C8	0x44424010  ADD.L	R4, R4, #1
0x23CC	0xA8420000  LDI.B	R4, R4, #0
0x23D0	0x44424404  AND.L	R4, R4, #64
0x23D4	0x59E24002  CMP.B	R4, #0
0x23D8	0x00280904  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes127
;__Lib_I2C.c, 1128 :: 		
0x23DC	0xC4400CC4  LDA.L	R4, __Lib_I2C__I2CM_TIMEOUT+0
0x23E0	0x5DE24002  CMP.L	R4, #0
0x23E4	0x00280903  JMPC	R30, Z, #1, L__I2CM1_Read_Bytes189
;__Lib_I2C.c, 1130 :: 		
0x23E8	0x5DE2C002  CMP.L	R5, #0
0x23EC	0x00200901  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes129
; timeout end address is: 20 (R5)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 1132 :: 		
0x23F0	0x64000006  LDK.L	R0, #6
0x23F4	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x23F8	0x08340060  CALLI	R6
;__Lib_I2C.c, 1133 :: 		
0x23FC	0x64000001  LDK.L	R0, #1
0x2400	0x0030096B  JMP	L_end_I2CM1_Read_Bytes
;__Lib_I2C.c, 1134 :: 		
L_I2CM1_Read_Bytes129:
;__Lib_I2C.c, 1135 :: 		
; retVal start address is: 8 (R2)
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 12 (R3)
; numBytesToReceive start address is: 4 (R1)
; timeout start address is: 20 (R5)
0x2404	0x4452C012  SUB.L	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C.c, 1136 :: 		
0x2408	0x00300903  JMP	L_I2CM1_Read_Bytes128
L__I2CM1_Read_Bytes189:
;__Lib_I2C.c, 1128 :: 		
;__Lib_I2C.c, 1136 :: 		
L_I2CM1_Read_Bytes128:
;__Lib_I2C.c, 1137 :: 		
; timeout start address is: 20 (R5)
0x240C	0x003008F1  JMP	L_I2CM1_Read_Bytes126
L_I2CM1_Read_Bytes127:
;__Lib_I2C.c, 1138 :: 		
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
0x2410	0x00300906  JMP	L_I2CM1_Read_Bytes125
; timeout end address is: 20 (R5)
L__I2CM1_Read_Bytes190:
;__Lib_I2C.c, 1124 :: 		
0x2414	0x4422500D  BEXTU.L	R2, R4, #256
;__Lib_I2C.c, 1138 :: 		
L_I2CM1_Read_Bytes125:
;__Lib_I2C.c, 1141 :: 		
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 4 (R1)
; retVal start address is: 8 (R2)
; numBytesReceived start address is: 12 (R3)
; timeout start address is: 20 (R5)
0x2418	0xC4400CCC  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x241C	0x44624010  ADD.L	R6, R4, #1
0x2420	0x6440000B  LDK.L	R4, #11
0x2424	0xB0620000  STI.B	R6, #0, R4
; timeout end address is: 20 (R5)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
0x2428	0x4442C000  MOVE.L	R4, R5
;__Lib_I2C.c, 1142 :: 		
L_I2CM1_Read_Bytes130:
;__Lib_I2C.c, 1145 :: 		
; timeout start address is: 16 (R4)
; numBytesReceived start address is: 12 (R3)
; retVal start address is: 8 (R2)
; numBytesToReceive start address is: 4 (R1)
; bufferIn start address is: 0 (R0)
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; timeout end address is: 16 (R4)
; retVal end address is: 8 (R2)
L_I2CM1_Read_Bytes132:
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 4 (R1)
; retVal start address is: 8 (R2)
; numBytesReceived start address is: 12 (R3)
; timeout start address is: 16 (R4)
0x242C	0xC4500CCC  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x2430	0x4452C010  ADD.L	R5, R5, #1
0x2434	0xA8528000  LDI.B	R5, R5, #0
0x2438	0x4452C014  AND.L	R5, R5, #1
0x243C	0x59E2C002  CMP.B	R5, #0
0x2440	0x0028091E  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes133
;__Lib_I2C.c, 1147 :: 		
0x2444	0xC4500CC4  LDA.L	R5, __Lib_I2C__I2CM_TIMEOUT+0
0x2448	0x5DE2C002  CMP.L	R5, #0
0x244C	0x0028091D  JMPC	R30, Z, #1, L__I2CM1_Read_Bytes191
;__Lib_I2C.c, 1149 :: 		
0x2450	0x5DE24002  CMP.L	R4, #0
0x2454	0x0020091B  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes135
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; timeout end address is: 16 (R4)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 1151 :: 		
0x2458	0x64000006  LDK.L	R0, #6
0x245C	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x2460	0x08340060  CALLI	R6
;__Lib_I2C.c, 1152 :: 		
0x2464	0x64000001  LDK.L	R0, #1
0x2468	0x0030096B  JMP	L_end_I2CM1_Read_Bytes
;__Lib_I2C.c, 1153 :: 		
L_I2CM1_Read_Bytes135:
;__Lib_I2C.c, 1154 :: 		
; retVal start address is: 8 (R2)
; timeout start address is: 16 (R4)
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 12 (R3)
; numBytesToReceive start address is: 4 (R1)
0x246C	0x44424012  SUB.L	R4, R4, #1
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 1155 :: 		
0x2470	0x0030091D  JMP	L_I2CM1_Read_Bytes134
L__I2CM1_Read_Bytes191:
;__Lib_I2C.c, 1147 :: 		
;__Lib_I2C.c, 1155 :: 		
L_I2CM1_Read_Bytes134:
;__Lib_I2C.c, 1156 :: 		
; timeout start address is: 16 (R4)
0x2474	0x0030090B  JMP	L_I2CM1_Read_Bytes132
L_I2CM1_Read_Bytes133:
;__Lib_I2C.c, 1159 :: 		
0x2478	0xC4500CCC  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x247C	0x4452C010  ADD.L	R5, R5, #1
0x2480	0xA8528000  LDI.B	R5, R5, #0
0x2484	0x4452C024  AND.L	R5, R5, #2
0x2488	0x59E2C002  CMP.B	R5, #0
0x248C	0x00280933  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes136
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; timeout end address is: 16 (R4)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 1161 :: 		
; retVal start address is: 4 (R1)
0x2490	0x64100001  LDK.L	R1, #1
;__Lib_I2C.c, 1162 :: 		
0x2494	0xC4000CCC  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x2498	0x44004010  ADD.L	R0, R0, #1
0x249C	0xA8000000  LDI.B	R0, R0, #0
0x24A0	0x44004104  AND.L	R0, R0, #16
0x24A4	0x59E04002  CMP.B	R0, #0
0x24A8	0x0028092D  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes137
;__Lib_I2C.c, 1164 :: 		
0x24AC	0x64100002  LDK.L	R1, #2
;__Lib_I2C.c, 1165 :: 		
0x24B0	0x00300931  JMP	L_I2CM1_Read_Bytes138
L_I2CM1_Read_Bytes137:
;__Lib_I2C.c, 1169 :: 		
0x24B4	0xC4000CCC  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x24B8	0x44004010  ADD.L	R0, R0, #1
0x24BC	0x64200004  LDK.L	R2, #4
0x24C0	0xB0010000  STI.B	R0, #0, R2
; retVal end address is: 4 (R1)
;__Lib_I2C.c, 1170 :: 		
L_I2CM1_Read_Bytes138:
;__Lib_I2C.c, 1171 :: 		
; retVal start address is: 4 (R1)
0x24C4	0x4400D00D  BEXTU.L	R0, R1, #256
; retVal end address is: 4 (R1)
0x24C8	0x00300969  JMP	L_I2CM1_Read_Bytes131
;__Lib_I2C.c, 1172 :: 		
L_I2CM1_Read_Bytes136:
;__Lib_I2C.c, 1176 :: 		
; retVal start address is: 8 (R2)
; timeout start address is: 16 (R4)
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 12 (R3)
; numBytesToReceive start address is: 4 (R1)
0x24CC	0x44600030  ADD.L	R6, R0, R3
0x24D0	0xC4500CCC  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x24D4	0x4452C020  ADD.L	R5, R5, #2
0x24D8	0xA8528000  LDI.B	R5, R5, #0
0x24DC	0xB0628000  STI.B	R6, #0, R5
;__Lib_I2C.c, 1177 :: 		
0x24E0	0x4451C010  ADD.L	R5, R3, #1
0x24E4	0x4432C00D  BEXTU.L	R3, R5, #0
;__Lib_I2C.c, 1179 :: 		
0x24E8	0x4460C012  SUB.L	R6, R1, #1
0x24EC	0x5BE28062  CMP.S	R5, R6
0x24F0	0x00200964  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes139
; numBytesToReceive end address is: 4 (R1)
;__Lib_I2C.c, 1182 :: 		
0x24F4	0xC4100CCC  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x24F8	0x4410C010  ADD.L	R1, R1, #1
0x24FC	0x64500005  LDK.L	R5, #5
0x2500	0xB0128000  STI.B	R1, #0, R5
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; timeout end address is: 16 (R4)
; retVal end address is: 8 (R2)
0x2504	0x4411C00D  BEXTU.L	R1, R3, #0
;__Lib_I2C.c, 1185 :: 		
L_I2CM1_Read_Bytes140:
; numBytesReceived start address is: 4 (R1)
; timeout start address is: 16 (R4)
; retVal start address is: 8 (R2)
; bufferIn start address is: 0 (R0)
0x2508	0xC4300CCC  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x250C	0x4431C010  ADD.L	R3, R3, #1
0x2510	0xA8318000  LDI.B	R3, R3, #0
0x2514	0x4431C014  AND.L	R3, R3, #1
0x2518	0x59E1C002  CMP.B	R3, #0
0x251C	0x00280955  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes141
;__Lib_I2C.c, 1187 :: 		
0x2520	0xC4300CC4  LDA.L	R3, __Lib_I2C__I2CM_TIMEOUT+0
0x2524	0x5DE1C002  CMP.L	R3, #0
0x2528	0x00280954  JMPC	R30, Z, #1, L__I2CM1_Read_Bytes192
;__Lib_I2C.c, 1189 :: 		
0x252C	0x5DE24002  CMP.L	R4, #0
0x2530	0x00200952  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes143
; numBytesReceived end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
; timeout end address is: 16 (R4)
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 1191 :: 		
0x2534	0x64000006  LDK.L	R0, #6
0x2538	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x253C	0x08340060  CALLI	R6
;__Lib_I2C.c, 1192 :: 		
0x2540	0x64000001  LDK.L	R0, #1
0x2544	0x0030096B  JMP	L_end_I2CM1_Read_Bytes
;__Lib_I2C.c, 1193 :: 		
L_I2CM1_Read_Bytes143:
;__Lib_I2C.c, 1194 :: 		
; retVal start address is: 8 (R2)
; timeout start address is: 16 (R4)
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 4 (R1)
0x2548	0x44424012  SUB.L	R4, R4, #1
; timeout end address is: 16 (R4)
;__Lib_I2C.c, 1195 :: 		
0x254C	0x00300954  JMP	L_I2CM1_Read_Bytes142
L__I2CM1_Read_Bytes192:
;__Lib_I2C.c, 1187 :: 		
;__Lib_I2C.c, 1195 :: 		
L_I2CM1_Read_Bytes142:
;__Lib_I2C.c, 1196 :: 		
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
0x2550	0x00300942  JMP	L_I2CM1_Read_Bytes140
L_I2CM1_Read_Bytes141:
;__Lib_I2C.c, 1199 :: 		
0x2554	0xC4300CCC  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x2558	0x4431C010  ADD.L	R3, R3, #1
0x255C	0xA8318000  LDI.B	R3, R3, #0
0x2560	0x4431C014  AND.L	R3, R3, #1
0x2564	0x59E1C002  CMP.B	R3, #0
0x2568	0x0028095D  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes144
; numBytesReceived end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
;__Lib_I2C.c, 1201 :: 		
0x256C	0x64200001  LDK.L	R2, #1
;__Lib_I2C.c, 1202 :: 		
0x2570	0x00300962  JMP	L_I2CM1_Read_Bytes145
L_I2CM1_Read_Bytes144:
;__Lib_I2C.c, 1203 :: 		
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 4 (R1)
0x2574	0x44300010  ADD.L	R3, R0, R1
; numBytesReceived end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
0x2578	0xC4000CCC  LDA.L	R0, __Lib_I2C_i2cm_base+0
0x257C	0x44004020  ADD.L	R0, R0, #2
0x2580	0xA8000000  LDI.B	R0, R0, #0
0x2584	0xB0300000  STI.B	R3, #0, R0
; retVal end address is: 8 (R2)
;__Lib_I2C.c, 1204 :: 		
L_I2CM1_Read_Bytes145:
;__Lib_I2C.c, 1206 :: 		
; retVal start address is: 8 (R2)
0x2588	0x4401500D  BEXTU.L	R0, R2, #256
0x258C	0x00300969  JMP	L_I2CM1_Read_Bytes131
;__Lib_I2C.c, 1207 :: 		
L_I2CM1_Read_Bytes139:
;__Lib_I2C.c, 1211 :: 		
; timeout start address is: 16 (R4)
; bufferIn start address is: 0 (R0)
; numBytesReceived start address is: 12 (R3)
; numBytesToReceive start address is: 4 (R1)
0x2590	0xC4500CCC  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x2594	0x4462C010  ADD.L	R6, R5, #1
0x2598	0x64500009  LDK.L	R5, #9
0x259C	0xB0628000  STI.B	R6, #0, R5
;__Lib_I2C.c, 1213 :: 		
; numBytesToReceive end address is: 4 (R1)
; numBytesReceived end address is: 12 (R3)
; bufferIn end address is: 0 (R0)
; timeout end address is: 16 (R4)
; retVal end address is: 8 (R2)
0x25A0	0x0030090B  JMP	L_I2CM1_Read_Bytes130
L_I2CM1_Read_Bytes131:
;__Lib_I2C.c, 1214 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x25A4	0x0030096B  JMP	L_I2CM1_Read_Bytes119
L__I2CM1_Read_Bytes193:
;__Lib_I2C.c, 1088 :: 		
0x25A8	0x4402500D  BEXTU.L	R0, R4, #256
;__Lib_I2C.c, 1214 :: 		
L_I2CM1_Read_Bytes119:
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
L_I2CM1_Read_Bytes118:
;__Lib_I2C.c, 1215 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 1216 :: 		
L_end_I2CM1_Read_Bytes:
0x25AC	0xA0000000  RETURN	
; end of _I2CM1_Read_Bytes
_I2CM1_Read:
;__Lib_I2C.c, 817 :: 		
; dataIn start address is: 0 (R0)
; dataIn end address is: 0 (R0)
; dataIn start address is: 0 (R0)
;__Lib_I2C.c, 823 :: 		
; retVal start address is: 8 (R2)
0x0D3C	0x64200000  LDK.L	R2, #0
;__Lib_I2C.c, 824 :: 		
; timeout start address is: 12 (R3)
0x0D40	0xC4300CC4  LDA.L	R3, __Lib_I2C__I2CM_TIMEOUT+0
;__Lib_I2C.c, 826 :: 		
0x0D44	0xC0100CC8  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x0D48	0x59E0C012  CMP.B	R1, #1
0x0D4C	0x00200372  JMPC	R30, Z, #0, L__I2CM1_Read175
;__Lib_I2C.c, 828 :: 		
0x0D50	0xC4500CCC  LDA.L	R5, __Lib_I2C_i2cm_base+0
0x0D54	0xA8128000  LDI.B	R1, R5, #0
; slaveAddress start address is: 4 (R1)
;__Lib_I2C.c, 832 :: 		
0x0D58	0x64400009  LDK.L	R4, #9
0x0D5C	0xB0520000  STI.B	R5, #0, R4
;__Lib_I2C.c, 833 :: 		
0x0D60	0xC4400CCC  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x0D64	0x44424010  ADD.L	R4, R4, #1
0x0D68	0x64500011  LDK.L	R5, #17
0x0D6C	0xB0428000  STI.B	R4, #0, R5
; slaveAddress end address is: 4 (R1)
; dataIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 836 :: 		
L_I2CM1_Read80:
; slaveAddress start address is: 4 (R1)
; timeout start address is: 12 (R3)
; retVal start address is: 8 (R2)
; dataIn start address is: 0 (R0)
0x0D70	0xC4400CCC  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x0D74	0x44424010  ADD.L	R4, R4, #1
0x0D78	0xA8420000  LDI.B	R4, R4, #0
0x0D7C	0x44424014  AND.L	R4, R4, #1
0x0D80	0x59E24002  CMP.B	R4, #0
0x0D84	0x0028036F  JMPC	R30, Z, #1, L_I2CM1_Read81
;__Lib_I2C.c, 838 :: 		
0x0D88	0xC4400CC4  LDA.L	R4, __Lib_I2C__I2CM_TIMEOUT+0
0x0D8C	0x5DE24002  CMP.L	R4, #0
0x0D90	0x0028036E  JMPC	R30, Z, #1, L__I2CM1_Read174
;__Lib_I2C.c, 840 :: 		
0x0D94	0x5DE1C002  CMP.L	R3, #0
0x0D98	0x0020036C  JMPC	R30, Z, #0, L_I2CM1_Read83
; slaveAddress end address is: 4 (R1)
; dataIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 842 :: 		
0x0D9C	0x64000002  LDK.L	R0, #2
0x0DA0	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x0DA4	0x08340060  CALLI	R6
;__Lib_I2C.c, 843 :: 		
0x0DA8	0x64000001  LDK.L	R0, #1
0x0DAC	0x003003BC  JMP	L_end_I2CM1_Read
;__Lib_I2C.c, 844 :: 		
L_I2CM1_Read83:
;__Lib_I2C.c, 845 :: 		
; timeout start address is: 12 (R3)
; retVal start address is: 8 (R2)
; dataIn start address is: 0 (R0)
; slaveAddress start address is: 4 (R1)
0x0DB0	0x4431C012  SUB.L	R3, R3, #1
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 846 :: 		
0x0DB4	0x0030036E  JMP	L_I2CM1_Read82
L__I2CM1_Read174:
;__Lib_I2C.c, 838 :: 		
;__Lib_I2C.c, 846 :: 		
L_I2CM1_Read82:
;__Lib_I2C.c, 847 :: 		
; timeout start address is: 12 (R3)
0x0DB8	0x0030035C  JMP	L_I2CM1_Read80
L_I2CM1_Read81:
;__Lib_I2C.c, 850 :: 		
0x0DBC	0xC4400CCC  LDA.L	R4, __Lib_I2C_i2cm_base+0
0x0DC0	0xB0408000  STI.B	R4, #0, R1
; slaveAddress end address is: 4 (R1)
; dataIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 851 :: 		
0x0DC4	0x00300372  JMP	L_I2CM1_Read79
L__I2CM1_Read175:
;__Lib_I2C.c, 826 :: 		
;__Lib_I2C.c, 851 :: 		
L_I2CM1_Read79:
;__Lib_I2C.c, 854 :: 		
; timeout start address is: 12 (R3)
; retVal start address is: 8 (R2)
; dataIn start address is: 0 (R0)
0x0DC8	0xC4100CCC  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0DCC	0xA8408000  LDI.B	R4, R1, #0
0x0DD0	0x44424015  OR.L	R4, R4, #1
0x0DD4	0xB0120000  STI.B	R1, #0, R4
;__Lib_I2C.c, 859 :: 		
0x0DD8	0xC0100CC8  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x0DDC	0x59E0C002  CMP.B	R1, #0
0x0DE0	0x0020038F  JMPC	R30, Z, #0, L__I2CM1_Read177
; dataIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
; timeout end address is: 12 (R3)
0x0DE4	0x4411500D  BEXTU.L	R1, R2, #256
;__Lib_I2C.c, 861 :: 		
L_I2CM1_Read85:
; dataIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; timeout start address is: 12 (R3)
0x0DE8	0xC4200CCC  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0DEC	0x44214010  ADD.L	R2, R2, #1
0x0DF0	0xA8210000  LDI.B	R2, R2, #0
0x0DF4	0x44214404  AND.L	R2, R2, #64
0x0DF8	0x59E14002  CMP.B	R2, #0
0x0DFC	0x0028038D  JMPC	R30, Z, #1, L_I2CM1_Read86
;__Lib_I2C.c, 863 :: 		
0x0E00	0xC4200CC4  LDA.L	R2, __Lib_I2C__I2CM_TIMEOUT+0
0x0E04	0x5DE14002  CMP.L	R2, #0
0x0E08	0x0028038C  JMPC	R30, Z, #1, L__I2CM1_Read176
;__Lib_I2C.c, 865 :: 		
0x0E0C	0x5DE1C002  CMP.L	R3, #0
0x0E10	0x0020038A  JMPC	R30, Z, #0, L_I2CM1_Read88
; retVal end address is: 4 (R1)
; dataIn end address is: 0 (R0)
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 867 :: 		
0x0E14	0x64000002  LDK.L	R0, #2
0x0E18	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x0E1C	0x08340060  CALLI	R6
;__Lib_I2C.c, 868 :: 		
0x0E20	0x64000001  LDK.L	R0, #1
0x0E24	0x003003BC  JMP	L_end_I2CM1_Read
;__Lib_I2C.c, 869 :: 		
L_I2CM1_Read88:
;__Lib_I2C.c, 870 :: 		
; timeout start address is: 12 (R3)
; dataIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
0x0E28	0x4431C012  SUB.L	R3, R3, #1
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 871 :: 		
0x0E2C	0x0030038C  JMP	L_I2CM1_Read87
L__I2CM1_Read176:
;__Lib_I2C.c, 863 :: 		
;__Lib_I2C.c, 871 :: 		
L_I2CM1_Read87:
;__Lib_I2C.c, 872 :: 		
; timeout start address is: 12 (R3)
0x0E30	0x0030037A  JMP	L_I2CM1_Read85
L_I2CM1_Read86:
;__Lib_I2C.c, 873 :: 		
; dataIn end address is: 0 (R0)
; timeout end address is: 12 (R3)
0x0E34	0x4420D00D  BEXTU.L	R2, R1, #256
0x0E38	0x0030038F  JMP	L_I2CM1_Read84
; retVal end address is: 4 (R1)
L__I2CM1_Read177:
;__Lib_I2C.c, 859 :: 		
;__Lib_I2C.c, 873 :: 		
L_I2CM1_Read84:
;__Lib_I2C.c, 876 :: 		
; dataIn start address is: 0 (R0)
; retVal start address is: 8 (R2)
; timeout start address is: 12 (R3)
0x0E3C	0xC4100CCC  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0E40	0x4440C010  ADD.L	R4, R1, #1
0x0E44	0x64100007  LDK.L	R1, #7
0x0E48	0xB0408000  STI.B	R4, #0, R1
; dataIn end address is: 0 (R0)
; retVal end address is: 8 (R2)
; timeout end address is: 12 (R3)
0x0E4C	0x44104000  MOVE.L	R1, R0
0x0E50	0x4401500D  BEXTU.L	R0, R2, #256
;__Lib_I2C.c, 879 :: 		
L_I2CM1_Read89:
; timeout start address is: 12 (R3)
; retVal start address is: 0 (R0)
; dataIn start address is: 4 (R1)
0x0E54	0xC4200CCC  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0E58	0x44214010  ADD.L	R2, R2, #1
0x0E5C	0xA8210000  LDI.B	R2, R2, #0
0x0E60	0x44214014  AND.L	R2, R2, #1
0x0E64	0x59E14002  CMP.B	R2, #0
0x0E68	0x002803A8  JMPC	R30, Z, #1, L_I2CM1_Read90
;__Lib_I2C.c, 881 :: 		
0x0E6C	0xC4200CC4  LDA.L	R2, __Lib_I2C__I2CM_TIMEOUT+0
0x0E70	0x5DE14002  CMP.L	R2, #0
0x0E74	0x002803A7  JMPC	R30, Z, #1, L__I2CM1_Read178
;__Lib_I2C.c, 883 :: 		
0x0E78	0x5DE1C002  CMP.L	R3, #0
0x0E7C	0x002003A5  JMPC	R30, Z, #0, L_I2CM1_Read92
; dataIn end address is: 4 (R1)
; timeout end address is: 12 (R3)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 885 :: 		
0x0E80	0x64000002  LDK.L	R0, #2
0x0E84	0xC4600DF8  LDA.L	R6, _I2CM_Timeout_Ptr+0
0x0E88	0x08340060  CALLI	R6
;__Lib_I2C.c, 886 :: 		
0x0E8C	0x64000001  LDK.L	R0, #1
0x0E90	0x003003BC  JMP	L_end_I2CM1_Read
;__Lib_I2C.c, 887 :: 		
L_I2CM1_Read92:
;__Lib_I2C.c, 888 :: 		
; retVal start address is: 0 (R0)
; timeout start address is: 12 (R3)
; dataIn start address is: 4 (R1)
0x0E94	0x4431C012  SUB.L	R3, R3, #1
; timeout end address is: 12 (R3)
;__Lib_I2C.c, 889 :: 		
0x0E98	0x003003A7  JMP	L_I2CM1_Read91
L__I2CM1_Read178:
;__Lib_I2C.c, 881 :: 		
;__Lib_I2C.c, 889 :: 		
L_I2CM1_Read91:
;__Lib_I2C.c, 891 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0E9C	0x00300395  JMP	L_I2CM1_Read89
L_I2CM1_Read90:
;__Lib_I2C.c, 894 :: 		
0x0EA0	0xC4200CCC  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0EA4	0x44214010  ADD.L	R2, R2, #1
0x0EA8	0xA8210000  LDI.B	R2, R2, #0
0x0EAC	0x44214024  AND.L	R2, R2, #2
0x0EB0	0x59E14002  CMP.B	R2, #0
0x0EB4	0x002803B8  JMPC	R30, Z, #1, L_I2CM1_Read93
; dataIn end address is: 4 (R1)
;__Lib_I2C.c, 896 :: 		
0x0EB8	0x64000001  LDK.L	R0, #1
;__Lib_I2C.c, 898 :: 		
0x0EBC	0xC4100CCC  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0EC0	0x4410C010  ADD.L	R1, R1, #1
0x0EC4	0xA8108000  LDI.B	R1, R1, #0
0x0EC8	0x4410C104  AND.L	R1, R1, #16
0x0ECC	0x59E0C002  CMP.B	R1, #0
0x0ED0	0x002803B7  JMPC	R30, Z, #1, L__I2CM1_Read179
;__Lib_I2C.c, 900 :: 		
0x0ED4	0x64000002  LDK.L	R0, #2
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 901 :: 		
0x0ED8	0x003003B7  JMP	L_I2CM1_Read94
L__I2CM1_Read179:
;__Lib_I2C.c, 898 :: 		
;__Lib_I2C.c, 901 :: 		
L_I2CM1_Read94:
;__Lib_I2C.c, 902 :: 		
; retVal start address is: 0 (R0)
0x0EDC	0x003003BC  JMP	L_I2CM1_Read95
L_I2CM1_Read93:
;__Lib_I2C.c, 905 :: 		
; dataIn start address is: 4 (R1)
0x0EE0	0xC4200CCC  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0EE4	0x44214020  ADD.L	R2, R2, #2
0x0EE8	0xA8210000  LDI.B	R2, R2, #0
0x0EEC	0xB0110000  STI.B	R1, #0, R2
; dataIn end address is: 4 (R1)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 906 :: 		
L_I2CM1_Read95:
;__Lib_I2C.c, 907 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 908 :: 		
L_end_I2CM1_Read:
0x0EF0	0xA0000000  RETURN	
; end of _I2CM1_Read
_fm_setBits:
;__fm_Driver.c, 287 :: 		void fm_setBits( uint16_t *registerBuffer, uint16_t registerAddress, uint16_t bitsMask, uint16_t bitsValue )
; bitsValue start address is: 12 (R3)
; bitsMask start address is: 8 (R2)
; registerAddress start address is: 4 (R1)
; registerBuffer start address is: 0 (R0)
; bitsValue end address is: 12 (R3)
; bitsMask end address is: 8 (R2)
; registerAddress end address is: 4 (R1)
; registerBuffer end address is: 0 (R0)
; registerBuffer start address is: 0 (R0)
; registerAddress start address is: 4 (R1)
; bitsMask start address is: 8 (R2)
; bitsValue start address is: 12 (R3)
;__fm_Driver.c, 289 :: 		registerBuffer[ registerAddress ] &= bitsMask;
0x4790	0x4440C00D  BEXTU.L	R4, R1, #0
0x4794	0x44424018  ASHL.L	R4, R4, #1
0x4798	0x44400040  ADD.L	R4, R0, R4
0x479C	0xAA520000  LDI.S	R5, R4, #0
0x47A0	0x44528024  AND.L	R5, R5, R2
; bitsMask end address is: 8 (R2)
0x47A4	0xB2428000  STI.S	R4, #0, R5
;__fm_Driver.c, 290 :: 		registerBuffer[ registerAddress ] |= bitsValue;
0x47A8	0x4420C00D  BEXTU.L	R2, R1, #0
; registerAddress end address is: 4 (R1)
0x47AC	0x44114018  ASHL.L	R1, R2, #1
0x47B0	0x44100010  ADD.L	R1, R0, R1
; registerBuffer end address is: 0 (R0)
0x47B4	0xAA008000  LDI.S	R0, R1, #0
0x47B8	0x44000035  OR.L	R0, R0, R3
; bitsValue end address is: 12 (R3)
0x47BC	0xB2100000  STI.S	R1, #0, R0
;__fm_Driver.c, 291 :: 		}
L_end_fm_setBits:
0x47C0	0xA0000000  RETURN	
; end of _fm_setBits
_fm_writeRegisters:
;__fm_Driver.c, 266 :: 		void fm_writeRegisters( uint16_t *registerBuffer )
; registerBuffer start address is: 0 (R0)
0x45D4	0x95D00020  LINK	LR, #32
; registerBuffer end address is: 0 (R0)
; registerBuffer start address is: 0 (R0)
;__fm_Driver.c, 273 :: 		j = 0;
; j start address is: 16 (R4)
0x45D8	0x64400000  LDK.L	R4, #0
;__fm_Driver.c, 275 :: 		for (i = 0; i < 16; i ++)
; i start address is: 4 (R1)
0x45DC	0x64100000  LDK.L	R1, #0
; j end address is: 16 (R4)
; i end address is: 4 (R1)
L_fm_writeRegisters13:
; i start address is: 4 (R1)
; j start address is: 16 (R4)
; registerBuffer start address is: 0 (R0)
; registerBuffer end address is: 0 (R0)
0x45E0	0x59E0C102  CMP.B	R1, #16
0x45E4	0x00601191  JMPC	R30, C, #0, L_fm_writeRegisters14
; registerBuffer end address is: 0 (R0)
;__fm_Driver.c, 277 :: 		auxBuffer[ j ] = registerBuffer[ i ] >> 8;
; registerBuffer start address is: 0 (R0)
0x45E8	0x442FC000  ADD.L	R2, SP, #0
0x45EC	0x44510040  ADD.L	R5, R2, R4
0x45F0	0x4430D00D  BEXTU.L	R3, R1, #256
0x45F4	0x4431C018  ASHL.L	R3, R3, #1
0x45F8	0x44300030  ADD.L	R3, R0, R3
0x45FC	0xAA318000  LDI.S	R3, R3, #0
0x4600	0x4431C089  LSHR.L	R3, R3, #8
0x4604	0xB0518000  STI.B	R5, #0, R3
;__fm_Driver.c, 278 :: 		j += 1;
0x4608	0x44324010  ADD.L	R3, R4, #1
0x460C	0x4431C00C  BEXTS.L	R3, R3, #0
0x4610	0x4441D00D  BEXTU.L	R4, R3, #256
;__fm_Driver.c, 279 :: 		auxBuffer[ j ] = registerBuffer[ i ];
0x4614	0x4431D00D  BEXTU.L	R3, R3, #256
0x4618	0x44310030  ADD.L	R3, R2, R3
0x461C	0x4420D00D  BEXTU.L	R2, R1, #256
0x4620	0x44214018  ASHL.L	R2, R2, #1
0x4624	0x44200020  ADD.L	R2, R0, R2
0x4628	0xAA210000  LDI.S	R2, R2, #0
0x462C	0xB0310000  STI.B	R3, #0, R2
;__fm_Driver.c, 280 :: 		j += 1;
0x4630	0x44224010  ADD.L	R2, R4, #1
0x4634	0x4441500D  BEXTU.L	R4, R2, #256
;__fm_Driver.c, 275 :: 		for (i = 0; i < 16; i ++)
0x4638	0x4410C010  ADD.L	R1, R1, #1
0x463C	0x4410D00D  BEXTU.L	R1, R1, #256
;__fm_Driver.c, 281 :: 		}
; registerBuffer end address is: 0 (R0)
; j end address is: 16 (R4)
; i end address is: 4 (R1)
0x4640	0x00301178  JMP	L_fm_writeRegisters13
L_fm_writeRegisters14:
;__fm_Driver.c, 283 :: 		hal_i2cStart( );
0x4644	0x003409C5  CALL	__fm_Driver_hal_i2cStart+0
;__fm_Driver.c, 284 :: 		hal_i2cWrite( _slaveAddress, auxBuffer, 32, END_MODE_STOP );
0x4648	0x441FC000  ADD.L	R1, SP, #0
0x464C	0xC0000DE8  LDA.B	R0, __fm_Driver__slaveAddress+0
0x4650	0x64300000  LDK.L	R3, #0
0x4654	0x64200020  LDK.L	R2, #32
0x4658	0x003409CE  CALL	__fm_Driver_hal_i2cWrite+0
;__fm_Driver.c, 285 :: 		}
L_end_fm_writeRegisters:
0x465C	0x99D00000  UNLINK	LR
0x4660	0xA0000000  RETURN	
; end of _fm_writeRegisters
__fm_Driver_hal_i2cWrite:
;__hal_ft90x.c, 103 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x2738	0x95D00010  LINK	LR, #16
0x273C	0xB3F10008  STI.S	SP, #8, R2
0x2740	0xB1F1800C  STI.B	SP, #12, R3
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
;__hal_ft90x.c, 105 :: 		int res = 0;
0x2744	0x64200000  LDK.L	R2, #0
0x2748	0xB3F10004  STI.S	SP, #4, R2
;__hal_ft90x.c, 106 :: 		uint8_t *ptr = pBuf;
0x274C	0xB5F08000  STI.L	SP, #0, R1
; pBuf end address is: 4 (R1)
;__hal_ft90x.c, 107 :: 		if( startF ) {
0x2750	0xC0100CB9  LDA.B	R1, __fm_Driver_startF+0
0x2754	0x59E0C002  CMP.B	R1, #0
0x2758	0x002809DB  JMPC	R30, Z, #1, L___fm_Driver_hal_i2cWrite0
;__hal_ft90x.c, 108 :: 		fp_i2cStart(slaveAddress);
; slaveAddress end address is: 0 (R0)
0x275C	0xC4600DD8  LDA.L	R6, __fm_Driver_fp_i2cStart+0
0x2760	0x08340060  CALLI	R6
;__hal_ft90x.c, 109 :: 		startF = 0;
0x2764	0x64000000  LDK.L	R0, #0
0x2768	0xB8000CB9  STA.B	__fm_Driver_startF+0, R0
;__hal_ft90x.c, 110 :: 		}
L___fm_Driver_hal_i2cWrite0:
;__hal_ft90x.c, 111 :: 		res |= fp_i2cWrite(ptr, nBytes);
0x276C	0xAA1F8008  LDI.S	R1, SP, #8
0x2770	0xAC0F8000  LDI.L	R0, SP, #0
0x2774	0xC4600DDC  LDA.L	R6, __fm_Driver_fp_i2cWrite+0
0x2778	0x08340060  CALLI	R6
0x277C	0xAA1F8004  LDI.S	R1, SP, #4
0x2780	0x4410C00C  BEXTS.L	R1, R1, #0
0x2784	0x44008005  OR.L	R0, R1, R0
0x2788	0xB3F00004  STI.S	SP, #4, R0
;__hal_ft90x.c, 112 :: 		if( endMode == END_MODE_RESTART ) {
0x278C	0xA80F800C  LDI.B	R0, SP, #12
0x2790	0x59E04012  CMP.B	R0, #1
0x2794	0x002009E8  JMPC	R30, Z, #0, L___fm_Driver_hal_i2cWrite1
;__hal_ft90x.c, 113 :: 		startF = 1;
0x2798	0x64000001  LDK.L	R0, #1
0x279C	0xB8000CB9  STA.B	__fm_Driver_startF+0, R0
;__hal_ft90x.c, 114 :: 		}
L___fm_Driver_hal_i2cWrite1:
;__hal_ft90x.c, 115 :: 		return res;
0x27A0	0xAA0F8004  LDI.S	R0, SP, #4
;__hal_ft90x.c, 116 :: 		}
L_end_hal_i2cWrite:
0x27A4	0x99D00000  UNLINK	LR
0x27A8	0xA0000000  RETURN	
; end of __fm_Driver_hal_i2cWrite
_Delay_1sec:
;__Lib_Delays.c, 77 :: 		void Delay_1sec() {
;__Lib_Delays.c, 78 :: 		Delay_ms(1000);
0x4884	0x6DC01227  LPM.L	R28, $+24
0x4888	0x44004000  NOP	
L_Delay_1sec26:
0x488C	0x45CE4012  SUB.L	R28, R28, #1
0x4890	0x5DEE4002  CMP.L	R28, #0
0x4894	0x00201223  JMPC	R30, Z, #0, L_Delay_1sec26
0x4898	0x00301228  JMP	$+8
0x489C	0x01FCA053  	#33333331
0x48A0	0x44004000  NOP	
0x48A4	0x44004000  NOP	
;__Lib_Delays.c, 79 :: 		}
L_end_Delay_1sec:
0x48A8	0xA0000000  RETURN	
; end of _Delay_1sec
_fm_basicSettings:
;__fm_Driver.c, 563 :: 		void fm_basicSettings( void )
0x566C	0x95D00020  LINK	LR, #32
;__fm_Driver.c, 567 :: 		fm_readRegisters( regBuffer );
0x5670	0x440FC000  ADD.L	R0, SP, #0
0x5674	0x00341199  CALL	_fm_readRegisters+0
;__fm_Driver.c, 569 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_SOFTMUTE_MASK,          _FM_SOFTMUTE_DISABLE );
0x5678	0x440FC000  ADD.L	R0, SP, #0
0x567C	0x64308000  LDK.L	R3, #32768
0x5680	0x64207FFF  LDK.L	R2, #32767
0x5684	0x64100000  LDK.L	R1, #0
0x5688	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 570 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_MUTE_MASK,              _FM_MUTE_DISABLE );
0x568C	0x440FC000  ADD.L	R0, SP, #0
0x5690	0x64304000  LDK.L	R3, #16384
0x5694	0x6420BFFF  LDK.L	R2, #49151
0x5698	0x64100000  LDK.L	R1, #0
0x569C	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 571 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_STEREO_MASK,            _FM_STEREO );
0x56A0	0x440FC000  ADD.L	R0, SP, #0
0x56A4	0x64300000  LDK.L	R3, #0
0x56A8	0x6420DFFF  LDK.L	R2, #57343
0x56AC	0x64100000  LDK.L	R1, #0
0x56B0	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 572 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_RDS_MODE_MASK,          _FM_RDS_MODE_STANDARD );
0x56B4	0x440FC000  ADD.L	R0, SP, #0
0x56B8	0x64300000  LDK.L	R3, #0
0x56BC	0x6420F7FF  LDK.L	R2, #63487
0x56C0	0x64100000  LDK.L	R1, #0
0x56C4	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 573 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_SEEK_MODE_MASK,         _FM_SEEK_MODE_WRAP );
0x56C8	0x440FC000  ADD.L	R0, SP, #0
0x56CC	0x64300000  LDK.L	R3, #0
0x56D0	0x6420FBFF  LDK.L	R2, #64511
0x56D4	0x64100000  LDK.L	R1, #0
0x56D8	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 574 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_SEEK_DIRECTION_MASK,    _FM_SEEK_DIRECTION_UP );
0x56DC	0x440FC000  ADD.L	R0, SP, #0
0x56E0	0x64300200  LDK.L	R3, #512
0x56E4	0x6420FDFF  LDK.L	R2, #65023
0x56E8	0x64100000  LDK.L	R1, #0
0x56EC	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 575 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_SEEK_MASK,              _FM_SEEK_DISABLE );
0x56F0	0x440FC000  ADD.L	R0, SP, #0
0x56F4	0x64300000  LDK.L	R3, #0
0x56F8	0x6420FEFF  LDK.L	R2, #65279
0x56FC	0x64100000  LDK.L	R1, #0
0x5700	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 576 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_POWERUP_DISABLE_MASK,   _FM_POWERUP_DISABLE_LOW );
0x5704	0x440FC000  ADD.L	R0, SP, #0
0x5708	0x64300000  LDK.L	R3, #0
0x570C	0x6420FFBF  LDK.L	R2, #65471
0x5710	0x64100000  LDK.L	R1, #0
0x5714	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 577 :: 		fm_setBits( regBuffer,   _FM_POWER_CONFIGURATION,   _FM_POWERUP_ENABLE_MASK,    _FM_POWERUP_ENABLE_HIGH );
0x5718	0x440FC000  ADD.L	R0, SP, #0
0x571C	0x64300001  LDK.L	R3, #1
0x5720	0x6420FFFE  LDK.L	R2, #65534
0x5724	0x64100000  LDK.L	R1, #0
0x5728	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 579 :: 		fm_setBits( regBuffer,   _FM_CHANNEL,   _FM_TUNE_MASK,   _FM_TUNE_DISABLE );
0x572C	0x440FC000  ADD.L	R0, SP, #0
0x5730	0x64300000  LDK.L	R3, #0
0x5734	0x64207FFF  LDK.L	R2, #32767
0x5738	0x64100001  LDK.L	R1, #1
0x573C	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 581 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_RDS_INTERRUPT_MASK,                _FM_RDS_INTERRUPT_DISABLE );
0x5740	0x440FC000  ADD.L	R0, SP, #0
0x5744	0x64300000  LDK.L	R3, #0
0x5748	0x64207FFF  LDK.L	R2, #32767
0x574C	0x64100002  LDK.L	R1, #2
0x5750	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 582 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_SEEK_TUNE_COMPLETE_INTERRUPT_MASK, _FM_SEEK_TUNE_COMPLETE_INTERRUPT_ENABLE );
0x5754	0x440FC000  ADD.L	R0, SP, #0
0x5758	0x64304000  LDK.L	R3, #16384
0x575C	0x6420BFFF  LDK.L	R2, #49151
0x5760	0x64100002  LDK.L	R1, #2
0x5764	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 583 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_RDS_MASK,                          _FM_RDS_DISABLE );
0x5768	0x440FC000  ADD.L	R0, SP, #0
0x576C	0x64300000  LDK.L	R3, #0
0x5770	0x6420EFFF  LDK.L	R2, #61439
0x5774	0x64100002  LDK.L	R1, #2
0x5778	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 584 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_DE_EMPHASIS_MASK,                  _FM_DE_EMPHASIS_EUROPE_AUSTRALIA_JAPAN );
0x577C	0x440FC000  ADD.L	R0, SP, #0
0x5780	0x64300800  LDK.L	R3, #2048
0x5784	0x6420F7FF  LDK.L	R2, #63487
0x5788	0x64100002  LDK.L	R1, #2
0x578C	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 585 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_AGC_MASK,                          _FM_AGC_ENABLE );
0x5790	0x440FC000  ADD.L	R0, SP, #0
0x5794	0x64300000  LDK.L	R3, #0
0x5798	0x6420FBFF  LDK.L	R2, #64511
0x579C	0x64100002  LDK.L	R1, #2
0x57A0	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 586 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_STEREO_MONO_BLEND_LEVEL_MASK,      _FM_STEREO_MONO_BLEND_LEVEL_31_49_RSSI );
0x57A4	0x440FC000  ADD.L	R0, SP, #0
0x57A8	0x64300000  LDK.L	R3, #0
0x57AC	0x6420FF3F  LDK.L	R2, #65343
0x57B0	0x64100002  LDK.L	R1, #2
0x57B4	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 587 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_GPIO3_MASK,                        _FM_GPIO3_HIGH_IMPENDANCE );
0x57B8	0x440FC000  ADD.L	R0, SP, #0
0x57BC	0x64300000  LDK.L	R3, #0
0x57C0	0x6420FFCF  LDK.L	R2, #65487
0x57C4	0x64100002  LDK.L	R1, #2
0x57C8	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 588 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_GPIO2_MASK,                        _FM_GPIO2_STC_RDS_INTERRUPT );
0x57CC	0x440FC000  ADD.L	R0, SP, #0
0x57D0	0x64300004  LDK.L	R3, #4
0x57D4	0x6420FFF3  LDK.L	R2, #65523
0x57D8	0x64100002  LDK.L	R1, #2
0x57DC	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 589 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_1,   _FM_GPIO1_MASK,                        _FM_GPIO1_HIGH_IMPEDANCE );
0x57E0	0x440FC000  ADD.L	R0, SP, #0
0x57E4	0x64300000  LDK.L	R3, #0
0x57E8	0x6420FFFC  LDK.L	R2, #65532
0x57EC	0x64100002  LDK.L	R1, #2
0x57F0	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 591 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_2,   _FM_BAND_MASK,                         _FM_BAND_USA_EUROPE_87P5_108_MHZ );
0x57F4	0x440FC000  ADD.L	R0, SP, #0
0x57F8	0x64300000  LDK.L	R3, #0
0x57FC	0x6420FF3F  LDK.L	R2, #65343
0x5800	0x64100003  LDK.L	R1, #3
0x5804	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 592 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_2,   _FM_CHANNEL_SPACING_MASK,              _FM_CHANNEL_SPACING_EUROPE_JAPAN_100_KHZ );
0x5808	0x440FC000  ADD.L	R0, SP, #0
0x580C	0x64300010  LDK.L	R3, #16
0x5810	0x6420FFCF  LDK.L	R2, #65487
0x5814	0x64100003  LDK.L	R1, #3
0x5818	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 594 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_3,   _FM_SOFTMUTE_ATTACK_RECOVER_RATE_MASK, _FM_SOFTMUTE_ATTACK_RECOVER_RATE_FASTEST );
0x581C	0x440FC000  ADD.L	R0, SP, #0
0x5820	0x64300000  LDK.L	R3, #0
0x5824	0x64203FFF  LDK.L	R2, #16383
0x5828	0x64100004  LDK.L	R1, #4
0x582C	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 595 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_3,   _FM_SOFTMUTE_ATTENUATION_MASK,         _FM_SOFTMUTE_ATTENUATION_16_DB );
0x5830	0x440FC000  ADD.L	R0, SP, #0
0x5834	0x64300000  LDK.L	R3, #0
0x5838	0x6420CFFF  LDK.L	R2, #53247
0x583C	0x64100004  LDK.L	R1, #4
0x5840	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 596 :: 		fm_setBits( regBuffer,   _FM_SYSTEM_CONFIGURATION_3,   _FM_EXTENDED_VOLUME_RANGE_MASK,        _FM_EXTENDED_VOLUME_RANGE_DISABLED );
0x5844	0x440FC000  ADD.L	R0, SP, #0
0x5848	0x64300000  LDK.L	R3, #0
0x584C	0x6420FEFF  LDK.L	R2, #65279
0x5850	0x64100004  LDK.L	R1, #4
0x5854	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 598 :: 		fm_writeRegisters( regBuffer );
0x5858	0x440FC000  ADD.L	R0, SP, #0
0x585C	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 599 :: 		}
L_end_fm_basicSettings:
0x5860	0x99D00000  UNLINK	LR
0x5864	0xA0000000  RETURN	
; end of _fm_basicSettings
_fm_setVolume:
;__fm_Driver.c, 315 :: 		uint8_t fm_setVolume( uint8_t volumeLevel )
; volumeLevel start address is: 0 (R0)
0x5500	0x95D00024  LINK	LR, #36
0x5504	0x4410500D  BEXTU.L	R1, R0, #256
; volumeLevel end address is: 0 (R0)
; volumeLevel start address is: 4 (R1)
;__fm_Driver.c, 319 :: 		if (volumeLevel < 16)
0x5508	0x59E0C102  CMP.B	R1, #16
0x550C	0x00601555  JMPC	R30, C, #0, L_fm_setVolume18
;__fm_Driver.c, 321 :: 		fm_readRegisters( regBuffer );
0x5510	0x440FC040  ADD.L	R0, SP, #4
0x5514	0xB1F08000  STI.B	SP, #0, R1
0x5518	0x00341199  CALL	_fm_readRegisters+0
0x551C	0xA81F8000  LDI.B	R1, SP, #0
;__fm_Driver.c, 323 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] &= 0xFFF0;
0x5520	0x440FC040  ADD.L	R0, SP, #4
0x5524	0x44404060  ADD.L	R4, R0, #6
0x5528	0xAA320000  LDI.S	R3, R4, #0
0x552C	0x6420FFF0  LDK.L	R2, #65520
0x5530	0x44218024  AND.L	R2, R3, R2
0x5534	0xB2410000  STI.S	R4, #0, R2
;__fm_Driver.c, 324 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] |= volumeLevel;
0x5538	0x44304060  ADD.L	R3, R0, #6
0x553C	0xAA218000  LDI.S	R2, R3, #0
0x5540	0x44210015  OR.L	R2, R2, R1
; volumeLevel end address is: 4 (R1)
0x5544	0xB2310000  STI.S	R3, #0, R2
;__fm_Driver.c, 326 :: 		fm_writeRegisters( regBuffer );
0x5548	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 328 :: 		return 0;
0x554C	0x64000000  LDK.L	R0, #0
0x5550	0x00301556  JMP	L_end_fm_setVolume
;__fm_Driver.c, 329 :: 		}
L_fm_setVolume18:
;__fm_Driver.c, 332 :: 		return 1;
0x5554	0x64000001  LDK.L	R0, #1
;__fm_Driver.c, 334 :: 		}
L_end_fm_setVolume:
0x5558	0x99D00000  UNLINK	LR
0x555C	0xA0000000  RETURN	
; end of _fm_setVolume
_fm_setSnrThreshold:
;__fm_Driver.c, 336 :: 		uint8_t fm_setSnrThreshold( uint8_t snrThreshold )
; snrThreshold start address is: 0 (R0)
0x5560	0x95D00024  LINK	LR, #36
0x5564	0x4410500D  BEXTU.L	R1, R0, #256
; snrThreshold end address is: 0 (R0)
; snrThreshold start address is: 4 (R1)
;__fm_Driver.c, 340 :: 		if (snrThreshold < 8)
0x5568	0x59E0C082  CMP.B	R1, #8
0x556C	0x00601570  JMPC	R30, C, #0, L_fm_setSnrThreshold20
;__fm_Driver.c, 342 :: 		fm_readRegisters( regBuffer );
0x5570	0x440FC040  ADD.L	R0, SP, #4
0x5574	0xB1F08000  STI.B	SP, #0, R1
0x5578	0x00341199  CALL	_fm_readRegisters+0
0x557C	0xA81F8000  LDI.B	R1, SP, #0
;__fm_Driver.c, 344 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_3] &= 0xFF0F;
0x5580	0x440FC040  ADD.L	R0, SP, #4
0x5584	0x44304080  ADD.L	R3, R0, #8
0x5588	0xAA218000  LDI.S	R2, R3, #0
0x558C	0x6440FF0F  LDK.L	R4, #65295
0x5590	0x44210044  AND.L	R2, R2, R4
0x5594	0xB2310000  STI.S	R3, #0, R2
;__fm_Driver.c, 345 :: 		snrThreshold <<= 4;
0x5598	0x4420D00D  BEXTU.L	R2, R1, #256
; snrThreshold end address is: 4 (R1)
0x559C	0x44214048  ASHL.L	R2, R2, #4
;__fm_Driver.c, 346 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_3] |= snrThreshold;
0x55A0	0x44104080  ADD.L	R1, R0, #8
0x55A4	0xAA308000  LDI.S	R3, R1, #0
0x55A8	0x4421500D  BEXTU.L	R2, R2, #256
0x55AC	0x44218025  OR.L	R2, R3, R2
0x55B0	0xB2110000  STI.S	R1, #0, R2
;__fm_Driver.c, 348 :: 		fm_writeRegisters( regBuffer );
0x55B4	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 350 :: 		return 0;
0x55B8	0x64000000  LDK.L	R0, #0
0x55BC	0x00301571  JMP	L_end_fm_setSnrThreshold
;__fm_Driver.c, 351 :: 		}
L_fm_setSnrThreshold20:
;__fm_Driver.c, 354 :: 		return 1;
0x55C0	0x64000001  LDK.L	R0, #1
;__fm_Driver.c, 356 :: 		}
L_end_fm_setSnrThreshold:
0x55C4	0x99D00000  UNLINK	LR
0x55C8	0xA0000000  RETURN	
; end of _fm_setSnrThreshold
_fm_setSeekThreshold:
;__fm_Driver.c, 293 :: 		uint8_t fm_setSeekThreshold( uint16_t seekThreshold )
; seekThreshold start address is: 0 (R0)
0x5230	0x95D00024  LINK	LR, #36
0x5234	0x4410400D  BEXTU.L	R1, R0, #0
; seekThreshold end address is: 0 (R0)
; seekThreshold start address is: 4 (R1)
;__fm_Driver.c, 297 :: 		if (seekThreshold < 128)
0x5238	0x5BE0C802  CMP.S	R1, #128
0x523C	0x006014A3  JMPC	R30, C, #0, L_fm_setSeekThreshold16
;__fm_Driver.c, 299 :: 		fm_readRegisters( regBuffer );
0x5240	0x440FC040  ADD.L	R0, SP, #4
0x5244	0xB3F08000  STI.S	SP, #0, R1
0x5248	0x00341199  CALL	_fm_readRegisters+0
0x524C	0xAA1F8000  LDI.S	R1, SP, #0
;__fm_Driver.c, 301 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] &= 0x00FF;
0x5250	0x440FC040  ADD.L	R0, SP, #4
0x5254	0x44204060  ADD.L	R2, R0, #6
0x5258	0xAA310000  LDI.S	R3, R2, #0
0x525C	0x4431CFF4  AND.L	R3, R3, #255
0x5260	0xB2218000  STI.S	R2, #0, R3
;__fm_Driver.c, 302 :: 		seekThreshold <<= 8;
0x5264	0x4420C00D  BEXTU.L	R2, R1, #0
; seekThreshold end address is: 4 (R1)
0x5268	0x44214088  ASHL.L	R2, R2, #8
0x526C	0x4421400D  BEXTU.L	R2, R2, #0
;__fm_Driver.c, 303 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] |= seekThreshold;
0x5270	0x44104060  ADD.L	R1, R0, #6
0x5274	0xAA308000  LDI.S	R3, R1, #0
0x5278	0x44218025  OR.L	R2, R3, R2
0x527C	0xB2110000  STI.S	R1, #0, R2
;__fm_Driver.c, 305 :: 		fm_writeRegisters( regBuffer );
0x5280	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 307 :: 		return 0;
0x5284	0x64000000  LDK.L	R0, #0
0x5288	0x003014A4  JMP	L_end_fm_setSeekThreshold
;__fm_Driver.c, 308 :: 		}
L_fm_setSeekThreshold16:
;__fm_Driver.c, 311 :: 		return 1;
0x528C	0x64000001  LDK.L	R0, #1
;__fm_Driver.c, 313 :: 		}
L_end_fm_setSeekThreshold:
0x5290	0x99D00000  UNLINK	LR
0x5294	0xA0000000  RETURN	
; end of _fm_setSeekThreshold
_fm_setSeekImpulseDetectionThreshold:
;__fm_Driver.c, 358 :: 		uint8_t fm_setSeekImpulseDetectionThreshold( uint8_t impulseDetectionThreshold )
; impulseDetectionThreshold start address is: 0 (R0)
0x5298	0x95D00024  LINK	LR, #36
0x529C	0x4410500D  BEXTU.L	R1, R0, #256
; impulseDetectionThreshold end address is: 0 (R0)
; impulseDetectionThreshold start address is: 4 (R1)
;__fm_Driver.c, 362 :: 		if (impulseDetectionThreshold < 16)
0x52A0	0x59E0C102  CMP.B	R1, #16
0x52A4	0x006014BB  JMPC	R30, C, #0, L_fm_setSeekImpulseDetectionThreshold22
;__fm_Driver.c, 364 :: 		fm_readRegisters( regBuffer );
0x52A8	0x440FC040  ADD.L	R0, SP, #4
0x52AC	0xB1F08000  STI.B	SP, #0, R1
0x52B0	0x00341199  CALL	_fm_readRegisters+0
0x52B4	0xA81F8000  LDI.B	R1, SP, #0
;__fm_Driver.c, 366 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_3] &= 0xFFF0;
0x52B8	0x440FC040  ADD.L	R0, SP, #4
0x52BC	0x44404080  ADD.L	R4, R0, #8
0x52C0	0xAA320000  LDI.S	R3, R4, #0
0x52C4	0x6420FFF0  LDK.L	R2, #65520
0x52C8	0x44218024  AND.L	R2, R3, R2
0x52CC	0xB2410000  STI.S	R4, #0, R2
;__fm_Driver.c, 367 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_3] |= impulseDetectionThreshold;
0x52D0	0x44304080  ADD.L	R3, R0, #8
0x52D4	0xAA218000  LDI.S	R2, R3, #0
0x52D8	0x44210015  OR.L	R2, R2, R1
; impulseDetectionThreshold end address is: 4 (R1)
0x52DC	0xB2310000  STI.S	R3, #0, R2
;__fm_Driver.c, 369 :: 		fm_writeRegisters( regBuffer );
0x52E0	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 371 :: 		return 0;
0x52E4	0x64000000  LDK.L	R0, #0
0x52E8	0x003014BC  JMP	L_end_fm_setSeekImpulseDetectionThreshold
;__fm_Driver.c, 372 :: 		}
L_fm_setSeekImpulseDetectionThreshold22:
;__fm_Driver.c, 375 :: 		return 1;
0x52EC	0x64000001  LDK.L	R0, #1
;__fm_Driver.c, 377 :: 		}
L_end_fm_setSeekImpulseDetectionThreshold:
0x52F0	0x99D00000  UNLINK	LR
0x52F4	0xA0000000  RETURN	
; end of _fm_setSeekImpulseDetectionThreshold
_applicationTask:
;Click_FM_FT90x.c, 401 :: 		void applicationTask( )
;Click_FM_FT90x.c, 403 :: 		dataReady = UART_Rdy_Ptr( );
0x594C	0xC4600DCC  LDA.L	R6, _UART_Rdy_Ptr+0
0x5950	0x08340060  CALLI	R6
0x5954	0xB8000DC6  STA.B	_dataReady+0, R0
;Click_FM_FT90x.c, 405 :: 		if (dataReady != 0)
0x5958	0x59E04002  CMP.B	R0, #0
0x595C	0x00281696  JMPC	R30, Z, #1, L_applicationTask46
;Click_FM_FT90x.c, 407 :: 		receivedData = UART_Rd_Ptr( );
0x5960	0xC4600DD0  LDA.L	R6, _UART_Rd_Ptr+0
0x5964	0x08340060  CALLI	R6
0x5968	0xB8000DC7  STA.B	_receivedData+0, R0
;Click_FM_FT90x.c, 409 :: 		switch (receivedData)
0x596C	0x00301674  JMP	L_applicationTask47
;Click_FM_FT90x.c, 411 :: 		case '+' :
L_applicationTask49:
;Click_FM_FT90x.c, 413 :: 		fm_casePlus( );
0x5970	0x00341254  CALL	_fm_casePlus+0
;Click_FM_FT90x.c, 415 :: 		break;
0x5974	0x00301696  JMP	L_applicationTask48
;Click_FM_FT90x.c, 417 :: 		case '-' :
L_applicationTask50:
;Click_FM_FT90x.c, 419 :: 		fm_caseMinus( );
0x5978	0x0034123C  CALL	_fm_caseMinus+0
;Click_FM_FT90x.c, 421 :: 		break;
0x597C	0x00301696  JMP	L_applicationTask48
;Click_FM_FT90x.c, 423 :: 		case 's' :
L_applicationTask51:
;Click_FM_FT90x.c, 425 :: 		fm_caseSeek( );
0x5980	0x00341276  CALL	_fm_caseSeek+0
;Click_FM_FT90x.c, 427 :: 		break;
0x5984	0x00301696  JMP	L_applicationTask48
;Click_FM_FT90x.c, 429 :: 		case 't' :
L_applicationTask52:
;Click_FM_FT90x.c, 431 :: 		fm_caseTune( );
0x5988	0x003412F0  CALL	_fm_caseTune+0
;Click_FM_FT90x.c, 433 :: 		break;
0x598C	0x00301696  JMP	L_applicationTask48
;Click_FM_FT90x.c, 435 :: 		case 'm' :
L_applicationTask53:
;Click_FM_FT90x.c, 437 :: 		fm_caseMemorize( );
0x5990	0x0034134E  CALL	_fm_caseMemorize+0
;Click_FM_FT90x.c, 439 :: 		break;
0x5994	0x00301696  JMP	L_applicationTask48
;Click_FM_FT90x.c, 441 :: 		case 'i' :
L_applicationTask54:
;Click_FM_FT90x.c, 443 :: 		fm_caseMute( );
0x5998	0x0034132E  CALL	_fm_caseMute+0
;Click_FM_FT90x.c, 445 :: 		break;
0x599C	0x00301696  JMP	L_applicationTask48
;Click_FM_FT90x.c, 447 :: 		case '1' :
L_applicationTask55:
;Click_FM_FT90x.c, 449 :: 		fm_caseStation1( );
0x59A0	0x003412B5  CALL	_fm_caseStation1+0
;Click_FM_FT90x.c, 451 :: 		break;
0x59A4	0x00301696  JMP	L_applicationTask48
;Click_FM_FT90x.c, 453 :: 		case '2' :
L_applicationTask56:
;Click_FM_FT90x.c, 455 :: 		fm_caseStation2( );
0x59A8	0x0034140D  CALL	_fm_caseStation2+0
;Click_FM_FT90x.c, 457 :: 		break;
0x59AC	0x00301696  JMP	L_applicationTask48
;Click_FM_FT90x.c, 459 :: 		case '3' :
L_applicationTask57:
;Click_FM_FT90x.c, 461 :: 		fm_caseStation3( );
0x59B0	0x00341448  CALL	_fm_caseStation3+0
;Click_FM_FT90x.c, 463 :: 		break;
0x59B4	0x00301696  JMP	L_applicationTask48
;Click_FM_FT90x.c, 465 :: 		case '.' :
L_applicationTask58:
;Click_FM_FT90x.c, 467 :: 		fm_caseTuneUp( );
0x59B8	0x00341395  CALL	_fm_caseTuneUp+0
;Click_FM_FT90x.c, 469 :: 		break;
0x59BC	0x00301696  JMP	L_applicationTask48
;Click_FM_FT90x.c, 471 :: 		case ',' :
L_applicationTask59:
;Click_FM_FT90x.c, 473 :: 		fm_caseTuneDown( );
0x59C0	0x003413D1  CALL	_fm_caseTuneDown+0
;Click_FM_FT90x.c, 475 :: 		break;
0x59C4	0x00301696  JMP	L_applicationTask48
;Click_FM_FT90x.c, 477 :: 		default :
L_applicationTask60:
;Click_FM_FT90x.c, 479 :: 		fm_caseWrongCommand( );
0x59C8	0x0034126C  CALL	_fm_caseWrongCommand+0
;Click_FM_FT90x.c, 481 :: 		break;
0x59CC	0x00301696  JMP	L_applicationTask48
;Click_FM_FT90x.c, 483 :: 		}
L_applicationTask47:
0x59D0	0xC0000DC7  LDA.B	R0, _receivedData+0
0x59D4	0x59E042B2  CMP.B	R0, #43
0x59D8	0x0028165C  JMPC	R30, Z, #1, L_applicationTask49
0x59DC	0xC0000DC7  LDA.B	R0, _receivedData+0
0x59E0	0x59E042D2  CMP.B	R0, #45
0x59E4	0x0028165E  JMPC	R30, Z, #1, L_applicationTask50
0x59E8	0xC0000DC7  LDA.B	R0, _receivedData+0
0x59EC	0x59E04732  CMP.B	R0, #115
0x59F0	0x00281660  JMPC	R30, Z, #1, L_applicationTask51
0x59F4	0xC0000DC7  LDA.B	R0, _receivedData+0
0x59F8	0x59E04742  CMP.B	R0, #116
0x59FC	0x00281662  JMPC	R30, Z, #1, L_applicationTask52
0x5A00	0xC0000DC7  LDA.B	R0, _receivedData+0
0x5A04	0x59E046D2  CMP.B	R0, #109
0x5A08	0x00281664  JMPC	R30, Z, #1, L_applicationTask53
0x5A0C	0xC0000DC7  LDA.B	R0, _receivedData+0
0x5A10	0x59E04692  CMP.B	R0, #105
0x5A14	0x00281666  JMPC	R30, Z, #1, L_applicationTask54
0x5A18	0xC0000DC7  LDA.B	R0, _receivedData+0
0x5A1C	0x59E04312  CMP.B	R0, #49
0x5A20	0x00281668  JMPC	R30, Z, #1, L_applicationTask55
0x5A24	0xC0000DC7  LDA.B	R0, _receivedData+0
0x5A28	0x59E04322  CMP.B	R0, #50
0x5A2C	0x0028166A  JMPC	R30, Z, #1, L_applicationTask56
0x5A30	0xC0000DC7  LDA.B	R0, _receivedData+0
0x5A34	0x59E04332  CMP.B	R0, #51
0x5A38	0x0028166C  JMPC	R30, Z, #1, L_applicationTask57
0x5A3C	0xC0000DC7  LDA.B	R0, _receivedData+0
0x5A40	0x59E042E2  CMP.B	R0, #46
0x5A44	0x0028166E  JMPC	R30, Z, #1, L_applicationTask58
0x5A48	0xC0000DC7  LDA.B	R0, _receivedData+0
0x5A4C	0x59E042C2  CMP.B	R0, #44
0x5A50	0x00281670  JMPC	R30, Z, #1, L_applicationTask59
0x5A54	0x00301672  JMP	L_applicationTask60
L_applicationTask48:
;Click_FM_FT90x.c, 484 :: 		}
L_applicationTask46:
;Click_FM_FT90x.c, 485 :: 		}
L_end_applicationTask:
0x5A58	0xA0000000  RETURN	
; end of _applicationTask
_UART1_Read:
;__Lib_UART.c, 652 :: 		
;__Lib_UART.c, 654 :: 		
0x5218	0xC4000D80  LDA.L	R0, __Lib_UART_UART1+0
0x521C	0x00340F88  CALL	__Lib_UART_UARTx_Read+0
;__Lib_UART.c, 655 :: 		
L_end_UART1_Read:
0x5220	0xA0000000  RETURN	
; end of _UART1_Read
__Lib_UART_UARTx_Read:
;__Lib_UART.c, 1866 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
;__Lib_UART.c, 1870 :: 		
L___Lib_UART_UARTx_Read137:
;__Lib_UART.c, 1873 :: 		
; UARTx start address is: 0 (R0)
0x3E20	0x44604000  MOVE.L	R6, R0
; UARTx end address is: 0 (R0)
0x3E24	0x00300F8A  JMP	L___Lib_UART_UARTx_Read139
L___Lib_UART_UARTx_Read172:
;__Lib_UART.c, 1877 :: 		
;__Lib_UART.c, 1873 :: 		
L___Lib_UART_UARTx_Read139:
;__Lib_UART.c, 1875 :: 		
; UARTx start address is: 24 (R6)
0x3E28	0x64100029  LDK.L	R1, #41
0x3E2C	0x44034000  MOVE.L	R0, R6
0x3E30	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
; tmpLSR start address is: 4 (R1)
0x3E34	0x4410500D  BEXTU.L	R1, R0, #256
;__Lib_UART.c, 1877 :: 		
0x3E38	0x440049F4  AND.L	R0, R0, #159
0x3E3C	0x5BE04002  CMP.S	R0, #0
0x3E40	0x00280F8A  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read172
;__Lib_UART.c, 1879 :: 		
0x3E44	0x4400C9E4  AND.L	R0, R1, #158
; tmpLSR end address is: 4 (R1)
0x3E48	0x5BE04002  CMP.S	R0, #0
0x3E4C	0x00200F95  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read142
;__Lib_UART.c, 1881 :: 		
0x3E50	0x00300F97  JMP	L___Lib_UART_UARTx_Read138
;__Lib_UART.c, 1882 :: 		
L___Lib_UART_UARTx_Read142:
;__Lib_UART.c, 1883 :: 		
0x3E54	0x44034000  MOVE.L	R0, R6
0x3E58	0x00300F88  JMP	L___Lib_UART_UARTx_Read137
L___Lib_UART_UARTx_Read138:
;__Lib_UART.c, 1885 :: 		
0x3E5C	0x64100020  LDK.L	R1, #32
0x3E60	0x44034000  MOVE.L	R0, R6
; UARTx end address is: 24 (R6)
0x3E64	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
;__Lib_UART.c, 1886 :: 		
L_end_UARTx_Read:
0x3E68	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART.c, 659 :: 		
;__Lib_UART.c, 661 :: 		
0x5224	0xC4000D80  LDA.L	R0, __Lib_UART_UART1+0
0x5228	0x00340E38  CALL	__Lib_UART_UARTx_Data_Ready+0
;__Lib_UART.c, 662 :: 		
L_end_UART1_Data_Ready:
0x522C	0xA0000000  RETURN	
; end of _UART1_Data_Ready
__Lib_UART_UARTx_Data_Ready:
;__Lib_UART.c, 1892 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1897 :: 		
0x38E0	0x64100029  LDK.L	R1, #41
; UARTx end address is: 0 (R0)
0x38E4	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
; tmpLSR start address is: 4 (R1)
0x38E8	0x4410500D  BEXTU.L	R1, R0, #256
;__Lib_UART.c, 1900 :: 		
0x38EC	0x440049E4  AND.L	R0, R0, #158
0x38F0	0x5BE04002  CMP.S	R0, #0
0x38F4	0x00280E40  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Data_Ready143
; tmpLSR end address is: 4 (R1)
;__Lib_UART.c, 1903 :: 		
0x38F8	0x64000000  LDK.L	R0, #0
0x38FC	0x00300E47  JMP	L_end_UARTx_Data_Ready
;__Lib_UART.c, 1904 :: 		
L___Lib_UART_UARTx_Data_Ready143:
;__Lib_UART.c, 1908 :: 		
; tmpLSR start address is: 4 (R1)
0x3900	0x4400C014  AND.L	R0, R1, #1
; tmpLSR end address is: 4 (R1)
0x3904	0x59E04002  CMP.B	R0, #0
0x3908	0x00280E45  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Data_Ready145
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1237 start address is: 0 (R0)
0x390C	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1237 end address is: 0 (R0)
0x3910	0x00300E46  JMP	L___Lib_UART_UARTx_Data_Ready146
L___Lib_UART_UARTx_Data_Ready145:
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1237 start address is: 0 (R0)
0x3914	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1237 end address is: 0 (R0)
L___Lib_UART_UARTx_Data_Ready146:
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1237 start address is: 0 (R0)
0x3918	0x4400500D  BEXTU.L	R0, R0, #256
; ?FLOC____Lib_UART_UARTx_Data_Ready?T1237 end address is: 0 (R0)
;__Lib_UART.c, 1910 :: 		
L_end_UARTx_Data_Ready:
0x391C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART.c, 631 :: 		
;__Lib_UART.c, 633 :: 		
0x52F8	0xC4000D80  LDA.L	R0, __Lib_UART_UART1+0
0x52FC	0x00340F12  CALL	__Lib_UART_UARTx_Tx_Idle+0
;__Lib_UART.c, 634 :: 		
L_end_UART1_Tx_Idle:
0x5300	0xA0000000  RETURN	
; end of _UART1_Tx_Idle
__Lib_UART_UARTx_Tx_Idle:
;__Lib_UART.c, 1806 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1808 :: 		
0x3C48	0x64100029  LDK.L	R1, #41
; UARTx end address is: 0 (R0)
0x3C4C	0x003400BA  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x3C50	0x44004604  AND.L	R0, R0, #96
0x3C54	0x59E04602  CMP.B	R0, #96
0x3C58	0x00280F19  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Tx_Idle131
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1219 start address is: 0 (R0)
0x3C5C	0x64000000  LDK.L	R0, #0
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1219 end address is: 0 (R0)
0x3C60	0x00300F1A  JMP	L___Lib_UART_UARTx_Tx_Idle132
L___Lib_UART_UARTx_Tx_Idle131:
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1219 start address is: 0 (R0)
0x3C64	0x64000001  LDK.L	R0, #1
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1219 end address is: 0 (R0)
L___Lib_UART_UARTx_Tx_Idle132:
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1219 start address is: 0 (R0)
0x3C68	0x4400500D  BEXTU.L	R0, R0, #256
; ?FLOC____Lib_UART_UARTx_Tx_Idle?T1219 end address is: 0 (R0)
;__Lib_UART.c, 1809 :: 		
L_end_UARTx_Tx_Idle:
0x3C6C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART.c, 710 :: 		
;__Lib_UART.c, 712 :: 		
0x531C	0xC4000D84  LDA.L	R0, __Lib_UART_UART2+0
0x5320	0x00340F88  CALL	__Lib_UART_UARTx_Read+0
;__Lib_UART.c, 713 :: 		
L_end_UART2_Read:
0x5324	0xA0000000  RETURN	
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART.c, 717 :: 		
;__Lib_UART.c, 719 :: 		
0x5328	0xC4000D84  LDA.L	R0, __Lib_UART_UART2+0
0x532C	0x00340E38  CALL	__Lib_UART_UARTx_Data_Ready+0
;__Lib_UART.c, 720 :: 		
L_end_UART2_Data_Ready:
0x5330	0xA0000000  RETURN	
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART.c, 689 :: 		
;__Lib_UART.c, 691 :: 		
0x5304	0xC4000D84  LDA.L	R0, __Lib_UART_UART2+0
0x5308	0x00340F12  CALL	__Lib_UART_UARTx_Tx_Idle+0
;__Lib_UART.c, 692 :: 		
L_end_UART2_Tx_Idle:
0x530C	0xA0000000  RETURN	
; end of _UART2_Tx_Idle
easyft90x_v7_FT900__getAN_1:
;__ef_ft900_gpio.c, 31 :: 		static uint8_t _getAN_1  () 			{ return GPIO_PIN9_bit  ; }
0x5310	0xC4010084  LDA.L	R0, GPIO_PIN9_bit+0
0x5314	0x4400429D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN9_bit+0)
L_end__getAN_1:
0x5318	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getAN_1
easyft90x_v7_FT900__getRST_1:
;__ef_ft900_gpio.c, 32 :: 		static uint8_t _getRST_1 () 			{ return GPIO_PIN1_bit  ; }
0x5868	0xC4010084  LDA.L	R0, GPIO_PIN1_bit+0
0x586C	0x4400421D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN1_bit+0)
L_end__getRST_1:
0x5870	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRST_1
easyft90x_v7_FT900__getCS_1:
;__ef_ft900_gpio.c, 33 :: 		static uint8_t _getCS_1  () 			{ return GPIO_PIN28_bit ; }
0x5910	0xC4010084  LDA.L	R0, GPIO_PIN28_bit+0
0x5914	0x440043CD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN28_bit+0)
L_end__getCS_1:
0x5918	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getCS_1
easyft90x_v7_FT900__getSCK_1:
;__ef_ft900_gpio.c, 34 :: 		static uint8_t _getSCK_1 () 			{ return GPIO_PIN27_bit ; }
0x591C	0xC4010084  LDA.L	R0, GPIO_PIN27_bit+0
0x5920	0x440043BD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN27_bit+0)
L_end__getSCK_1:
0x5924	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCK_1
easyft90x_v7_FT900__getMISO_1:
;__ef_ft900_gpio.c, 35 :: 		static uint8_t _getMISO_1() 			{ return GPIO_PIN30_bit ; }
0x5904	0xC4010084  LDA.L	R0, GPIO_PIN30_bit+0
0x5908	0x440043ED  BEXTU.L	R0, R0, #BitPos(GPIO_PIN30_bit+0)
L_end__getMISO_1:
0x590C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMISO_1
easyft90x_v7_FT900__getMOSI_1:
;__ef_ft900_gpio.c, 36 :: 		static uint8_t _getMOSI_1() 			{ return GPIO_PIN29_bit ; }
0x58EC	0xC4010084  LDA.L	R0, GPIO_PIN29_bit+0
0x58F0	0x440043DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN29_bit+0)
L_end__getMOSI_1:
0x58F4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMOSI_1
easyft90x_v7_FT900__getPWM_1:
;__ef_ft900_gpio.c, 37 :: 		static uint8_t _getPWM_1 () 			{ return GPIO_PIN56_bit ; }
0x58F8	0xC4010088  LDA.L	R0, GPIO_PIN56_bit+0
0x58FC	0x4400438D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN56_bit+0)
L_end__getPWM_1:
0x5900	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getPWM_1
easyft90x_v7_FT900__getINT_1:
;__ef_ft900_gpio.c, 38 :: 		static uint8_t _getINT_1 () 			{ return GPIO_PIN3_bit  ; }
0x5928	0xC4010084  LDA.L	R0, GPIO_PIN3_bit+0
0x592C	0x4400423D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN3_bit+0)
L_end__getINT_1:
0x5930	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getINT_1
easyft90x_v7_FT900__getRX_1:
;__ef_ft900_gpio.c, 39 :: 		static uint8_t _getRX_1  () 			{ return GPIO_PIN53_bit ; }
0x5934	0xC4010088  LDA.L	R0, GPIO_PIN53_bit+0
0x5938	0x4400435D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN53_bit+0)
L_end__getRX_1:
0x593C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRX_1
easyft90x_v7_FT900__getTX_1:
;__ef_ft900_gpio.c, 40 :: 		static uint8_t _getTX_1  () 			{ return GPIO_PIN52_bit ; }
0x5940	0xC4010088  LDA.L	R0, GPIO_PIN52_bit+0
0x5944	0x4400434D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN52_bit+0)
L_end__getTX_1:
0x5948	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getTX_1
easyft90x_v7_FT900__getSCL_1:
;__ef_ft900_gpio.c, 41 :: 		static uint8_t _getSCL_1 () 			{ return GPIO_PIN44_bit ; }
0x58E0	0xC4010088  LDA.L	R0, GPIO_PIN44_bit+0
0x58E4	0x440042CD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN44_bit+0)
L_end__getSCL_1:
0x58E8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCL_1
easyft90x_v7_FT900__getSDA_1:
;__ef_ft900_gpio.c, 42 :: 		static uint8_t _getSDA_1 () 			{ return GPIO_PIN45_bit ; }
0x588C	0xC4010088  LDA.L	R0, GPIO_PIN45_bit+0
0x5890	0x440042DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN45_bit+0)
L_end__getSDA_1:
0x5894	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSDA_1
easyft90x_v7_FT900__getAN_2:
;__ef_ft900_gpio.c, 56 :: 		static uint8_t _getAN_2  ()             { return GPIO_PIN54_bit ; }
0x5898	0xC4010088  LDA.L	R0, GPIO_PIN54_bit+0
0x589C	0x4400436D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN54_bit+0)
L_end__getAN_2:
0x58A0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getAN_2
easyft90x_v7_FT900__getRST_2:
;__ef_ft900_gpio.c, 57 :: 		static uint8_t _getRST_2 ()             { return GPIO_PIN4_bit  ; }
0x5874	0xC4010084  LDA.L	R0, GPIO_PIN4_bit+0
0x5878	0x4400424D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN4_bit+0)
L_end__getRST_2:
0x587C	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRST_2
easyft90x_v7_FT900__getCS_2:
;__ef_ft900_gpio.c, 58 :: 		static uint8_t _getCS_2  ()             { return GPIO_PIN61_bit ; }
0x5880	0xC4010088  LDA.L	R0, GPIO_PIN61_bit+0
0x5884	0x440043DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN61_bit+0)
L_end__getCS_2:
0x5888	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getCS_2
easyft90x_v7_FT900__getSCK_2:
;__ef_ft900_gpio.c, 59 :: 		static uint8_t _getSCK_2 ()             { return GPIO_PIN27_bit ; }
0x58A4	0xC4010084  LDA.L	R0, GPIO_PIN27_bit+0
0x58A8	0x440043BD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN27_bit+0)
L_end__getSCK_2:
0x58AC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCK_2
easyft90x_v7_FT900__getMISO_2:
;__ef_ft900_gpio.c, 60 :: 		static uint8_t _getMISO_2()             { return GPIO_PIN30_bit ; }
0x58C8	0xC4010084  LDA.L	R0, GPIO_PIN30_bit+0
0x58CC	0x440043ED  BEXTU.L	R0, R0, #BitPos(GPIO_PIN30_bit+0)
L_end__getMISO_2:
0x58D0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMISO_2
easyft90x_v7_FT900__getMOSI_2:
;__ef_ft900_gpio.c, 61 :: 		static uint8_t _getMOSI_2()             { return GPIO_PIN29_bit ; }
0x58D4	0xC4010084  LDA.L	R0, GPIO_PIN29_bit+0
0x58D8	0x440043DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN29_bit+0)
L_end__getMOSI_2:
0x58DC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getMOSI_2
easyft90x_v7_FT900__getPWM_2:
;__ef_ft900_gpio.c, 62 :: 		static uint8_t _getPWM_2 ()             { return GPIO_PIN57_bit ; }
0x58B0	0xC4010088  LDA.L	R0, GPIO_PIN57_bit+0
0x58B4	0x4400439D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN57_bit+0)
L_end__getPWM_2:
0x58B8	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getPWM_2
easyft90x_v7_FT900__getINT_2:
;__ef_ft900_gpio.c, 63 :: 		static uint8_t _getINT_2 ()             { return GPIO_PIN5_bit  ; }
0x58BC	0xC4010084  LDA.L	R0, GPIO_PIN5_bit+0
0x58C0	0x4400425D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN5_bit+0)
L_end__getINT_2:
0x58C4	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getINT_2
easyft90x_v7_FT900__getRX_2:
;__ef_ft900_gpio.c, 64 :: 		static uint8_t _getRX_2  ()             { return GPIO_PIN53_bit ; }
0x520C	0xC4010088  LDA.L	R0, GPIO_PIN53_bit+0
0x5210	0x4400435D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN53_bit+0)
L_end__getRX_2:
0x5214	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getRX_2
easyft90x_v7_FT900__getTX_2:
;__ef_ft900_gpio.c, 65 :: 		static uint8_t _getTX_2  ()             { return GPIO_PIN52_bit ; }
0x48E4	0xC4010088  LDA.L	R0, GPIO_PIN52_bit+0
0x48E8	0x4400434D  BEXTU.L	R0, R0, #BitPos(GPIO_PIN52_bit+0)
L_end__getTX_2:
0x48EC	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getTX_2
easyft90x_v7_FT900__getSCL_2:
;__ef_ft900_gpio.c, 66 :: 		static uint8_t _getSCL_2 ()             { return GPIO_PIN44_bit ; }
0x48D8	0xC4010088  LDA.L	R0, GPIO_PIN44_bit+0
0x48DC	0x440042CD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN44_bit+0)
L_end__getSCL_2:
0x48E0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSCL_2
easyft90x_v7_FT900__getSDA_2:
;__ef_ft900_gpio.c, 67 :: 		static uint8_t _getSDA_2 ()             { return GPIO_PIN45_bit ; }
0x4AC8	0xC4010088  LDA.L	R0, GPIO_PIN45_bit+0
0x4ACC	0x440042DD  BEXTU.L	R0, R0, #BitPos(GPIO_PIN45_bit+0)
L_end__getSDA_2:
0x4AD0	0xA0000000  RETURN	
; end of easyft90x_v7_FT900__getSDA_2
_fm_casePlus:
;Click_FM_FT90x.c, 54 :: 		void fm_casePlus( )
;Click_FM_FT90x.c, 56 :: 		errorFlag = fm_volumeUp( );
0x4950	0x00340D9D  CALL	_fm_volumeUp+0
0x4954	0xB8000CC9  STA.B	_errorFlag+0, R0
;Click_FM_FT90x.c, 58 :: 		if (errorFlag == 0)
0x4958	0x59E04002  CMP.B	R0, #0
0x495C	0x00201262  JMPC	R30, Z, #0, L_fm_casePlus0
;Click_FM_FT90x.c, 60 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4960	0x6400070B  LDK.L	R0, #?lstr1_Click_FM_FT90x+0
0x4964	0x64100002  LDK.L	R1, #2
0x4968	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 61 :: 		mikrobus_logWrite( "   *     volume up                          *  ", _LOG_LINE );
0x496C	0x6400073B  LDK.L	R0, #?lstr2_Click_FM_FT90x+0
0x4970	0x64100002  LDK.L	R1, #2
0x4974	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 62 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4978	0x6400076B  LDK.L	R0, #?lstr3_Click_FM_FT90x+0
0x497C	0x64100002  LDK.L	R1, #2
0x4980	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 63 :: 		}
0x4984	0x0030126B  JMP	L_fm_casePlus1
L_fm_casePlus0:
;Click_FM_FT90x.c, 66 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4988	0x6400079B  LDK.L	R0, #?lstr4_Click_FM_FT90x+0
0x498C	0x64100002  LDK.L	R1, #2
0x4990	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 67 :: 		mikrobus_logWrite( "   *     volume max                         *  ", _LOG_LINE );
0x4994	0x640007CB  LDK.L	R0, #?lstr5_Click_FM_FT90x+0
0x4998	0x64100002  LDK.L	R1, #2
0x499C	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 68 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x49A0	0x640007FB  LDK.L	R0, #?lstr6_Click_FM_FT90x+0
0x49A4	0x64100002  LDK.L	R1, #2
0x49A8	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 69 :: 		}
L_fm_casePlus1:
;Click_FM_FT90x.c, 70 :: 		}
L_end_fm_casePlus:
0x49AC	0xA0000000  RETURN	
; end of _fm_casePlus
_fm_volumeUp:
;__fm_Driver.c, 756 :: 		uint8_t fm_volumeUp( void )
0x3674	0x95D00020  LINK	LR, #32
;__fm_Driver.c, 761 :: 		fm_readRegisters( regBuffer );
0x3678	0x440FC000  ADD.L	R0, SP, #0
0x367C	0x00341199  CALL	_fm_readRegisters+0
;__fm_Driver.c, 763 :: 		volumeLevel  = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x3680	0x440FC000  ADD.L	R0, SP, #0
0x3684	0x44004060  ADD.L	R0, R0, #6
0x3688	0xAA000000  LDI.S	R0, R0, #0
;__fm_Driver.c, 764 :: 		volumeLevel &= 0x000F;
0x368C	0x4400500D  BEXTU.L	R0, R0, #256
0x3690	0x441040F4  AND.L	R1, R0, #15
; volumeLevel start address is: 0 (R0)
0x3694	0x4400D00D  BEXTU.L	R0, R1, #256
;__fm_Driver.c, 766 :: 		if (volumeLevel < 15)
0x3698	0x59E0C0F2  CMP.B	R1, #15
0x369C	0x00600DB7  JMPC	R30, C, #0, L_fm_volumeUp46
;__fm_Driver.c, 768 :: 		volumeLevel += 1;
0x36A0	0x44104010  ADD.L	R1, R0, #1
; volumeLevel end address is: 0 (R0)
; volumeLevel start address is: 12 (R3)
0x36A4	0x4430D00D  BEXTU.L	R3, R1, #256
;__fm_Driver.c, 770 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] &= 0xFFF0;
0x36A8	0x440FC000  ADD.L	R0, SP, #0
0x36AC	0x44404060  ADD.L	R4, R0, #6
0x36B0	0xAA120000  LDI.S	R1, R4, #0
0x36B4	0x6420FFF0  LDK.L	R2, #65520
0x36B8	0x44108024  AND.L	R1, R1, R2
0x36BC	0xB2408000  STI.S	R4, #0, R1
;__fm_Driver.c, 771 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] |= volumeLevel;
0x36C0	0x44204060  ADD.L	R2, R0, #6
0x36C4	0xAA110000  LDI.S	R1, R2, #0
0x36C8	0x44108035  OR.L	R1, R1, R3
; volumeLevel end address is: 12 (R3)
0x36CC	0xB2208000  STI.S	R2, #0, R1
;__fm_Driver.c, 773 :: 		fm_writeRegisters( regBuffer );
0x36D0	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 775 :: 		return 0;
0x36D4	0x64000000  LDK.L	R0, #0
0x36D8	0x00300DB8  JMP	L_end_fm_volumeUp
;__fm_Driver.c, 776 :: 		}
L_fm_volumeUp46:
;__fm_Driver.c, 779 :: 		return 1;
0x36DC	0x64000001  LDK.L	R0, #1
;__fm_Driver.c, 781 :: 		}
L_end_fm_volumeUp:
0x36E0	0x99D00000  UNLINK	LR
0x36E4	0xA0000000  RETURN	
; end of _fm_volumeUp
_fm_caseMinus:
;Click_FM_FT90x.c, 72 :: 		void fm_caseMinus( )
;Click_FM_FT90x.c, 74 :: 		errorFlag = fm_volumeDown( );
0x48F0	0x00340DBA  CALL	_fm_volumeDown+0
0x48F4	0xB8000CC9  STA.B	_errorFlag+0, R0
;Click_FM_FT90x.c, 76 :: 		if (errorFlag == 0)
0x48F8	0x59E04002  CMP.B	R0, #0
0x48FC	0x0020124A  JMPC	R30, Z, #0, L_fm_caseMinus2
;Click_FM_FT90x.c, 78 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4900	0x6400082B  LDK.L	R0, #?lstr7_Click_FM_FT90x+0
0x4904	0x64100002  LDK.L	R1, #2
0x4908	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 79 :: 		mikrobus_logWrite( "   *     volume down                        *  ", _LOG_LINE );
0x490C	0x6400085B  LDK.L	R0, #?lstr8_Click_FM_FT90x+0
0x4910	0x64100002  LDK.L	R1, #2
0x4914	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 80 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4918	0x6400088B  LDK.L	R0, #?lstr9_Click_FM_FT90x+0
0x491C	0x64100002  LDK.L	R1, #2
0x4920	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 81 :: 		}
0x4924	0x00301253  JMP	L_fm_caseMinus3
L_fm_caseMinus2:
;Click_FM_FT90x.c, 84 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4928	0x640008BB  LDK.L	R0, #?lstr10_Click_FM_FT90x+0
0x492C	0x64100002  LDK.L	R1, #2
0x4930	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 85 :: 		mikrobus_logWrite( "   *     volume min                         *  ", _LOG_LINE );
0x4934	0x640008EB  LDK.L	R0, #?lstr11_Click_FM_FT90x+0
0x4938	0x64100002  LDK.L	R1, #2
0x493C	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 86 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4940	0x6400091B  LDK.L	R0, #?lstr12_Click_FM_FT90x+0
0x4944	0x64100002  LDK.L	R1, #2
0x4948	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 87 :: 		}
L_fm_caseMinus3:
;Click_FM_FT90x.c, 88 :: 		}
L_end_fm_caseMinus:
0x494C	0xA0000000  RETURN	
; end of _fm_caseMinus
_fm_volumeDown:
;__fm_Driver.c, 783 :: 		uint8_t fm_volumeDown( void )
0x36E8	0x95D00020  LINK	LR, #32
;__fm_Driver.c, 788 :: 		fm_readRegisters( regBuffer );
0x36EC	0x440FC000  ADD.L	R0, SP, #0
0x36F0	0x00341199  CALL	_fm_readRegisters+0
;__fm_Driver.c, 790 :: 		volumeLevel  = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x36F4	0x440FC000  ADD.L	R0, SP, #0
0x36F8	0x44004060  ADD.L	R0, R0, #6
0x36FC	0xAA000000  LDI.S	R0, R0, #0
;__fm_Driver.c, 791 :: 		volumeLevel &= 0x000F;
0x3700	0x4400500D  BEXTU.L	R0, R0, #256
0x3704	0x441040F4  AND.L	R1, R0, #15
; volumeLevel start address is: 0 (R0)
0x3708	0x4400D00D  BEXTU.L	R0, R1, #256
;__fm_Driver.c, 793 :: 		if (volumeLevel > 0)
0x370C	0x59E0C002  CMP.B	R1, #0
0x3710	0x01A00DD4  JMPC	R30, A, #0, L_fm_volumeDown48
;__fm_Driver.c, 795 :: 		volumeLevel -= 1;
0x3714	0x44104012  SUB.L	R1, R0, #1
; volumeLevel end address is: 0 (R0)
; volumeLevel start address is: 12 (R3)
0x3718	0x4430D00D  BEXTU.L	R3, R1, #256
;__fm_Driver.c, 797 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] &= 0xFFF0;
0x371C	0x440FC000  ADD.L	R0, SP, #0
0x3720	0x44404060  ADD.L	R4, R0, #6
0x3724	0xAA120000  LDI.S	R1, R4, #0
0x3728	0x6420FFF0  LDK.L	R2, #65520
0x372C	0x44108024  AND.L	R1, R1, R2
0x3730	0xB2408000  STI.S	R4, #0, R1
;__fm_Driver.c, 798 :: 		regBuffer[_FM_SYSTEM_CONFIGURATION_2] |= volumeLevel;
0x3734	0x44204060  ADD.L	R2, R0, #6
0x3738	0xAA110000  LDI.S	R1, R2, #0
0x373C	0x44108035  OR.L	R1, R1, R3
; volumeLevel end address is: 12 (R3)
0x3740	0xB2208000  STI.S	R2, #0, R1
;__fm_Driver.c, 800 :: 		fm_writeRegisters( regBuffer );
0x3744	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 802 :: 		return 0;
0x3748	0x64000000  LDK.L	R0, #0
0x374C	0x00300DD5  JMP	L_end_fm_volumeDown
;__fm_Driver.c, 803 :: 		}
L_fm_volumeDown48:
;__fm_Driver.c, 806 :: 		return 1;
0x3750	0x64000001  LDK.L	R0, #1
;__fm_Driver.c, 808 :: 		}
L_end_fm_volumeDown:
0x3754	0x99D00000  UNLINK	LR
0x3758	0xA0000000  RETURN	
; end of _fm_volumeDown
_fm_caseSeek:
;Click_FM_FT90x.c, 90 :: 		void fm_caseSeek( )
;Click_FM_FT90x.c, 92 :: 		fm_seek( );
0x49D8	0x00340D6D  CALL	_fm_seek+0
;Click_FM_FT90x.c, 94 :: 		Delay_ms(100);
0x49DC	0x6DC0127D  LPM.L	R28, $+24
0x49E0	0x44004000  NOP	
L_fm_caseSeek4:
0x49E4	0x45CE4012  SUB.L	R28, R28, #1
0x49E8	0x5DEE4002  CMP.L	R28, #0
0x49EC	0x00201279  JMPC	R30, Z, #0, L_fm_caseSeek4
0x49F0	0x0030127E  JMP	$+8
0x49F4	0x0032DCD3  	#3333331
0x49F8	0x44004000  NOP	
0x49FC	0x44004000  NOP	
;Click_FM_FT90x.c, 96 :: 		fm_endSeek( );
0x4A00	0x00340D79  CALL	_fm_endSeek+0
;Click_FM_FT90x.c, 98 :: 		Delay_ms(10);
0x4A04	0x6DC01287  LPM.L	R28, $+24
0x4A08	0x44004000  NOP	
L_fm_caseSeek6:
0x4A0C	0x45CE4012  SUB.L	R28, R28, #1
0x4A10	0x5DEE4002  CMP.L	R28, #0
0x4A14	0x00201283  JMPC	R30, Z, #0, L_fm_caseSeek6
0x4A18	0x00301288  JMP	$+8
0x4A1C	0x00051613  	#333331
0x4A20	0x44004000  NOP	
0x4A24	0x44004000  NOP	
;Click_FM_FT90x.c, 100 :: 		receivedSignalStrengthIndicator = fm_getReceivedSignalStrengthIndicator( );
0x4A28	0x00340DD7  CALL	_fm_getReceivedSignalStrengthIndicator+0
0x4A2C	0xBA000D88  STA.S	_receivedSignalStrengthIndicator+0, R0
;Click_FM_FT90x.c, 101 :: 		channelFrequency_ = fm_getChannelFrequency( );
0x4A30	0x00340F3B  CALL	_fm_getChannelFrequency+0
0x4A34	0xBC000D8C  STA.L	_channelFrequency_+0, R0
;Click_FM_FT90x.c, 102 :: 		stationFrequency = fm_getChannel( );
0x4A38	0x00340F7E  CALL	_fm_getChannel+0
0x4A3C	0xBA000DC2  STA.S	_stationFrequency+0, R0
;Click_FM_FT90x.c, 104 :: 		WordToStr( receivedSignalStrengthIndicator, text );
0x4A40	0xC2000D88  LDA.S	R0, _receivedSignalStrengthIndicator+0
0x4A44	0x64100D90  LDK.L	R1, #_text+0
0x4A48	0x00340F1C  CALL	_WordToStr+0
;Click_FM_FT90x.c, 105 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4A4C	0x64000A0F  LDK.L	R0, #?lstr13_Click_FM_FT90x+0
0x4A50	0x64100002  LDK.L	R1, #2
0x4A54	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 106 :: 		mikrobus_logWrite( "   *     station found                      *  ", _LOG_LINE );
0x4A58	0x64000A3F  LDK.L	R0, #?lstr14_Click_FM_FT90x+0
0x4A5C	0x64100002  LDK.L	R1, #2
0x4A60	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 107 :: 		mikrobus_logWrite( "   *     rssi:", _LOG_TEXT );
0x4A64	0x64000A6F  LDK.L	R0, #?lstr15_Click_FM_FT90x+0
0x4A68	0x64100001  LDK.L	R1, #1
0x4A6C	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 108 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x4A70	0x64100001  LDK.L	R1, #1
0x4A74	0x64000D90  LDK.L	R0, #_text+0
0x4A78	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 109 :: 		mikrobus_logWrite( " dBuV", _LOG_LINE );
0x4A7C	0x64000A7E  LDK.L	R0, #?lstr16_Click_FM_FT90x+0
0x4A80	0x64100002  LDK.L	R1, #2
0x4A84	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 111 :: 		FloatToStr( channelFrequency_, text );
0x4A88	0xC4000D8C  LDA.L	R0, _channelFrequency_+0
0x4A8C	0x64100D90  LDK.L	R1, #_text+0
0x4A90	0x00340E48  CALL	_FloatToStr+0
;Click_FM_FT90x.c, 112 :: 		mikrobus_logWrite( "   *     channel frequency:", _LOG_TEXT );
0x4A94	0x64000A84  LDK.L	R0, #?lstr17_Click_FM_FT90x+0
0x4A98	0x64100001  LDK.L	R1, #1
0x4A9C	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 113 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x4AA0	0x64100001  LDK.L	R1, #1
0x4AA4	0x64000D90  LDK.L	R0, #_text+0
0x4AA8	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 114 :: 		mikrobus_logWrite( " MHz", _LOG_LINE );
0x4AAC	0x64000AA0  LDK.L	R0, #?lstr18_Click_FM_FT90x+0
0x4AB0	0x64100002  LDK.L	R1, #2
0x4AB4	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 115 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4AB8	0x64000AA5  LDK.L	R0, #?lstr19_Click_FM_FT90x+0
0x4ABC	0x64100002  LDK.L	R1, #2
0x4AC0	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 116 :: 		}
L_end_fm_caseSeek:
0x4AC4	0xA0000000  RETURN	
; end of _fm_caseSeek
_fm_seek:
;__fm_Driver.c, 734 :: 		void fm_seek( void )
0x35B4	0x95D00020  LINK	LR, #32
;__fm_Driver.c, 738 :: 		fm_readRegisters( regBuffer );
0x35B8	0x440FC000  ADD.L	R0, SP, #0
0x35BC	0x00341199  CALL	_fm_readRegisters+0
;__fm_Driver.c, 740 :: 		fm_setBits( regBuffer, _FM_POWER_CONFIGURATION, _FM_SEEK_MASK, _FM_SEEK_ENABLE );
0x35C0	0x440FC000  ADD.L	R0, SP, #0
0x35C4	0x64300100  LDK.L	R3, #256
0x35C8	0x6420FEFF  LDK.L	R2, #65279
0x35CC	0x64100000  LDK.L	R1, #0
0x35D0	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 742 :: 		fm_writeRegisters( regBuffer );
0x35D4	0x440FC000  ADD.L	R0, SP, #0
0x35D8	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 743 :: 		}
L_end_fm_seek:
0x35DC	0x99D00000  UNLINK	LR
0x35E0	0xA0000000  RETURN	
; end of _fm_seek
_fm_endSeek:
;__fm_Driver.c, 745 :: 		void fm_endSeek( void )
0x35E4	0x95D00020  LINK	LR, #32
;__fm_Driver.c, 749 :: 		fm_readRegisters( regBuffer );
0x35E8	0x440FC000  ADD.L	R0, SP, #0
0x35EC	0x00341199  CALL	_fm_readRegisters+0
;__fm_Driver.c, 751 :: 		fm_setBits( regBuffer, _FM_POWER_CONFIGURATION, _FM_SEEK_MASK, _FM_SEEK_DISABLE);
0x35F0	0x440FC000  ADD.L	R0, SP, #0
0x35F4	0x64300000  LDK.L	R3, #0
0x35F8	0x6420FEFF  LDK.L	R2, #65279
0x35FC	0x64100000  LDK.L	R1, #0
0x3600	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 753 :: 		fm_writeRegisters( regBuffer );
0x3604	0x440FC000  ADD.L	R0, SP, #0
0x3608	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 754 :: 		}
L_end_fm_endSeek:
0x360C	0x99D00000  UNLINK	LR
0x3610	0xA0000000  RETURN	
; end of _fm_endSeek
_fm_getReceivedSignalStrengthIndicator:
;__fm_Driver.c, 399 :: 		uint8_t fm_getReceivedSignalStrengthIndicator( void )
0x375C	0x95D00020  LINK	LR, #32
;__fm_Driver.c, 406 :: 		fm_readRegisters( regBuffer );
0x3760	0x440FC000  ADD.L	R0, SP, #0
0x3764	0x00341199  CALL	_fm_readRegisters+0
;__fm_Driver.c, 408 :: 		auxVariable = regBuffer[_FM_STATUS_RSSI];
0x3768	0x440FC000  ADD.L	R0, SP, #0
0x376C	0x44004100  ADD.L	R0, R0, #16
0x3770	0xAA000000  LDI.S	R0, R0, #0
;__fm_Driver.c, 410 :: 		auxVariable &= 0x00FF;
0x3774	0x44004FF4  AND.L	R0, R0, #255
;__fm_Driver.c, 414 :: 		return rssiValue;
0x3778	0x4400500D  BEXTU.L	R0, R0, #256
;__fm_Driver.c, 415 :: 		}
L_end_fm_getReceivedSignalStrengthIndicator:
0x377C	0x99D00000  UNLINK	LR
0x3780	0xA0000000  RETURN	
; end of _fm_getReceivedSignalStrengthIndicator
_fm_getChannelFrequency:
;__fm_Driver.c, 477 :: 		float fm_getChannelFrequency( void )
0x3CEC	0x95D00028  LINK	LR, #40
;__fm_Driver.c, 487 :: 		fm_readRegisters( regBuffer );
0x3CF0	0x440FC000  ADD.L	R0, SP, #0
0x3CF4	0x00341199  CALL	_fm_readRegisters+0
;__fm_Driver.c, 489 :: 		b = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x3CF8	0x440FC000  ADD.L	R0, SP, #0
0x3CFC	0x44104060  ADD.L	R1, R0, #6
0x3D00	0xAA108000  LDI.S	R1, R1, #0
;__fm_Driver.c, 490 :: 		b &= 0x00C0;
0x3D04	0x4410CC04  AND.L	R1, R1, #192
0x3D08	0x4410C00D  BEXTU.L	R1, R1, #0
;__fm_Driver.c, 491 :: 		b >>= 6;
0x3D0C	0x4410C069  LSHR.L	R1, R1, #6
0x3D10	0x4410C00D  BEXTU.L	R1, R1, #0
;__fm_Driver.c, 492 :: 		b &= 0x0003;
0x3D14	0x4420C034  AND.L	R2, R1, #3
; b start address is: 4 (R1)
0x3D18	0x4411400D  BEXTU.L	R1, R2, #0
;__fm_Driver.c, 494 :: 		s = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x3D1C	0x44004060  ADD.L	R0, R0, #6
0x3D20	0xAA000000  LDI.S	R0, R0, #0
;__fm_Driver.c, 495 :: 		s &= 0x0030;
0x3D24	0x44004304  AND.L	R0, R0, #48
0x3D28	0x4400400D  BEXTU.L	R0, R0, #0
;__fm_Driver.c, 496 :: 		s >>= 4;
0x3D2C	0x44004049  LSHR.L	R0, R0, #4
0x3D30	0x4400400D  BEXTU.L	R0, R0, #0
;__fm_Driver.c, 497 :: 		s &= 0x0003;
0x3D34	0x44004034  AND.L	R0, R0, #3
; s start address is: 0 (R0)
;__fm_Driver.c, 499 :: 		if (b == 0)
0x3D38	0x5BE14002  CMP.S	R2, #0
0x3D3C	0x00200F53  JMPC	R30, Z, #0, L_fm_getChannelFrequency24
; b end address is: 4 (R1)
;__fm_Driver.c, 501 :: 		band_ = 87.5;
0x3D40	0x6C100F79  LPM.L	R1, $+164
0x3D44	0xB5F08020  STI.L	SP, #32, R1
;__fm_Driver.c, 502 :: 		}
0x3D48	0x00300F5C  JMP	L_fm_getChannelFrequency25
L_fm_getChannelFrequency24:
;__fm_Driver.c, 503 :: 		else if (b == 1)
; b start address is: 4 (R1)
0x3D4C	0x5BE0C012  CMP.S	R1, #1
0x3D50	0x00200F58  JMPC	R30, Z, #0, L_fm_getChannelFrequency26
; b end address is: 4 (R1)
;__fm_Driver.c, 505 :: 		band_ = 76.0;
0x3D54	0x6C100F7A  LPM.L	R1, $+148
0x3D58	0xB5F08020  STI.L	SP, #32, R1
;__fm_Driver.c, 506 :: 		}
0x3D5C	0x00300F5C  JMP	L_fm_getChannelFrequency27
L_fm_getChannelFrequency26:
;__fm_Driver.c, 507 :: 		else if (b == 2)
; b start address is: 4 (R1)
0x3D60	0x5BE0C022  CMP.S	R1, #2
0x3D64	0x00200F5C  JMPC	R30, Z, #0, L_fm_getChannelFrequency28
; b end address is: 4 (R1)
;__fm_Driver.c, 509 :: 		band_ = 76.0;
0x3D68	0x6C100F7A  LPM.L	R1, $+128
0x3D6C	0xB5F08020  STI.L	SP, #32, R1
;__fm_Driver.c, 510 :: 		}
L_fm_getChannelFrequency28:
L_fm_getChannelFrequency27:
L_fm_getChannelFrequency25:
;__fm_Driver.c, 512 :: 		if (s == 0)
0x3D70	0x5BE04002  CMP.S	R0, #0
0x3D74	0x00200F61  JMPC	R30, Z, #0, L_fm_getChannelFrequency29
; s end address is: 0 (R0)
;__fm_Driver.c, 514 :: 		space_ = 0.2;
0x3D78	0x6C000F7B  LPM.L	R0, $+116
0x3D7C	0xB5F00024  STI.L	SP, #36, R0
;__fm_Driver.c, 515 :: 		}
0x3D80	0x00300F6A  JMP	L_fm_getChannelFrequency30
L_fm_getChannelFrequency29:
;__fm_Driver.c, 516 :: 		else if (s == 1)
; s start address is: 0 (R0)
0x3D84	0x5BE04012  CMP.S	R0, #1
0x3D88	0x00200F66  JMPC	R30, Z, #0, L_fm_getChannelFrequency31
; s end address is: 0 (R0)
;__fm_Driver.c, 518 :: 		space_ = 0.1;
0x3D8C	0x6C000F7C  LPM.L	R0, $+100
0x3D90	0xB5F00024  STI.L	SP, #36, R0
;__fm_Driver.c, 519 :: 		}
0x3D94	0x00300F6A  JMP	L_fm_getChannelFrequency32
L_fm_getChannelFrequency31:
;__fm_Driver.c, 520 :: 		else if (s == 2)
; s start address is: 0 (R0)
0x3D98	0x5BE04022  CMP.S	R0, #2
0x3D9C	0x00200F6A  JMPC	R30, Z, #0, L_fm_getChannelFrequency33
; s end address is: 0 (R0)
;__fm_Driver.c, 522 :: 		space_ = 0.05;
0x3DA0	0x6C000F7D  LPM.L	R0, $+84
0x3DA4	0xB5F00024  STI.L	SP, #36, R0
;__fm_Driver.c, 523 :: 		}
L_fm_getChannelFrequency33:
L_fm_getChannelFrequency32:
L_fm_getChannelFrequency30:
;__fm_Driver.c, 525 :: 		channel_ = regBuffer[_FM_READ_CHANNEL];
0x3DA8	0x440FC000  ADD.L	R0, SP, #0
0x3DAC	0x44004120  ADD.L	R0, R0, #18
0x3DB0	0xAA000000  LDI.S	R0, R0, #0
;__fm_Driver.c, 527 :: 		channel_ &= 0x03FF;
0x3DB4	0x641003FF  LDK.L	R1, #1023
0x3DB8	0x44400014  AND.L	R4, R0, R1
0x3DBC	0x4442400D  BEXTU.L	R4, R4, #0
;__fm_Driver.c, 529 :: 		channelFrequency_  = channel_ * space_;
0x3DC0	0x00340D29  CALL	__Unsigned16IntToFloat+0
0x3DC4	0x44404000  MOVE.L	R4, R0
0x3DC8	0xAC6F8024  LDI.L	R6, SP, #36
0x3DCC	0x00340C09  CALL	__Mul_FP+0
;__fm_Driver.c, 530 :: 		channelFrequency_ += band_;
0x3DD0	0x44404000  MOVE.L	R4, R0
0x3DD4	0xAC6F8020  LDI.L	R6, SP, #32
0x3DD8	0x00340B37  CALL	__Add_FP+0
;__fm_Driver.c, 532 :: 		return channelFrequency_;
;__fm_Driver.c, 533 :: 		}
L_end_fm_getChannelFrequency:
0x3DDC	0x99D00000  UNLINK	LR
0x3DE0	0xA0000000  RETURN	
0x3DE4	0x42AF0000  	#1118765056
0x3DE8	0x42980000  	#1117257728
0x3DEC	0x3E4CCCCD  	#1045220557
0x3DF0	0x3DCCCCCD  	#1036831949
0x3DF4	0x3D4CCCCD  	#1028443341
; end of _fm_getChannelFrequency
__Unsigned16IntToFloat:
;__Lib_MathDouble.c, 645 :: 		
;__Lib_MathDouble.c, 648 :: 		
0x34A4	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 650 :: 		
0x34A8	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 651 :: 		
0x34AC	0x01280D33  JMPC	R30, GTE, #1, label_signed
;__Lib_MathDouble.c, 653 :: 		
0x34B0	0x003406E7  CALL	__SignedIntegralToFLoat+0
;__Lib_MathDouble.c, 654 :: 		
0x34B4	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 656 :: 		
0x34B8	0x44410005  OR.L	R4, R2, R0
;__Lib_MathDouble.c, 658 :: 		
0x34BC	0x64504780  LDK.L	R5, #18304
;__Lib_MathDouble.c, 659 :: 		
0x34C0	0x4452C108  ASHL.L	R5, R5, #16
;__Lib_MathDouble.c, 661 :: 		
0x34C4	0x0034070C  CALL	__Lib_MathDouble__UnsignedIntegralToFloat+0
;__Lib_MathDouble.c, 662 :: 		
0x34C8	0x00300D35  JMP	label_end
;__Lib_MathDouble.c, 664 :: 		
label_signed:
;__Lib_MathDouble.c, 666 :: 		
0x34CC	0x003406E7  CALL	__SignedIntegralToFLoat+0
;__Lib_MathDouble.c, 667 :: 		
0x34D0	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 670 :: 		
label_end:
;__Lib_MathDouble.c, 672 :: 		
0x34D4	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 674 :: 		
L_end__Unsigned16IntToFloat:
0x34D8	0xA0000000  RETURN	
; end of __Unsigned16IntToFloat
__SignedIntegralToFLoat:
;__Lib_MathDouble.c, 166 :: 		
;__Lib_MathDouble.c, 169 :: 		
0x1B9C	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 171 :: 		
0x1BA0	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 172 :: 		
0x1BA4	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 174 :: 		
0x1BA8	0x44620034  AND.L	R6, R4, R3
;__Lib_MathDouble.c, 176 :: 		
0x1BAC	0x5DE20002  CMP.L	R4, R0
;__Lib_MathDouble.c, 177 :: 		
0x1BB0	0x00280709  JMPC	R30, Z, #1, label_end
;__Lib_MathDouble.c, 179 :: 		
0x1BB4	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 180 :: 		
0x1BB8	0x012806F0  JMPC	R30, GTE, #1, label1
;__Lib_MathDouble.c, 182 :: 		
0x1BBC	0x44400042  SUB.L	R4, R0, R4
;__Lib_MathDouble.c, 184 :: 		
label1:
;__Lib_MathDouble.c, 186 :: 		
0x1BC0	0x445049E0  ADD.L	R5, R0, #158
;__Lib_MathDouble.c, 189 :: 		
0x1BC4	0x64700020  LDK.L	R7, #32
;__Lib_MathDouble.c, 190 :: 		
0x1BC8	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 191 :: 		
0x1BCC	0x002806FA  JMPC	R30, Z, #1, label_2
;__Lib_MathDouble.c, 193 :: 		
0x1BD0	0x647FFFFF  LDK.L	R7, #-1
;__Lib_MathDouble.c, 194 :: 		
0x1BD4	0x44824000  MOVE.L	R8, R4
;__Lib_MathDouble.c, 196 :: 		
label_1:
;__Lib_MathDouble.c, 197 :: 		
0x1BD8	0x4473C010  ADD.L	R7, R7, #1
;__Lib_MathDouble.c, 199 :: 		
0x1BDC	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 200 :: 		
0x1BE0	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 201 :: 		
0x1BE4	0x00E006F6  JMPC	R30, S, #0, label_1
;__Lib_MathDouble.c, 202 :: 		
label_2:
;__Lib_MathDouble.c, 204 :: 		
0x1BE8	0x44528072  SUB.L	R5, R5, R7
;__Lib_MathDouble.c, 205 :: 		
0x1BEC	0x44420078  ASHL.L	R4, R4, R7
;__Lib_MathDouble.c, 206 :: 		
0x1BF0	0x44424800  ADD.L	R4, R4, #128
;__Lib_MathDouble.c, 208 :: 		
0x1BF4	0x5DE24802  CMP.L	R4, #128
;__Lib_MathDouble.c, 209 :: 		
0x1BF8	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 210 :: 		
0x1BFC	0x00600701  JMPC	R30, C, #0, label_3
;__Lib_MathDouble.c, 211 :: 		
0x1C00	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 212 :: 		
label_3:
;__Lib_MathDouble.c, 214 :: 		
0x1C04	0x44528080  ADD.L	R5, R5, R8
;__Lib_MathDouble.c, 215 :: 		
0x1C08	0x4482408A  ASHR.L	R8, R4, #8
;__Lib_MathDouble.c, 216 :: 		
0x1C0C	0x44844014  AND.L	R8, R8, #1
;__Lib_MathDouble.c, 217 :: 		
0x1C10	0x44420082  SUB.L	R4, R4, R8
;__Lib_MathDouble.c, 218 :: 		
0x1C14	0x44424018  ASHL.L	R4, R4, #1
;__Lib_MathDouble.c, 219 :: 		
0x1C18	0x44424099  LSHR.L	R4, R4, #9
;__Lib_MathDouble.c, 220 :: 		
0x1C1C	0x4482C178  ASHL.L	R8, R5, #23
;__Lib_MathDouble.c, 221 :: 		
0x1C20	0x44420085  OR.L	R4, R4, R8
;__Lib_MathDouble.c, 223 :: 		
label_end:
;__Lib_MathDouble.c, 225 :: 		
0x1C24	0x44220065  OR.L	R2, R4, R6
;__Lib_MathDouble.c, 227 :: 		
0x1C28	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 230 :: 		
L_end__SignedIntegralToFLoat:
0x1C2C	0xA0000000  RETURN	
; end of __SignedIntegralToFLoat
__Lib_MathDouble__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 236 :: 		
;__Lib_MathDouble.c, 239 :: 		
0x1C30	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 241 :: 		
0x1C34	0x44924179  LSHR.L	R9, R4, #23
;__Lib_MathDouble.c, 242 :: 		
0x1C38	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 243 :: 		
0x1C3C	0x44B2C179  LSHR.L	R11, R5, #23
;__Lib_MathDouble.c, 244 :: 		
0x1C40	0x44B5CFF4  AND.L	R11, R11, #255
;__Lib_MathDouble.c, 246 :: 		
0x1C44	0x64708000  LDK.L	R7, #32768
;__Lib_MathDouble.c, 247 :: 		
0x1C48	0x4473C108  ASHL.L	R7, R7, #16
;__Lib_MathDouble.c, 249 :: 		
0x1C4C	0x44824088  ASHL.L	R8, R4, #8
;__Lib_MathDouble.c, 250 :: 		
0x1C50	0x44840075  OR.L	R8, R8, R7
;__Lib_MathDouble.c, 251 :: 		
0x1C54	0x44A2C088  ASHL.L	R10, R5, #8
;__Lib_MathDouble.c, 252 :: 		
0x1C58	0x44A50075  OR.L	R10, R10, R7
;__Lib_MathDouble.c, 253 :: 		
0x1C5C	0x44D4FFF0  ADD.L	R13, R9, #-1
;__Lib_MathDouble.c, 255 :: 		
0x1C60	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 256 :: 		
0x1C64	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 257 :: 		
0x1C68	0x0060071C  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 258 :: 		
0x1C6C	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 259 :: 		
label_1:
;__Lib_MathDouble.c, 261 :: 		
0x1C70	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 262 :: 		
0x1C74	0x0028079D  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 264 :: 		
label18:
;__Lib_MathDouble.c, 266 :: 		
0x1C78	0x44D5FFF0  ADD.L	R13, R11, #-1
;__Lib_MathDouble.c, 268 :: 		
0x1C7C	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 269 :: 		
0x1C80	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 270 :: 		
0x1C84	0x00600723  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 271 :: 		
0x1C88	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 272 :: 		
label_2:
;__Lib_MathDouble.c, 274 :: 		
0x1C8C	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 275 :: 		
0x1C90	0x002807BF  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 277 :: 		
label23:
;__Lib_MathDouble.c, 279 :: 		
0x1C94	0x44C480B2  SUB.L	R12, R9, R11
;__Lib_MathDouble.c, 281 :: 		
0x1C98	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 282 :: 		
0x1C9C	0x00E80737  JMPC	R30, S, #1, label3
;__Lib_MathDouble.c, 284 :: 		
0x1CA0	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 285 :: 		
0x1CA4	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 286 :: 		
0x1CA8	0x0128072C  JMPC	R30, GTE, #1, label_3
;__Lib_MathDouble.c, 287 :: 		
0x1CAC	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 288 :: 		
label_3:
;__Lib_MathDouble.c, 290 :: 		
0x1CB0	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 291 :: 		
0x1CB4	0x00200730  JMPC	R30, Z, #0, label4
;__Lib_MathDouble.c, 293 :: 		
0x1CB8	0x00300747  JMP	label5
;__Lib_MathDouble.c, 294 :: 		
0x1CBC	0x44A04020  ADD.L	R10, R0, #2
;__Lib_MathDouble.c, 296 :: 		
label4:
;__Lib_MathDouble.c, 298 :: 		
0x1CC0	0x446000A5  OR.L	R6, R0, R10
;__Lib_MathDouble.c, 299 :: 		
0x1CC4	0x44A500C9  LSHR.L	R10, R10, R12
;__Lib_MathDouble.c, 300 :: 		
0x1CC8	0x44D500C8  ASHL.L	R13, R10, R12
;__Lib_MathDouble.c, 302 :: 		
0x1CCC	0x5DE68062  CMP.L	R13, R6
;__Lib_MathDouble.c, 303 :: 		
0x1CD0	0x00280747  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 305 :: 		
0x1CD4	0x44A54025  OR.L	R10, R10, #2
;__Lib_MathDouble.c, 306 :: 		
0x1CD8	0x00300747  JMP	label5
;__Lib_MathDouble.c, 308 :: 		
label3:
;__Lib_MathDouble.c, 310 :: 		
0x1CDC	0x449000B5  OR.L	R9, R0, R11
;__Lib_MathDouble.c, 311 :: 		
0x1CE0	0x44C000C2  SUB.L	R12, R0, R12
;__Lib_MathDouble.c, 313 :: 		
0x1CE4	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 314 :: 		
0x1CE8	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 315 :: 		
0x1CEC	0x0128073D  JMPC	R30, GTE, #1, label_4
;__Lib_MathDouble.c, 316 :: 		
0x1CF0	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 317 :: 		
label_4:
;__Lib_MathDouble.c, 319 :: 		
0x1CF4	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 320 :: 		
0x1CF8	0x00200741  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 322 :: 		
0x1CFC	0x44804020  ADD.L	R8, R0, #2
;__Lib_MathDouble.c, 323 :: 		
0x1D00	0x00300747  JMP	label5
;__Lib_MathDouble.c, 325 :: 		
label6:
;__Lib_MathDouble.c, 327 :: 		
0x1D04	0x44600085  OR.L	R6, R0, R8
;__Lib_MathDouble.c, 328 :: 		
0x1D08	0x448400C9  LSHR.L	R8, R8, R12
;__Lib_MathDouble.c, 329 :: 		
0x1D0C	0x44D400C8  ASHL.L	R13, R8, R12
;__Lib_MathDouble.c, 331 :: 		
0x1D10	0x5DE68062  CMP.L	R13, R6
;__Lib_MathDouble.c, 332 :: 		
0x1D14	0x00280747  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 334 :: 		
0x1D18	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 336 :: 		
label5:
;__Lib_MathDouble.c, 338 :: 		
0x1D1C	0x44C20074  AND.L	R12, R4, R7
;__Lib_MathDouble.c, 339 :: 		
0x1D20	0x44D60056  XOR.L	R13, R12, R5
;__Lib_MathDouble.c, 341 :: 		
0x1D24	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 342 :: 		
0x1D28	0x00E8075D  JMPC	R30, S, #1, label7
;__Lib_MathDouble.c, 344 :: 		
0x1D2C	0x448400A0  ADD.L	R8, R8, R10
;__Lib_MathDouble.c, 346 :: 		
0x1D30	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 347 :: 		
0x1D34	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 348 :: 		
0x1D38	0x00600750  JMPC	R30, C, #0, label_5
;__Lib_MathDouble.c, 349 :: 		
0x1D3C	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 350 :: 		
label_5:
;__Lib_MathDouble.c, 352 :: 		
0x1D40	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 353 :: 		
0x1D44	0x00280774  JMPC	R30, Z, #1, label8
;__Lib_MathDouble.c, 355 :: 		
0x1D48	0x44D44014  AND.L	R13, R8, #1
;__Lib_MathDouble.c, 357 :: 		
0x1D4C	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 358 :: 		
0x1D50	0x00280756  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 360 :: 		
0x1D54	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 362 :: 		
label9:
;__Lib_MathDouble.c, 364 :: 		
0x1D58	0x44844019  LSHR.L	R8, R8, #1
;__Lib_MathDouble.c, 365 :: 		
0x1D5C	0x4494C010  ADD.L	R9, R9, #1
;__Lib_MathDouble.c, 366 :: 		
0x1D60	0x44304FF0  ADD.L	R3, R0, #255
;__Lib_MathDouble.c, 368 :: 		
0x1D64	0x5DE48032  CMP.L	R9, R3
;__Lib_MathDouble.c, 369 :: 		
0x1D68	0x00200774  JMPC	R30, Z, #0, label8
;__Lib_MathDouble.c, 371 :: 		
0x1D6C	0x44804000  ADD.L	R8, R0, #0
;__Lib_MathDouble.c, 372 :: 		
0x1D70	0x00300774  JMP	label8
;__Lib_MathDouble.c, 374 :: 		
label7:
;__Lib_MathDouble.c, 376 :: 		
0x1D74	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 377 :: 		
0x1D78	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 378 :: 		
0x1D7C	0x00600761  JMPC	R30, C, #0, label_6
;__Lib_MathDouble.c, 379 :: 		
0x1D80	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 380 :: 		
label_6:
;__Lib_MathDouble.c, 382 :: 		
0x1D84	0x448400A2  SUB.L	R8, R8, R10
;__Lib_MathDouble.c, 384 :: 		
0x1D88	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 385 :: 		
0x1D8C	0x00280767  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 387 :: 		
0x1D90	0x44800082  SUB.L	R8, R0, R8
;__Lib_MathDouble.c, 388 :: 		
0x1D94	0x44C60076  XOR.L	R12, R12, R7
;__Lib_MathDouble.c, 390 :: 		
0x1D98	0x00300769  JMP	label11
;__Lib_MathDouble.c, 392 :: 		
label10:
;__Lib_MathDouble.c, 394 :: 		
0x1D9C	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 395 :: 		
0x1DA0	0x002807D7  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 397 :: 		
label11:
;__Lib_MathDouble.c, 400 :: 		
0x1DA4	0x64600020  LDK.L	R6, #32
;__Lib_MathDouble.c, 401 :: 		
0x1DA8	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 402 :: 		
0x1DAC	0x00280772  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 404 :: 		
0x1DB0	0x646FFFFF  LDK.L	R6, #-1
;__Lib_MathDouble.c, 405 :: 		
0x1DB4	0x44944000  MOVE.L	R9, R8
;__Lib_MathDouble.c, 407 :: 		
label_7:
;__Lib_MathDouble.c, 408 :: 		
0x1DB8	0x44634010  ADD.L	R6, R6, #1
;__Lib_MathDouble.c, 410 :: 		
0x1DBC	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 411 :: 		
0x1DC0	0x4494C018  ASHL.L	R9, R9, #1
;__Lib_MathDouble.c, 412 :: 		
0x1DC4	0x00E0076E  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 413 :: 		
label_8:
;__Lib_MathDouble.c, 415 :: 		
0x1DC8	0x44948062  SUB.L	R9, R9, R6
;__Lib_MathDouble.c, 416 :: 		
0x1DCC	0x44840068  ASHL.L	R8, R8, R6
;__Lib_MathDouble.c, 418 :: 		
label8:
;__Lib_MathDouble.c, 420 :: 		
0x1DD0	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 421 :: 		
0x1DD4	0x01600785  JMPC	R30, GT, #0, label13
;__Lib_MathDouble.c, 423 :: 		
label15:
;__Lib_MathDouble.c, 425 :: 		
0x1DD8	0x44844800  ADD.L	R8, R8, #128
;__Lib_MathDouble.c, 427 :: 		
0x1DDC	0x5DE44802  CMP.L	R8, #128
;__Lib_MathDouble.c, 428 :: 		
0x1DE0	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 429 :: 		
0x1DE4	0x0060077B  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 430 :: 		
0x1DE8	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 431 :: 		
label_9:
;__Lib_MathDouble.c, 433 :: 		
0x1DEC	0x449480D0  ADD.L	R9, R9, R13
;__Lib_MathDouble.c, 434 :: 		
0x1DF0	0x44D44089  LSHR.L	R13, R8, #8
;__Lib_MathDouble.c, 435 :: 		
0x1DF4	0x44D6C014  AND.L	R13, R13, #1
;__Lib_MathDouble.c, 436 :: 		
0x1DF8	0x448400D2  SUB.L	R8, R8, R13
;__Lib_MathDouble.c, 437 :: 		
0x1DFC	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 438 :: 		
0x1E00	0x44844099  LSHR.L	R8, R8, #9
;__Lib_MathDouble.c, 439 :: 		
0x1E04	0x44D4C178  ASHL.L	R13, R9, #23
;__Lib_MathDouble.c, 440 :: 		
0x1E08	0x448400D5  OR.L	R8, R8, R13
;__Lib_MathDouble.c, 441 :: 		
0x1E0C	0x442400C5  OR.L	R2, R8, R12
;__Lib_MathDouble.c, 442 :: 		
0x1E10	0x003007DB  JMP	label_end
;__Lib_MathDouble.c, 444 :: 		
label13:
;__Lib_MathDouble.c, 446 :: 		
0x1E14	0x44604010  ADD.L	R6, R0, #1
;__Lib_MathDouble.c, 447 :: 		
0x1E18	0x44630092  SUB.L	R6, R6, R9
;__Lib_MathDouble.c, 449 :: 		
0x1E1C	0x5DE34202  CMP.L	R6, #32
;__Lib_MathDouble.c, 450 :: 		
0x1E20	0x64300000  LDK.L	R3, #0
;__Lib_MathDouble.c, 451 :: 		
0x1E24	0x0060078B  JMPC	R30, C, #0, label_10
;__Lib_MathDouble.c, 452 :: 		
0x1E28	0x64300001  LDK.L	R3, #1
;__Lib_MathDouble.c, 453 :: 		
label_10:
;__Lib_MathDouble.c, 455 :: 		
0x1E2C	0x5DE18002  CMP.L	R3, R0
;__Lib_MathDouble.c, 456 :: 		
0x1E30	0x002807D7  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 458 :: 		
0x1E34	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 459 :: 		
0x1E38	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 461 :: 		
0x1E3C	0x44840035  OR.L	R8, R8, R3
;__Lib_MathDouble.c, 462 :: 		
0x1E40	0x44D04200  ADD.L	R13, R0, #32
;__Lib_MathDouble.c, 463 :: 		
0x1E44	0x44D68062  SUB.L	R13, R13, R6
;__Lib_MathDouble.c, 464 :: 		
0x1E48	0x449400D8  ASHL.L	R9, R8, R13
;__Lib_MathDouble.c, 465 :: 		
0x1E4C	0x44840069  LSHR.L	R8, R8, R6
;__Lib_MathDouble.c, 467 :: 		
0x1E50	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 468 :: 		
0x1E54	0x00280797  JMPC	R30, Z, #1, label14
;__Lib_MathDouble.c, 470 :: 		
0x1E58	0x44844015  OR.L	R8, R8, #1
;__Lib_MathDouble.c, 472 :: 		
label14:
;__Lib_MathDouble.c, 474 :: 		
0x1E5C	0x44904000  ADD.L	R9, R0, #0
;__Lib_MathDouble.c, 475 :: 		
0x1E60	0x44D44800  ADD.L	R13, R8, #128
;__Lib_MathDouble.c, 477 :: 		
0x1E64	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 478 :: 		
0x1E68	0x01280776  JMPC	R30, GTE, #1, label15
;__Lib_MathDouble.c, 480 :: 		
0x1E6C	0x44904010  ADD.L	R9, R0, #1
;__Lib_MathDouble.c, 481 :: 		
0x1E70	0x00300776  JMP	label15
;__Lib_MathDouble.c, 483 :: 		
label1:
;__Lib_MathDouble.c, 485 :: 		
0x1E74	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 486 :: 		
0x1E78	0x002007B5  JMPC	R30, Z, #0, label16
;__Lib_MathDouble.c, 488 :: 		
0x1E7C	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 490 :: 		
0x1E80	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 491 :: 		
0x1E84	0x002807AE  JMPC	R30, Z, #1, label17
;__Lib_MathDouble.c, 494 :: 		
0x1E88	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 495 :: 		
0x1E8C	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 496 :: 		
0x1E90	0x002807AB  JMPC	R30, Z, #1, label_12
;__Lib_MathDouble.c, 497 :: 		
0x1E94	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 498 :: 		
0x1E98	0x44944000  MOVE.L	R9, R8
;__Lib_MathDouble.c, 499 :: 		
label_11:
;__Lib_MathDouble.c, 500 :: 		
0x1E9C	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 501 :: 		
0x1EA0	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 502 :: 		
0x1EA4	0x4494C018  ASHL.L	R9, R9, #1
;__Lib_MathDouble.c, 503 :: 		
0x1EA8	0x00E007A7  JMPC	R30, S, #0, label_11
;__Lib_MathDouble.c, 504 :: 		
label_12:
;__Lib_MathDouble.c, 506 :: 		
0x1EAC	0x449480C2  SUB.L	R9, R9, R12
;__Lib_MathDouble.c, 507 :: 		
0x1EB0	0x448400C8  ASHL.L	R8, R8, R12
;__Lib_MathDouble.c, 508 :: 		
0x1EB4	0x0030071E  JMP	label18
;__Lib_MathDouble.c, 510 :: 		
label17:
;__Lib_MathDouble.c, 512 :: 		
0x1EB8	0x44304FF0  ADD.L	R3, R0, #255
;__Lib_MathDouble.c, 514 :: 		
0x1EBC	0x5DE58032  CMP.L	R11, R3
;__Lib_MathDouble.c, 515 :: 		
0x1EC0	0x002807BF  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 517 :: 		
0x1EC4	0x64308000  LDK.L	R3, #32768
;__Lib_MathDouble.c, 518 :: 		
0x1EC8	0x4431C108  ASHL.L	R3, R3, #16
;__Lib_MathDouble.c, 520 :: 		
0x1ECC	0x5DE28032  CMP.L	R5, R3
;__Lib_MathDouble.c, 521 :: 		
0x1ED0	0x002007D3  JMPC	R30, Z, #0, label19
;__Lib_MathDouble.c, 523 :: 		
label16:
;__Lib_MathDouble.c, 525 :: 		
0x1ED4	0x44D40080  ADD.L	R13, R8, R8
;__Lib_MathDouble.c, 527 :: 		
0x1ED8	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 528 :: 		
0x1EDC	0x002007D9  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 530 :: 		
0x1EE0	0x44304FF0  ADD.L	R3, R0, #255
;__Lib_MathDouble.c, 532 :: 		
0x1EE4	0x5DE58032  CMP.L	R11, R3
;__Lib_MathDouble.c, 533 :: 		
0x1EE8	0x002007D5  JMPC	R30, Z, #0, label21
;__Lib_MathDouble.c, 535 :: 		
0x1EEC	0x44D20056  XOR.L	R13, R4, R5
;__Lib_MathDouble.c, 537 :: 		
0x1EF0	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 538 :: 		
0x1EF4	0x00E807D9  JMPC	R30, S, #1, label20
;__Lib_MathDouble.c, 540 :: 		
0x1EF8	0x003007D3  JMP	label19
;__Lib_MathDouble.c, 542 :: 		
label2:
;__Lib_MathDouble.c, 544 :: 		
0x1EFC	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 545 :: 		
0x1F00	0x002007D0  JMPC	R30, Z, #0, label22
;__Lib_MathDouble.c, 547 :: 		
0x1F04	0x44A500A0  ADD.L	R10, R10, R10
;__Lib_MathDouble.c, 549 :: 		
0x1F08	0x5DE50002  CMP.L	R10, R0
;__Lib_MathDouble.c, 550 :: 		
0x1F0C	0x002807D5  JMPC	R30, Z, #1, label21
;__Lib_MathDouble.c, 553 :: 		
0x1F10	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 554 :: 		
0x1F14	0x5DE54002  CMP.L	R10, #0
;__Lib_MathDouble.c, 555 :: 		
0x1F18	0x002807CD  JMPC	R30, Z, #1, label_14
;__Lib_MathDouble.c, 557 :: 		
0x1F1C	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 558 :: 		
0x1F20	0x44954000  MOVE.L	R9, R10
;__Lib_MathDouble.c, 560 :: 		
label_13:
;__Lib_MathDouble.c, 561 :: 		
0x1F24	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 563 :: 		
0x1F28	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 564 :: 		
0x1F2C	0x4494C018  ASHL.L	R9, R9, #1
;__Lib_MathDouble.c, 565 :: 		
0x1F30	0x00E007C9  JMPC	R30, S, #0, label_13
;__Lib_MathDouble.c, 566 :: 		
label_14:
;__Lib_MathDouble.c, 568 :: 		
0x1F34	0x44B580C2  SUB.L	R11, R11, R12
;__Lib_MathDouble.c, 569 :: 		
0x1F38	0x44A500C8  ASHL.L	R10, R10, R12
;__Lib_MathDouble.c, 570 :: 		
0x1F3C	0x00300725  JMP	label23
;__Lib_MathDouble.c, 572 :: 		
label22:
;__Lib_MathDouble.c, 574 :: 		
0x1F40	0x44D500A0  ADD.L	R13, R10, R10
;__Lib_MathDouble.c, 576 :: 		
0x1F44	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 577 :: 		
0x1F48	0x002007D9  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 579 :: 		
label19:
;__Lib_MathDouble.c, 581 :: 		
0x1F4C	0x44200055  OR.L	R2, R0, R5
;__Lib_MathDouble.c, 582 :: 		
0x1F50	0x003007DB  JMP	label_end
;__Lib_MathDouble.c, 584 :: 		
label21:
;__Lib_MathDouble.c, 586 :: 		
0x1F54	0x44200045  OR.L	R2, R0, R4
;__Lib_MathDouble.c, 587 :: 		
0x1F58	0x003007DB  JMP	label_end
;__Lib_MathDouble.c, 589 :: 		
label12:
;__Lib_MathDouble.c, 591 :: 		
0x1F5C	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 592 :: 		
0x1F60	0x003007DB  JMP	label_end
;__Lib_MathDouble.c, 594 :: 		
label20:
;__Lib_MathDouble.c, 596 :: 		
0x1F64	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 597 :: 		
0x1F68	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 599 :: 		
label_end:
;__Lib_MathDouble.c, 602 :: 		
L_end__UnsignedIntegralToFloat:
0x1F6C	0xA0000000  RETURN	
; end of __Lib_MathDouble__UnsignedIntegralToFloat
__Mul_FP:
;__Lib_MathDouble.c, 1116 :: 		
;__Lib_MathDouble.c, 1119 :: 		
0x3024	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 1121 :: 		
0x3028	0x44724179  LSHR.L	R7, R4, #23
;__Lib_MathDouble.c, 1122 :: 		
0x302C	0x4473CFF4  AND.L	R7, R7, #255
;__Lib_MathDouble.c, 1123 :: 		
0x3030	0x44934179  LSHR.L	R9, R6, #23
;__Lib_MathDouble.c, 1124 :: 		
0x3034	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 1126 :: 		
0x3038	0x64A08000  LDK.L	R10, #32768
;__Lib_MathDouble.c, 1127 :: 		
0x303C	0x44A54108  ASHL.L	R10, R10, #16
;__Lib_MathDouble.c, 1129 :: 		
0x3040	0x44524088  ASHL.L	R5, R4, #8
;__Lib_MathDouble.c, 1130 :: 		
0x3044	0x445280A5  OR.L	R5, R5, R10
;__Lib_MathDouble.c, 1131 :: 		
0x3048	0x44834088  ASHL.L	R8, R6, #8
;__Lib_MathDouble.c, 1132 :: 		
0x304C	0x448400A5  OR.L	R8, R8, R10
;__Lib_MathDouble.c, 1133 :: 		
0x3050	0x44C20066  XOR.L	R12, R4, R6
;__Lib_MathDouble.c, 1134 :: 		
0x3054	0x44A500C4  AND.L	R10, R10, R12
;__Lib_MathDouble.c, 1135 :: 		
0x3058	0x44C3FFF0  ADD.L	R12, R7, #-1
;__Lib_MathDouble.c, 1137 :: 		
0x305C	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1138 :: 		
0x3060	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1139 :: 		
0x3064	0x00600C1B  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 1140 :: 		
0x3068	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1141 :: 		
label_1:
;__Lib_MathDouble.c, 1143 :: 		
0x306C	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1144 :: 		
0x3070	0x00280C47  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 1146 :: 		
label8:
;__Lib_MathDouble.c, 1148 :: 		
0x3074	0x44C4FFF0  ADD.L	R12, R9, #-1
;__Lib_MathDouble.c, 1150 :: 		
0x3078	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1151 :: 		
0x307C	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1152 :: 		
0x3080	0x00600C22  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 1153 :: 		
0x3084	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1154 :: 		
label_2:
;__Lib_MathDouble.c, 1156 :: 		
0x3088	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1157 :: 		
0x308C	0x00280C67  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 1159 :: 		
label14:
;__Lib_MathDouble.c, 1164 :: 		
0x3090	0xF5928088  MUL.L	R25, R5, R8
;__Lib_MathDouble.c, 1165 :: 		
0x3094	0xF5C28089  MULUH.L	R28, R5, R8
;__Lib_MathDouble.c, 1166 :: 		
0x3098	0x44BCC000  MOVE.L	R11, R25
;__Lib_MathDouble.c, 1167 :: 		
0x309C	0x445E4000  MOVE.L	R5, R28
;__Lib_MathDouble.c, 1169 :: 		
0x30A0	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 1170 :: 		
0x30A4	0x00280C2B  JMPC	R30, Z, #1, label3
;__Lib_MathDouble.c, 1172 :: 		
0x30A8	0x4452C015  OR.L	R5, R5, #1
;__Lib_MathDouble.c, 1174 :: 		
label3:
;__Lib_MathDouble.c, 1176 :: 		
0x30AC	0x5DE2C002  CMP.L	R5, #0
;__Lib_MathDouble.c, 1177 :: 		
0x30B0	0x00E80C2F  JMPC	R30, S, #1, label4
;__Lib_MathDouble.c, 1179 :: 		
0x30B4	0x4452C018  ASHL.L	R5, R5, #1
;__Lib_MathDouble.c, 1180 :: 		
0x30B8	0x4473FFF0  ADD.L	R7, R7, #-1
;__Lib_MathDouble.c, 1182 :: 		
label4:
;__Lib_MathDouble.c, 1184 :: 		
0x30BC	0x44C4F820  ADD.L	R12, R9, #-126
;__Lib_MathDouble.c, 1185 :: 		
0x30C0	0x447380C0  ADD.L	R7, R7, R12
;__Lib_MathDouble.c, 1186 :: 		
0x30C4	0x44C3FFF0  ADD.L	R12, R7, #-1
;__Lib_MathDouble.c, 1188 :: 		
0x30C8	0x5DE64FE2  CMP.L	R12, #254
;__Lib_MathDouble.c, 1189 :: 		
0x30CC	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1190 :: 		
0x30D0	0x00600C36  JMPC	R30, C, #0, label_3
;__Lib_MathDouble.c, 1191 :: 		
0x30D4	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1192 :: 		
label_3:
;__Lib_MathDouble.c, 1194 :: 		
0x30D8	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1195 :: 		
0x30DC	0x00280C84  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 1197 :: 		
label17:
;__Lib_MathDouble.c, 1199 :: 		
0x30E0	0x4452C800  ADD.L	R5, R5, #128
;__Lib_MathDouble.c, 1201 :: 		
0x30E4	0x5DE2C802  CMP.L	R5, #128
;__Lib_MathDouble.c, 1202 :: 		
0x30E8	0x64C00000  LDK.L	R12, #0
;__Lib_MathDouble.c, 1203 :: 		
0x30EC	0x00600C3D  JMPC	R30, C, #0, label_4
;__Lib_MathDouble.c, 1204 :: 		
0x30F0	0x64C00001  LDK.L	R12, #1
;__Lib_MathDouble.c, 1205 :: 		
label_4:
;__Lib_MathDouble.c, 1207 :: 		
0x30F4	0x447380C0  ADD.L	R7, R7, R12
;__Lib_MathDouble.c, 1208 :: 		
0x30F8	0x44C2C089  LSHR.L	R12, R5, #8
;__Lib_MathDouble.c, 1209 :: 		
0x30FC	0x44C64014  AND.L	R12, R12, #1
;__Lib_MathDouble.c, 1210 :: 		
0x3100	0x445280C2  SUB.L	R5, R5, R12
;__Lib_MathDouble.c, 1211 :: 		
0x3104	0x4452C018  ASHL.L	R5, R5, #1
;__Lib_MathDouble.c, 1212 :: 		
0x3108	0x4452C099  LSHR.L	R5, R5, #9
;__Lib_MathDouble.c, 1213 :: 		
0x310C	0x44C3C178  ASHL.L	R12, R7, #23
;__Lib_MathDouble.c, 1214 :: 		
0x3110	0x445280C5  OR.L	R5, R5, R12
;__Lib_MathDouble.c, 1215 :: 		
0x3114	0x442280A5  OR.L	R2, R5, R10
;__Lib_MathDouble.c, 1217 :: 		
label15:
;__Lib_MathDouble.c, 1219 :: 		
0x3118	0x00300C9B  JMP	label_end
;__Lib_MathDouble.c, 1221 :: 		
label1:
;__Lib_MathDouble.c, 1223 :: 		
0x311C	0x5DE38002  CMP.L	R7, R0
;__Lib_MathDouble.c, 1224 :: 		
0x3120	0x00200C5C  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 1226 :: 		
0x3124	0x44528050  ADD.L	R5, R5, R5
;__Lib_MathDouble.c, 1228 :: 		
0x3128	0x5DE28002  CMP.L	R5, R0
;__Lib_MathDouble.c, 1229 :: 		
0x312C	0x00280C58  JMPC	R30, Z, #1, label7
;__Lib_MathDouble.c, 1232 :: 		
0x3130	0x64B00020  LDK.L	R11, #32
;__Lib_MathDouble.c, 1233 :: 		
0x3134	0x5DE2C002  CMP.L	R5, #0
;__Lib_MathDouble.c, 1234 :: 		
0x3138	0x00280C55  JMPC	R30, Z, #1, label_6
;__Lib_MathDouble.c, 1236 :: 		
0x313C	0x64BFFFFF  LDK.L	R11, #-1
;__Lib_MathDouble.c, 1237 :: 		
0x3140	0x4592C000  MOVE.L	R25, R5
;__Lib_MathDouble.c, 1239 :: 		
label_5:
;__Lib_MathDouble.c, 1240 :: 		
0x3144	0x44B5C010  ADD.L	R11, R11, #1
;__Lib_MathDouble.c, 1242 :: 		
0x3148	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1243 :: 		
0x314C	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1244 :: 		
0x3150	0x00E00C51  JMPC	R30, S, #0, label_5
;__Lib_MathDouble.c, 1245 :: 		
label_6:
;__Lib_MathDouble.c, 1247 :: 		
0x3154	0x447380B2  SUB.L	R7, R7, R11
;__Lib_MathDouble.c, 1248 :: 		
0x3158	0x445280B8  ASHL.L	R5, R5, R11
;__Lib_MathDouble.c, 1249 :: 		
0x315C	0x00300C1D  JMP	label8
;__Lib_MathDouble.c, 1251 :: 		
label7:
;__Lib_MathDouble.c, 1253 :: 		
0x3160	0x44F04FF0  ADD.L	R15, R0, #255
;__Lib_MathDouble.c, 1255 :: 		
0x3164	0x5DE480F2  CMP.L	R9, R15
;__Lib_MathDouble.c, 1256 :: 		
0x3168	0x00280C81  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 1258 :: 		
0x316C	0x00300C78  JMP	label10
;__Lib_MathDouble.c, 1260 :: 		
label6:
;__Lib_MathDouble.c, 1262 :: 		
0x3170	0x44C28050  ADD.L	R12, R5, R5
;__Lib_MathDouble.c, 1264 :: 		
0x3174	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1265 :: 		
0x3178	0x00200C81  JMPC	R30, Z, #0, label9
;__Lib_MathDouble.c, 1267 :: 		
0x317C	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1268 :: 		
0x3180	0x00200C64  JMPC	R30, Z, #0, label11
;__Lib_MathDouble.c, 1270 :: 		
0x3184	0x44C40080  ADD.L	R12, R8, R8
;__Lib_MathDouble.c, 1272 :: 		
0x3188	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1273 :: 		
0x318C	0x00280C81  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 1275 :: 		
label11:
;__Lib_MathDouble.c, 1277 :: 		
0x3190	0x44F04FF0  ADD.L	R15, R0, #255
;__Lib_MathDouble.c, 1279 :: 		
0x3194	0x5DE480F2  CMP.L	R9, R15
;__Lib_MathDouble.c, 1280 :: 		
0x3198	0x00200C7D  JMPC	R30, Z, #0, label12
;__Lib_MathDouble.c, 1282 :: 		
label2:
;__Lib_MathDouble.c, 1284 :: 		
0x319C	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1285 :: 		
0x31A0	0x00200C7A  JMPC	R30, Z, #0, label13
;__Lib_MathDouble.c, 1287 :: 		
0x31A4	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 1289 :: 		
0x31A8	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 1290 :: 		
0x31AC	0x00280C78  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 1293 :: 		
0x31B0	0x64B00020  LDK.L	R11, #32
;__Lib_MathDouble.c, 1294 :: 		
0x31B4	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 1295 :: 		
0x31B8	0x00280C75  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 1297 :: 		
0x31BC	0x64BFFFFF  LDK.L	R11, #-1
;__Lib_MathDouble.c, 1298 :: 		
0x31C0	0x45944000  MOVE.L	R25, R8
;__Lib_MathDouble.c, 1300 :: 		
label_7:
;__Lib_MathDouble.c, 1301 :: 		
0x31C4	0x44B5C010  ADD.L	R11, R11, #1
;__Lib_MathDouble.c, 1303 :: 		
0x31C8	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1304 :: 		
0x31CC	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1305 :: 		
0x31D0	0x00E00C71  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 1306 :: 		
label_8:
;__Lib_MathDouble.c, 1308 :: 		
0x31D4	0x449480B2  SUB.L	R9, R9, R11
;__Lib_MathDouble.c, 1309 :: 		
0x31D8	0x448400B8  ASHL.L	R8, R8, R11
;__Lib_MathDouble.c, 1310 :: 		
0x31DC	0x00300C24  JMP	label14
;__Lib_MathDouble.c, 1312 :: 		
label10:
;__Lib_MathDouble.c, 1314 :: 		
0x31E0	0x442000A5  OR.L	R2, R0, R10
;__Lib_MathDouble.c, 1315 :: 		
0x31E4	0x00300C46  JMP	label15
;__Lib_MathDouble.c, 1317 :: 		
label13:
;__Lib_MathDouble.c, 1319 :: 		
0x31E8	0x44C40080  ADD.L	R12, R8, R8
;__Lib_MathDouble.c, 1321 :: 		
0x31EC	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1322 :: 		
0x31F0	0x00200C81  JMPC	R30, Z, #0, label9
;__Lib_MathDouble.c, 1324 :: 		
label12:
;__Lib_MathDouble.c, 1326 :: 		
0x31F4	0x64F07F80  LDK.L	R15, #32640
;__Lib_MathDouble.c, 1327 :: 		
0x31F8	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1329 :: 		
0x31FC	0x442500F5  OR.L	R2, R10, R15
;__Lib_MathDouble.c, 1330 :: 		
0x3200	0x00300C46  JMP	label15
;__Lib_MathDouble.c, 1332 :: 		
label9:
;__Lib_MathDouble.c, 1334 :: 		
0x3204	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 1335 :: 		
0x3208	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 1337 :: 		
0x320C	0x00300C46  JMP	label15
;__Lib_MathDouble.c, 1339 :: 		
label5:
;__Lib_MathDouble.c, 1341 :: 		
0x3210	0x5DE3C002  CMP.L	R7, #0
;__Lib_MathDouble.c, 1342 :: 		
0x3214	0x01680C7D  JMPC	R30, GT, #1, label12
;__Lib_MathDouble.c, 1344 :: 		
0x3218	0x44B04010  ADD.L	R11, R0, #1
;__Lib_MathDouble.c, 1345 :: 		
0x321C	0x44B58072  SUB.L	R11, R11, R7
;__Lib_MathDouble.c, 1347 :: 		
0x3220	0x5DE5C202  CMP.L	R11, #32
;__Lib_MathDouble.c, 1348 :: 		
0x3224	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1349 :: 		
0x3228	0x00600C8C  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 1350 :: 		
0x322C	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1351 :: 		
label_9:
;__Lib_MathDouble.c, 1353 :: 		
0x3230	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1354 :: 		
0x3234	0x00280C78  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 1356 :: 		
0x3238	0x44C04200  ADD.L	R12, R0, #32
;__Lib_MathDouble.c, 1357 :: 		
0x323C	0x44C600B2  SUB.L	R12, R12, R11
;__Lib_MathDouble.c, 1358 :: 		
0x3240	0x447280C8  ASHL.L	R7, R5, R12
;__Lib_MathDouble.c, 1359 :: 		
0x3244	0x445280B9  LSHR.L	R5, R5, R11
;__Lib_MathDouble.c, 1361 :: 		
0x3248	0x5DE38002  CMP.L	R7, R0
;__Lib_MathDouble.c, 1362 :: 		
0x324C	0x00280C95  JMPC	R30, Z, #1, label16
;__Lib_MathDouble.c, 1364 :: 		
0x3250	0x4452C025  OR.L	R5, R5, #2
;__Lib_MathDouble.c, 1366 :: 		
label16:
;__Lib_MathDouble.c, 1368 :: 		
0x3254	0x44704000  ADD.L	R7, R0, #0
;__Lib_MathDouble.c, 1369 :: 		
0x3258	0x44C2C800  ADD.L	R12, R5, #128
;__Lib_MathDouble.c, 1371 :: 		
0x325C	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 1372 :: 		
0x3260	0x01280C38  JMPC	R30, GTE, #1, label17
;__Lib_MathDouble.c, 1374 :: 		
0x3264	0x44704010  ADD.L	R7, R0, #1
;__Lib_MathDouble.c, 1375 :: 		
0x3268	0x00300C38  JMP	label17
;__Lib_MathDouble.c, 1377 :: 		
label_end:
;__Lib_MathDouble.c, 1379 :: 		
0x326C	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 1382 :: 		
L_end__Mul_FP:
0x3270	0xA0000000  RETURN	
; end of __Mul_FP
__Add_FP:
;__Lib_MathDouble.c, 721 :: 		
;__Lib_MathDouble.c, 724 :: 		
0x2CDC	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 726 :: 		
0x2CE0	0x44924179  LSHR.L	R9, R4, #23
;__Lib_MathDouble.c, 727 :: 		
0x2CE4	0x4494CFF4  AND.L	R9, R9, #255
;__Lib_MathDouble.c, 728 :: 		
0x2CE8	0x44B34179  LSHR.L	R11, R6, #23
;__Lib_MathDouble.c, 729 :: 		
0x2CEC	0x44B5CFF4  AND.L	R11, R11, #255
;__Lib_MathDouble.c, 731 :: 		
0x2CF0	0x64708000  LDK.L	R7, #32768
;__Lib_MathDouble.c, 732 :: 		
0x2CF4	0x4473C108  ASHL.L	R7, R7, #16
;__Lib_MathDouble.c, 734 :: 		
0x2CF8	0x44824088  ASHL.L	R8, R4, #8
;__Lib_MathDouble.c, 735 :: 		
0x2CFC	0x44840075  OR.L	R8, R8, R7
;__Lib_MathDouble.c, 736 :: 		
0x2D00	0x44A34088  ASHL.L	R10, R6, #8
;__Lib_MathDouble.c, 737 :: 		
0x2D04	0x44A50075  OR.L	R10, R10, R7
;__Lib_MathDouble.c, 738 :: 		
0x2D08	0x44D4FFF0  ADD.L	R13, R9, #-1
;__Lib_MathDouble.c, 740 :: 		
0x2D0C	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 741 :: 		
0x2D10	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 742 :: 		
0x2D14	0x00600B47  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 743 :: 		
0x2D18	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 744 :: 		
label_1:
;__Lib_MathDouble.c, 746 :: 		
0x2D1C	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 747 :: 		
0x2D20	0x00280BC8  JMPC	R30, Z, #1, label1
;__Lib_MathDouble.c, 749 :: 		
label18:
;__Lib_MathDouble.c, 751 :: 		
0x2D24	0x44D5FFF0  ADD.L	R13, R11, #-1
;__Lib_MathDouble.c, 753 :: 		
0x2D28	0x5DE6CFE2  CMP.L	R13, #254
;__Lib_MathDouble.c, 754 :: 		
0x2D2C	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 755 :: 		
0x2D30	0x00600B4E  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 756 :: 		
0x2D34	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 757 :: 		
label_2:
;__Lib_MathDouble.c, 759 :: 		
0x2D38	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 760 :: 		
0x2D3C	0x00280BEA  JMPC	R30, Z, #1, label2
;__Lib_MathDouble.c, 762 :: 		
label23:
;__Lib_MathDouble.c, 764 :: 		
0x2D40	0x44C480B2  SUB.L	R12, R9, R11
;__Lib_MathDouble.c, 766 :: 		
0x2D44	0x5DE64002  CMP.L	R12, #0
;__Lib_MathDouble.c, 767 :: 		
0x2D48	0x00E80B62  JMPC	R30, S, #1, label3
;__Lib_MathDouble.c, 769 :: 		
0x2D4C	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 770 :: 		
0x2D50	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 771 :: 		
0x2D54	0x01280B57  JMPC	R30, GTE, #1, label_3
;__Lib_MathDouble.c, 772 :: 		
0x2D58	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 773 :: 		
label_3:
;__Lib_MathDouble.c, 775 :: 		
0x2D5C	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 776 :: 		
0x2D60	0x00200B5B  JMPC	R30, Z, #0, label4
;__Lib_MathDouble.c, 778 :: 		
0x2D64	0x44A04020  ADD.L	R10, R0, #2
;__Lib_MathDouble.c, 779 :: 		
0x2D68	0x00300B72  JMP	label5
;__Lib_MathDouble.c, 781 :: 		
label4:
;__Lib_MathDouble.c, 783 :: 		
0x2D6C	0x445000A5  OR.L	R5, R0, R10
;__Lib_MathDouble.c, 784 :: 		
0x2D70	0x44A500C9  LSHR.L	R10, R10, R12
;__Lib_MathDouble.c, 785 :: 		
0x2D74	0x44D500C8  ASHL.L	R13, R10, R12
;__Lib_MathDouble.c, 787 :: 		
0x2D78	0x5DE68052  CMP.L	R13, R5
;__Lib_MathDouble.c, 788 :: 		
0x2D7C	0x00280B72  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 790 :: 		
0x2D80	0x44A54025  OR.L	R10, R10, #2
;__Lib_MathDouble.c, 791 :: 		
0x2D84	0x00300B72  JMP	label5
;__Lib_MathDouble.c, 793 :: 		
label3:
;__Lib_MathDouble.c, 795 :: 		
0x2D88	0x449000B5  OR.L	R9, R0, R11
;__Lib_MathDouble.c, 796 :: 		
0x2D8C	0x44C000C2  SUB.L	R12, R0, R12
;__Lib_MathDouble.c, 798 :: 		
0x2D90	0x5DE64202  CMP.L	R12, #32
;__Lib_MathDouble.c, 799 :: 		
0x2D94	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 800 :: 		
0x2D98	0x01280B68  JMPC	R30, GTE, #1, label_4
;__Lib_MathDouble.c, 801 :: 		
0x2D9C	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 802 :: 		
label_4:
;__Lib_MathDouble.c, 804 :: 		
0x2DA0	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 805 :: 		
0x2DA4	0x00200B6C  JMPC	R30, Z, #0, label6
;__Lib_MathDouble.c, 807 :: 		
0x2DA8	0x44804020  ADD.L	R8, R0, #2
;__Lib_MathDouble.c, 808 :: 		
0x2DAC	0x00300B72  JMP	label5
;__Lib_MathDouble.c, 810 :: 		
label6:
;__Lib_MathDouble.c, 812 :: 		
0x2DB0	0x44500085  OR.L	R5, R0, R8
;__Lib_MathDouble.c, 813 :: 		
0x2DB4	0x448400C9  LSHR.L	R8, R8, R12
;__Lib_MathDouble.c, 814 :: 		
0x2DB8	0x44D400C8  ASHL.L	R13, R8, R12
;__Lib_MathDouble.c, 816 :: 		
0x2DBC	0x5DE68052  CMP.L	R13, R5
;__Lib_MathDouble.c, 817 :: 		
0x2DC0	0x00280B72  JMPC	R30, Z, #1, label5
;__Lib_MathDouble.c, 819 :: 		
0x2DC4	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 821 :: 		
label5:
;__Lib_MathDouble.c, 823 :: 		
0x2DC8	0x44C20074  AND.L	R12, R4, R7
;__Lib_MathDouble.c, 824 :: 		
0x2DCC	0x44D60066  XOR.L	R13, R12, R6
;__Lib_MathDouble.c, 826 :: 		
0x2DD0	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 827 :: 		
0x2DD4	0x00E80B88  JMPC	R30, S, #1, label7
;__Lib_MathDouble.c, 829 :: 		
0x2DD8	0x448400A0  ADD.L	R8, R8, R10
;__Lib_MathDouble.c, 831 :: 		
0x2DDC	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 832 :: 		
0x2DE0	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 833 :: 		
0x2DE4	0x00600B7B  JMPC	R30, C, #0, label_5
;__Lib_MathDouble.c, 834 :: 		
0x2DE8	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 835 :: 		
label_5:
;__Lib_MathDouble.c, 837 :: 		
0x2DEC	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 838 :: 		
0x2DF0	0x00280B9F  JMPC	R30, Z, #1, label8
;__Lib_MathDouble.c, 840 :: 		
0x2DF4	0x44D44014  AND.L	R13, R8, #1
;__Lib_MathDouble.c, 842 :: 		
0x2DF8	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 843 :: 		
0x2DFC	0x00280B81  JMPC	R30, Z, #1, label9
;__Lib_MathDouble.c, 845 :: 		
0x2E00	0x44844025  OR.L	R8, R8, #2
;__Lib_MathDouble.c, 847 :: 		
label9:
;__Lib_MathDouble.c, 849 :: 		
0x2E04	0x44844019  LSHR.L	R8, R8, #1
;__Lib_MathDouble.c, 850 :: 		
0x2E08	0x4494C010  ADD.L	R9, R9, #1
;__Lib_MathDouble.c, 851 :: 		
0x2E0C	0x44E04FF0  ADD.L	R14, R0, #255
;__Lib_MathDouble.c, 853 :: 		
0x2E10	0x5DE480E2  CMP.L	R9, R14
;__Lib_MathDouble.c, 854 :: 		
0x2E14	0x00200B9F  JMPC	R30, Z, #0, label8
;__Lib_MathDouble.c, 856 :: 		
0x2E18	0x44804000  ADD.L	R8, R0, #0
;__Lib_MathDouble.c, 857 :: 		
0x2E1C	0x00300B9F  JMP	label8
;__Lib_MathDouble.c, 859 :: 		
label7:
;__Lib_MathDouble.c, 861 :: 		
0x2E20	0x5DE400A2  CMP.L	R8, R10
;__Lib_MathDouble.c, 862 :: 		
0x2E24	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 863 :: 		
0x2E28	0x00600B8C  JMPC	R30, C, #0, label_6
;__Lib_MathDouble.c, 864 :: 		
0x2E2C	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 865 :: 		
label_6:
;__Lib_MathDouble.c, 867 :: 		
0x2E30	0x448400A2  SUB.L	R8, R8, R10
;__Lib_MathDouble.c, 869 :: 		
0x2E34	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 870 :: 		
0x2E38	0x00280B92  JMPC	R30, Z, #1, label10
;__Lib_MathDouble.c, 872 :: 		
0x2E3C	0x44800082  SUB.L	R8, R0, R8
;__Lib_MathDouble.c, 873 :: 		
0x2E40	0x44C60076  XOR.L	R12, R12, R7
;__Lib_MathDouble.c, 874 :: 		
0x2E44	0x00300B94  JMP	label11
;__Lib_MathDouble.c, 876 :: 		
label10:
;__Lib_MathDouble.c, 878 :: 		
0x2E48	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 879 :: 		
0x2E4C	0x00280C02  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 881 :: 		
label11:
;__Lib_MathDouble.c, 884 :: 		
0x2E50	0x64500020  LDK.L	R5, #32
;__Lib_MathDouble.c, 885 :: 		
0x2E54	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 886 :: 		
0x2E58	0x00280B9D  JMPC	R30, Z, #1, label_8
;__Lib_MathDouble.c, 888 :: 		
0x2E5C	0x645FFFFF  LDK.L	R5, #-1
;__Lib_MathDouble.c, 889 :: 		
0x2E60	0x45944000  MOVE.L	R25, R8
;__Lib_MathDouble.c, 891 :: 		
label_7:
;__Lib_MathDouble.c, 892 :: 		
0x2E64	0x4452C010  ADD.L	R5, R5, #1
;__Lib_MathDouble.c, 894 :: 		
0x2E68	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 895 :: 		
0x2E6C	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 896 :: 		
0x2E70	0x00E00B99  JMPC	R30, S, #0, label_7
;__Lib_MathDouble.c, 897 :: 		
label_8:
;__Lib_MathDouble.c, 899 :: 		
0x2E74	0x44948052  SUB.L	R9, R9, R5
;__Lib_MathDouble.c, 900 :: 		
0x2E78	0x44840058  ASHL.L	R8, R8, R5
;__Lib_MathDouble.c, 902 :: 		
label8:
;__Lib_MathDouble.c, 904 :: 		
0x2E7C	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 905 :: 		
0x2E80	0x01600BB0  JMPC	R30, GT, #0, label13
;__Lib_MathDouble.c, 907 :: 		
label15:
;__Lib_MathDouble.c, 909 :: 		
0x2E84	0x44844800  ADD.L	R8, R8, #128
;__Lib_MathDouble.c, 911 :: 		
0x2E88	0x5DE44802  CMP.L	R8, #128
;__Lib_MathDouble.c, 912 :: 		
0x2E8C	0x64D00000  LDK.L	R13, #0
;__Lib_MathDouble.c, 913 :: 		
0x2E90	0x00600BA6  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 914 :: 		
0x2E94	0x64D00001  LDK.L	R13, #1
;__Lib_MathDouble.c, 915 :: 		
label_9:
;__Lib_MathDouble.c, 917 :: 		
0x2E98	0x449480D0  ADD.L	R9, R9, R13
;__Lib_MathDouble.c, 918 :: 		
0x2E9C	0x44D44089  LSHR.L	R13, R8, #8
;__Lib_MathDouble.c, 919 :: 		
0x2EA0	0x44D6C014  AND.L	R13, R13, #1
;__Lib_MathDouble.c, 920 :: 		
0x2EA4	0x448400D2  SUB.L	R8, R8, R13
;__Lib_MathDouble.c, 921 :: 		
0x2EA8	0x44844018  ASHL.L	R8, R8, #1
;__Lib_MathDouble.c, 922 :: 		
0x2EAC	0x44844099  LSHR.L	R8, R8, #9
;__Lib_MathDouble.c, 923 :: 		
0x2EB0	0x44D4C178  ASHL.L	R13, R9, #23
;__Lib_MathDouble.c, 924 :: 		
0x2EB4	0x448400D5  OR.L	R8, R8, R13
;__Lib_MathDouble.c, 925 :: 		
0x2EB8	0x442400C5  OR.L	R2, R8, R12
;__Lib_MathDouble.c, 927 :: 		
label24:
;__Lib_MathDouble.c, 929 :: 		
0x2EBC	0x00300C07  JMP	label_end
;__Lib_MathDouble.c, 931 :: 		
label13:
;__Lib_MathDouble.c, 933 :: 		
0x2EC0	0x44504010  ADD.L	R5, R0, #1
;__Lib_MathDouble.c, 934 :: 		
0x2EC4	0x44528092  SUB.L	R5, R5, R9
;__Lib_MathDouble.c, 936 :: 		
0x2EC8	0x5DE2C202  CMP.L	R5, #32
;__Lib_MathDouble.c, 937 :: 		
0x2ECC	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 938 :: 		
0x2ED0	0x00600BB6  JMPC	R30, C, #0, label_10
;__Lib_MathDouble.c, 939 :: 		
0x2ED4	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 940 :: 		
label_10:
;__Lib_MathDouble.c, 942 :: 		
0x2ED8	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 943 :: 		
0x2EDC	0x00280C02  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 945 :: 		
0x2EE0	0x64E08000  LDK.L	R14, #32768
;__Lib_MathDouble.c, 946 :: 		
0x2EE4	0x44E74108  ASHL.L	R14, R14, #16
;__Lib_MathDouble.c, 948 :: 		
0x2EE8	0x448400E5  OR.L	R8, R8, R14
;__Lib_MathDouble.c, 949 :: 		
0x2EEC	0x44D04200  ADD.L	R13, R0, #32
;__Lib_MathDouble.c, 950 :: 		
0x2EF0	0x44D68052  SUB.L	R13, R13, R5
;__Lib_MathDouble.c, 951 :: 		
0x2EF4	0x449400D8  ASHL.L	R9, R8, R13
;__Lib_MathDouble.c, 952 :: 		
0x2EF8	0x44840059  LSHR.L	R8, R8, R5
;__Lib_MathDouble.c, 954 :: 		
0x2EFC	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 955 :: 		
0x2F00	0x00280BC2  JMPC	R30, Z, #1, label14
;__Lib_MathDouble.c, 957 :: 		
0x2F04	0x44844015  OR.L	R8, R8, #1
;__Lib_MathDouble.c, 959 :: 		
label14:
;__Lib_MathDouble.c, 961 :: 		
0x2F08	0x44904000  ADD.L	R9, R0, #0
;__Lib_MathDouble.c, 962 :: 		
0x2F0C	0x44D44800  ADD.L	R13, R8, #128
;__Lib_MathDouble.c, 964 :: 		
0x2F10	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 965 :: 		
0x2F14	0x01280BA1  JMPC	R30, GTE, #1, label15
;__Lib_MathDouble.c, 967 :: 		
0x2F18	0x44904010  ADD.L	R9, R0, #1
;__Lib_MathDouble.c, 968 :: 		
0x2F1C	0x00300BA1  JMP	label15
;__Lib_MathDouble.c, 970 :: 		
label1:
;__Lib_MathDouble.c, 972 :: 		
0x2F20	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 973 :: 		
0x2F24	0x00200BE0  JMPC	R30, Z, #0, label16
;__Lib_MathDouble.c, 975 :: 		
0x2F28	0x44840080  ADD.L	R8, R8, R8
;__Lib_MathDouble.c, 977 :: 		
0x2F2C	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 978 :: 		
0x2F30	0x00280BD9  JMPC	R30, Z, #1, label17
;__Lib_MathDouble.c, 981 :: 		
0x2F34	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 982 :: 		
0x2F38	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 983 :: 		
0x2F3C	0x00280BD6  JMPC	R30, Z, #1, label_12
;__Lib_MathDouble.c, 985 :: 		
0x2F40	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 986 :: 		
0x2F44	0x44F44000  MOVE.L	R15, R8
;__Lib_MathDouble.c, 988 :: 		
label_11:
;__Lib_MathDouble.c, 989 :: 		
0x2F48	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 991 :: 		
0x2F4C	0x5DE7C002  CMP.L	R15, #0
;__Lib_MathDouble.c, 992 :: 		
0x2F50	0x44F7C018  ASHL.L	R15, R15, #1
;__Lib_MathDouble.c, 993 :: 		
0x2F54	0x00E00BD2  JMPC	R30, S, #0, label_11
;__Lib_MathDouble.c, 994 :: 		
label_12:
;__Lib_MathDouble.c, 996 :: 		
0x2F58	0x449480C2  SUB.L	R9, R9, R12
;__Lib_MathDouble.c, 997 :: 		
0x2F5C	0x448400C8  ASHL.L	R8, R8, R12
;__Lib_MathDouble.c, 998 :: 		
0x2F60	0x00300B49  JMP	label18
;__Lib_MathDouble.c, 1000 :: 		
label17:
;__Lib_MathDouble.c, 1002 :: 		
0x2F64	0x44E04FF0  ADD.L	R14, R0, #255
;__Lib_MathDouble.c, 1004 :: 		
0x2F68	0x5DE580E2  CMP.L	R11, R14
;__Lib_MathDouble.c, 1005 :: 		
0x2F6C	0x00280C02  JMPC	R30, Z, #1, label12
;__Lib_MathDouble.c, 1007 :: 		
0x2F70	0x64E08000  LDK.L	R14, #32768
;__Lib_MathDouble.c, 1008 :: 		
0x2F74	0x44E74108  ASHL.L	R14, R14, #16
;__Lib_MathDouble.c, 1010 :: 		
0x2F78	0x5DE300E2  CMP.L	R6, R14
;__Lib_MathDouble.c, 1011 :: 		
0x2F7C	0x00200BFE  JMPC	R30, Z, #0, label19
;__Lib_MathDouble.c, 1013 :: 		
label16:
;__Lib_MathDouble.c, 1015 :: 		
0x2F80	0x44D40080  ADD.L	R13, R8, R8
;__Lib_MathDouble.c, 1017 :: 		
0x2F84	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 1018 :: 		
0x2F88	0x00200C04  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 1020 :: 		
0x2F8C	0x44E04FF0  ADD.L	R14, R0, #255
;__Lib_MathDouble.c, 1022 :: 		
0x2F90	0x5DE580E2  CMP.L	R11, R14
;__Lib_MathDouble.c, 1023 :: 		
0x2F94	0x00200C00  JMPC	R30, Z, #0, label21
;__Lib_MathDouble.c, 1025 :: 		
0x2F98	0x44D20066  XOR.L	R13, R4, R6
;__Lib_MathDouble.c, 1027 :: 		
0x2F9C	0x5DE6C002  CMP.L	R13, #0
;__Lib_MathDouble.c, 1028 :: 		
0x2FA0	0x00E80C04  JMPC	R30, S, #1, label20
;__Lib_MathDouble.c, 1030 :: 		
0x2FA4	0x00300BFE  JMP	label19
;__Lib_MathDouble.c, 1032 :: 		
label2:
;__Lib_MathDouble.c, 1034 :: 		
0x2FA8	0x5DE58002  CMP.L	R11, R0
;__Lib_MathDouble.c, 1035 :: 		
0x2FAC	0x00200BFB  JMPC	R30, Z, #0, label22
;__Lib_MathDouble.c, 1037 :: 		
0x2FB0	0x44A500A0  ADD.L	R10, R10, R10
;__Lib_MathDouble.c, 1039 :: 		
0x2FB4	0x5DE50002  CMP.L	R10, R0
;__Lib_MathDouble.c, 1040 :: 		
0x2FB8	0x00280C00  JMPC	R30, Z, #1, label21
;__Lib_MathDouble.c, 1043 :: 		
0x2FBC	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 1044 :: 		
0x2FC0	0x5DE54002  CMP.L	R10, #0
;__Lib_MathDouble.c, 1045 :: 		
0x2FC4	0x00280BF8  JMPC	R30, Z, #1, label_14
;__Lib_MathDouble.c, 1047 :: 		
0x2FC8	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 1048 :: 		
0x2FCC	0x44F54000  MOVE.L	R15, R10
;__Lib_MathDouble.c, 1050 :: 		
label_13:
;__Lib_MathDouble.c, 1051 :: 		
0x2FD0	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 1053 :: 		
0x2FD4	0x5DE7C002  CMP.L	R15, #0
;__Lib_MathDouble.c, 1054 :: 		
0x2FD8	0x44F7C018  ASHL.L	R15, R15, #1
;__Lib_MathDouble.c, 1055 :: 		
0x2FDC	0x00E00BF4  JMPC	R30, S, #0, label_13
;__Lib_MathDouble.c, 1056 :: 		
label_14:
;__Lib_MathDouble.c, 1058 :: 		
0x2FE0	0x44B580C2  SUB.L	R11, R11, R12
;__Lib_MathDouble.c, 1059 :: 		
0x2FE4	0x44A500C8  ASHL.L	R10, R10, R12
;__Lib_MathDouble.c, 1060 :: 		
0x2FE8	0x00300B50  JMP	label23
;__Lib_MathDouble.c, 1062 :: 		
label22:
;__Lib_MathDouble.c, 1064 :: 		
0x2FEC	0x44D500A0  ADD.L	R13, R10, R10
;__Lib_MathDouble.c, 1066 :: 		
0x2FF0	0x5DE68002  CMP.L	R13, R0
;__Lib_MathDouble.c, 1067 :: 		
0x2FF4	0x00200C04  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 1069 :: 		
label19:
;__Lib_MathDouble.c, 1071 :: 		
0x2FF8	0x44200065  OR.L	R2, R0, R6
;__Lib_MathDouble.c, 1072 :: 		
0x2FFC	0x00300BAF  JMP	label24
;__Lib_MathDouble.c, 1074 :: 		
label21:
;__Lib_MathDouble.c, 1076 :: 		
0x3000	0x44200045  OR.L	R2, R0, R4
;__Lib_MathDouble.c, 1077 :: 		
0x3004	0x00300BAF  JMP	label24
;__Lib_MathDouble.c, 1079 :: 		
label12:
;__Lib_MathDouble.c, 1081 :: 		
0x3008	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 1082 :: 		
0x300C	0x00300BAF  JMP	label24
;__Lib_MathDouble.c, 1084 :: 		
label20:
;__Lib_MathDouble.c, 1086 :: 		
0x3010	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 1087 :: 		
0x3014	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 1088 :: 		
0x3018	0x00300BAF  JMP	label24
;__Lib_MathDouble.c, 1090 :: 		
label_end:
;__Lib_MathDouble.c, 1092 :: 		
0x301C	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 1095 :: 		
L_end__Add_FP:
0x3020	0xA0000000  RETURN	
; end of __Add_FP
_fm_getChannel:
;__fm_Driver.c, 623 :: 		uint16_t fm_getChannel( void )
0x3DF8	0x95D00020  LINK	LR, #32
;__fm_Driver.c, 628 :: 		fm_readRegisters( regBuffer );
0x3DFC	0x440FC000  ADD.L	R0, SP, #0
0x3E00	0x00341199  CALL	_fm_readRegisters+0
;__fm_Driver.c, 630 :: 		channel_ = regBuffer[_FM_READ_CHANNEL];
0x3E04	0x440FC000  ADD.L	R0, SP, #0
0x3E08	0x44004120  ADD.L	R0, R0, #18
0x3E0C	0xAA000000  LDI.S	R0, R0, #0
;__fm_Driver.c, 632 :: 		channel_ &= 0x03FF;
0x3E10	0x641003FF  LDK.L	R1, #1023
0x3E14	0x44000014  AND.L	R0, R0, R1
;__fm_Driver.c, 634 :: 		return channel_;
;__fm_Driver.c, 635 :: 		}
L_end_fm_getChannel:
0x3E18	0x99D00000  UNLINK	LR
0x3E1C	0xA0000000  RETURN	
; end of _fm_getChannel
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 4 (R1)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 8 (R2)
0x3C70	0x64200000  LDK.L	R2, #0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; len end address is: 8 (R2)
0x3C74	0x4431500D  BEXTU.L	R3, R2, #256
L_WordToStr11:
; len start address is: 12 (R3)
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x3C78	0x59E1C052  CMP.B	R3, #5
0x3C7C	0x00600F27  JMPC	R30, C, #0, L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x3C80	0x44208030  ADD.L	R2, R1, R3
0x3C84	0x64400020  LDK.L	R4, #32
0x3C88	0xB0220000  STI.B	R2, #0, R4
;__Lib_Conversions.c, 119 :: 		
0x3C8C	0x4421C010  ADD.L	R2, R3, #1
0x3C90	0x4421500D  BEXTU.L	R2, R2, #256
; len end address is: 12 (R3)
; len start address is: 8 (R2)
;__Lib_Conversions.c, 120 :: 		
; len end address is: 8 (R2)
0x3C94	0x4431500D  BEXTU.L	R3, R2, #256
0x3C98	0x00300F1E  JMP	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
; len start address is: 12 (R3)
0x3C9C	0x44408030  ADD.L	R4, R1, R3
0x3CA0	0x64200000  LDK.L	R2, #0
0x3CA4	0xB0410000  STI.B	R4, #0, R2
0x3CA8	0x4421C012  SUB.L	R2, R3, #1
0x3CAC	0x4431500D  BEXTU.L	R3, R2, #256
; len end address is: 12 (R3)
; output end address is: 4 (R1)
0x3CB0	0x4421D00D  BEXTU.L	R2, R3, #256
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 8 (R2)
; input start address is: 0 (R0)
; output start address is: 4 (R1)
0x3CB4	0x44308020  ADD.L	R3, R1, R2
0x3CB8	0xF44040A1  UMOD.L	R4, R0, #10
0x3CBC	0x4442400D  BEXTU.L	R4, R4, #0
0x3CC0	0x44424300  ADD.L	R4, R4, #48
0x3CC4	0xB0320000  STI.B	R3, #0, R4
;__Lib_Conversions.c, 125 :: 		
0x3CC8	0xF43040A0  UDIV.L	R3, R0, #10
0x3CCC	0x4401C00D  BEXTU.L	R0, R3, #0
; input end address is: 0 (R0)
;__Lib_Conversions.c, 126 :: 		
0x3CD0	0x5BE1C002  CMP.S	R3, #0
0x3CD4	0x00200F37  JMPC	R30, Z, #0, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; len end address is: 8 (R2)
;__Lib_Conversions.c, 127 :: 		
0x3CD8	0x00300F3A  JMP	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 8 (R2)
; input start address is: 0 (R0)
; output start address is: 4 (R1)
0x3CDC	0x44214012  SUB.L	R2, R2, #1
0x3CE0	0x4421500D  BEXTU.L	R2, R2, #256
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; len end address is: 8 (R2)
0x3CE4	0x00300F2D  JMP	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x3CE8	0xA0000000  RETURN	
; end of _WordToStr
_FloatToStr:
;__Lib_Conversions.c, 639 :: 		
; str start address is: 4 (R1)
; fnum start address is: 0 (R0)
0x3920	0x95D00004  LINK	LR, #4
0x3924	0x4440C000  MOVE.L	R4, R1
; str end address is: 4 (R1)
; fnum end address is: 0 (R0)
; fnum start address is: 0 (R0)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 641 :: 		
; bpoint start address is: 8 (R2)
0x3928	0x64200000  LDK.L	R2, #0
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 4 (R1)
0x392C	0x64100000  LDK.L	R1, #0
;__Lib_Conversions.c, 646 :: 		
0x3930	0xB5F00000  STI.L	SP, #0, R0
; fnum end address is: 0 (R0)
;__Lib_Conversions.c, 647 :: 		
0x3934	0xAC3F8000  LDI.L	R3, SP, #0
0x3938	0x640FFFFF  LDK.L	R0, #-1
0x393C	0x5DE18002  CMP.L	R3, R0
0x3940	0x00200E56  JMPC	R30, Z, #0, L_FloatToStr90
; bpoint end address is: 8 (R2)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 648 :: 		
0x3944	0x64100CBA  LDK.L	R1, #?lstr1___Lib_Conversions+0
0x3948	0x44024000  MOVE.L	R0, R4
; str end address is: 16 (R4)
0x394C	0x00340B29  CALL	_strcpy+0
;__Lib_Conversions.c, 649 :: 		
0x3950	0x64000003  LDK.L	R0, #3
0x3954	0x00300F0C  JMP	L_end_FloatToStr
;__Lib_Conversions.c, 650 :: 		
L_FloatToStr90:
;__Lib_Conversions.c, 651 :: 		
; dexpon start address is: 4 (R1)
; bpoint start address is: 8 (R2)
; i start address is: 12 (R3)
; str start address is: 16 (R4)
0x3958	0x64300001  LDK.L	R3, #1
;__Lib_Conversions.c, 652 :: 		
0x395C	0x440FC000  ADD.L	R0, SP, #0
0x3960	0x44004030  ADD.L	R0, R0, #3
0x3964	0xA8000000  LDI.B	R0, R0, #0
0x3968	0x44004804  AND.L	R0, R0, #128
0x396C	0x59E04002  CMP.B	R0, #0
0x3970	0x00280E69  JMPC	R30, Z, #1, L__FloatToStr125
;__Lib_Conversions.c, 653 :: 		
0x3974	0x440FC000  ADD.L	R0, SP, #0
0x3978	0x44504030  ADD.L	R5, R0, #3
0x397C	0xA8028000  LDI.B	R0, R5, #0
0x3980	0x44004806  XOR.L	R0, R0, #128
0x3984	0xB0500000  STI.B	R5, #0, R0
;__Lib_Conversions.c, 654 :: 		
0x3988	0x4431C010  ADD.L	R3, R3, #1
0x398C	0x4431D00D  BEXTU.L	R3, R3, #256
;__Lib_Conversions.c, 655 :: 		
0x3990	0x6400002D  LDK.L	R0, #45
0x3994	0xB0400000  STI.B	R4, #0, R0
0x3998	0x44024010  ADD.L	R0, R4, #1
; str end address is: 16 (R4)
; str start address is: 0 (R0)
; i end address is: 12 (R3)
; str end address is: 0 (R0)
0x399C	0x4461D00D  BEXTU.L	R6, R3, #256
;__Lib_Conversions.c, 656 :: 		
0x39A0	0x00300E6B  JMP	L_FloatToStr91
L__FloatToStr125:
;__Lib_Conversions.c, 652 :: 		
0x39A4	0x44024000  MOVE.L	R0, R4
0x39A8	0x4461D00D  BEXTU.L	R6, R3, #256
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr91:
;__Lib_Conversions.c, 657 :: 		
; str start address is: 0 (R0)
; i start address is: 24 (R6)
0x39AC	0xAC3F8000  LDI.L	R3, SP, #0
0x39B0	0x5DE1C002  CMP.L	R3, #0
0x39B4	0x00200E72  JMPC	R30, Z, #0, L_FloatToStr92
; i end address is: 24 (R6)
; bpoint end address is: 8 (R2)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 658 :: 		
0x39B8	0x64100CBE  LDK.L	R1, #?lstr2___Lib_Conversions+0
; str end address is: 0 (R0)
0x39BC	0x00340B29  CALL	_strcpy+0
;__Lib_Conversions.c, 659 :: 		
0x39C0	0x64000000  LDK.L	R0, #0
0x39C4	0x00300F0C  JMP	L_end_FloatToStr
;__Lib_Conversions.c, 660 :: 		
L_FloatToStr92:
;__Lib_Conversions.c, 661 :: 		
; dexpon start address is: 4 (R1)
; bpoint start address is: 8 (R2)
; str start address is: 0 (R0)
; i start address is: 24 (R6)
0x39C8	0xAC3F8000  LDI.L	R3, SP, #0
0x39CC	0x6C400F0E  LPM.L	R4, $+620
0x39D0	0x5DE18042  CMP.L	R3, R4
0x39D4	0x00200E7A  JMPC	R30, Z, #0, L_FloatToStr93
; bpoint end address is: 8 (R2)
; dexpon end address is: 4 (R1)
;__Lib_Conversions.c, 662 :: 		
0x39D8	0x64100CC0  LDK.L	R1, #?lstr3___Lib_Conversions+0
; str end address is: 0 (R0)
0x39DC	0x00340B29  CALL	_strcpy+0
;__Lib_Conversions.c, 663 :: 		
0x39E0	0x4403500D  BEXTU.L	R0, R6, #256
; i end address is: 24 (R6)
0x39E4	0x00300F0C  JMP	L_end_FloatToStr
;__Lib_Conversions.c, 664 :: 		
L_FloatToStr93:
;__Lib_Conversions.c, 672 :: 		
; dexpon start address is: 4 (R1)
; bpoint start address is: 8 (R2)
; str start address is: 0 (R0)
0x39E8	0x4431500D  BEXTU.L	R3, R2, #256
; bpoint end address is: 8 (R2)
; dexpon end address is: 4 (R1)
0x39EC	0x44D04000  MOVE.L	R13, R0
L_FloatToStr94:
; str end address is: 0 (R0)
; str start address is: 52 (R13)
; dexpon start address is: 4 (R1)
; bpoint start address is: 12 (R3)
0x39F0	0x6C600F0F  LPM.L	R6, $+588
0x39F4	0xAC4F8000  LDI.L	R4, SP, #0
0x39F8	0x00340AF2  CALL	__Compare_FP+0
0x39FC	0x01280E87  JMPC	R30, GTE, #1, L_FloatToStr95
;__Lib_Conversions.c, 673 :: 		
0x3A00	0xAC4F8000  LDI.L	R4, SP, #0
0x3A04	0x6C600F10  LPM.L	R6, $+572
0x3A08	0x00340C09  CALL	__Mul_FP+0
0x3A0C	0xB5F00000  STI.L	SP, #0, R0
;__Lib_Conversions.c, 674 :: 		
0x3A10	0x4410C012  SUB.L	R1, R1, #1
0x3A14	0x4410D00C  BEXTS.L	R1, R1, #256
;__Lib_Conversions.c, 675 :: 		
0x3A18	0x00300E7C  JMP	L_FloatToStr94
L_FloatToStr95:
;__Lib_Conversions.c, 680 :: 		
; str end address is: 52 (R13)
; dexpon end address is: 4 (R1)
L_FloatToStr96:
; bpoint end address is: 12 (R3)
; bpoint start address is: 12 (R3)
; dexpon start address is: 4 (R1)
; str start address is: 52 (R13)
0x3A1C	0x6C600F10  LPM.L	R6, $+548
0x3A20	0xAC4F8000  LDI.L	R4, SP, #0
0x3A24	0x00340AF2  CALL	__Compare_FP+0
0x3A28	0x64000000  LDK.L	R0, #0
0x3A2C	0x01200E8D  JMPC	R30, GTE, #0, L__FloatToStr176
0x3A30	0x64000001  LDK.L	R0, #1
L__FloatToStr176:
0x3A34	0x5DE04002  CMP.L	R0, #0
0x3A38	0x00280E96  JMPC	R30, Z, #1, L_FloatToStr97
;__Lib_Conversions.c, 681 :: 		
0x3A3C	0xAC4F8000  LDI.L	R4, SP, #0
0x3A40	0x6C600F11  LPM.L	R6, $+516
0x3A44	0x00340C09  CALL	__Mul_FP+0
0x3A48	0xB5F00000  STI.L	SP, #0, R0
;__Lib_Conversions.c, 682 :: 		
0x3A4C	0x4410C010  ADD.L	R1, R1, #1
0x3A50	0x4410D00C  BEXTS.L	R1, R1, #256
;__Lib_Conversions.c, 683 :: 		
0x3A54	0x00300E87  JMP	L_FloatToStr96
L_FloatToStr97:
;__Lib_Conversions.c, 688 :: 		
0x3A58	0xAC0F8000  LDI.L	R0, SP, #0
0x3A5C	0x44004018  ASHL.L	R0, R0, #1
0x3A60	0xB5F00000  STI.L	SP, #0, R0
;__Lib_Conversions.c, 697 :: 		
0x3A64	0x440FC000  ADD.L	R0, SP, #0
0x3A68	0x44004030  ADD.L	R0, R0, #3
0x3A6C	0xA8000000  LDI.B	R0, R0, #0
0x3A70	0x440047F2  SUB.L	R0, R0, #127
; d start address is: 0 (R0)
0x3A74	0x4400500D  BEXTU.L	R0, R0, #256
;__Lib_Conversions.c, 700 :: 		
0x3A78	0x442FC000  ADD.L	R2, SP, #0
0x3A7C	0x44214030  ADD.L	R2, R2, #3
0x3A80	0x64400001  LDK.L	R4, #1
0x3A84	0xB0220000  STI.B	R2, #0, R4
;__Lib_Conversions.c, 701 :: 		
0x3A88	0x4420500D  BEXTU.L	R2, R0, #256
; d end address is: 0 (R0)
0x3A8C	0xAC0F8000  LDI.L	R0, SP, #0
0x3A90	0x44000028  ASHL.L	R0, R0, R2
0x3A94	0xB5F00000  STI.L	SP, #0, R0
;__Lib_Conversions.c, 702 :: 		
0x3A98	0x440FC000  ADD.L	R0, SP, #0
0x3A9C	0x44004030  ADD.L	R0, R0, #3
0x3AA0	0xA8000000  LDI.B	R0, R0, #0
0x3AA4	0x44004300  ADD.L	R0, R0, #48
0x3AA8	0xB0D00000  STI.B	R13, #0, R0
0x3AAC	0x4406C010  ADD.L	R0, R13, #1
; str end address is: 52 (R13)
; str start address is: 0 (R0)
;__Lib_Conversions.c, 703 :: 		
0x3AB0	0x59E0C012  CMP.B	R1, #1
0x3AB4	0x01200EB3  JMPC	R30, GTE, #0, L__FloatToStr124
0x3AB8	0x59E0C062  CMP.B	R1, #6
0x3ABC	0x01680EB3  JMPC	R30, GT, #1, L__FloatToStr123
0x3AC0	0x4421D00D  BEXTU.L	R2, R3, #256
; bpoint end address is: 12 (R3)
0x3AC4	0x44304000  MOVE.L	R3, R0
0x3AC8	0x00300EB7  JMP	L_FloatToStr100
L__FloatToStr124:
L__FloatToStr123:
;__Lib_Conversions.c, 704 :: 		
0x3ACC	0x6420002E  LDK.L	R2, #46
0x3AD0	0xB0010000  STI.B	R0, #0, R2
0x3AD4	0x44304010  ADD.L	R3, R0, #1
; str end address is: 0 (R0)
; str start address is: 12 (R3)
;__Lib_Conversions.c, 705 :: 		
; bpoint start address is: 8 (R2)
0x3AD8	0x64200001  LDK.L	R2, #1
; bpoint end address is: 8 (R2)
; str end address is: 12 (R3)
;__Lib_Conversions.c, 706 :: 		
L_FloatToStr100:
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 8 (R2)
; str start address is: 12 (R3)
; d start address is: 0 (R0)
0x3ADC	0x64000006  LDK.L	R0, #6
; bpoint end address is: 8 (R2)
; str end address is: 12 (R3)
; dexpon end address is: 4 (R1)
; d end address is: 0 (R0)
L_FloatToStr101:
; d start address is: 0 (R0)
; str start address is: 12 (R3)
; bpoint start address is: 8 (R2)
; dexpon start address is: 4 (R1)
0x3AE0	0x59E04002  CMP.B	R0, #0
0x3AE4	0x00280EDB  JMPC	R30, Z, #1, L_FloatToStr102
;__Lib_Conversions.c, 708 :: 		
0x3AE8	0x444FC000  ADD.L	R4, SP, #0
0x3AEC	0x44424030  ADD.L	R4, R4, #3
0x3AF0	0x64500000  LDK.L	R5, #0
0x3AF4	0xB0428000  STI.B	R4, #0, R5
;__Lib_Conversions.c, 709 :: 		
0x3AF8	0xAC4F8000  LDI.L	R4, SP, #0
0x3AFC	0x44524028  ASHL.L	R5, R4, #2
0x3B00	0xAC4F8000  LDI.L	R4, SP, #0
0x3B04	0x44420050  ADD.L	R4, R4, R5
0x3B08	0xB5F20000  STI.L	SP, #0, R4
;__Lib_Conversions.c, 710 :: 		
0x3B0C	0xAC4F8000  LDI.L	R4, SP, #0
0x3B10	0x44424018  ASHL.L	R4, R4, #1
0x3B14	0xB5F20000  STI.L	SP, #0, R4
;__Lib_Conversions.c, 711 :: 		
0x3B18	0x444FC000  ADD.L	R4, SP, #0
0x3B1C	0x44424030  ADD.L	R4, R4, #3
0x3B20	0xA8420000  LDI.B	R4, R4, #0
0x3B24	0x44424300  ADD.L	R4, R4, #48
0x3B28	0xB0320000  STI.B	R3, #0, R4
0x3B2C	0x4431C010  ADD.L	R3, R3, #1
;__Lib_Conversions.c, 712 :: 		
0x3B30	0x59E14002  CMP.B	R2, #0
0x3B34	0x00200ED8  JMPC	R30, Z, #0, L__FloatToStr127
;__Lib_Conversions.c, 713 :: 		
0x3B38	0x4440C012  SUB.L	R4, R1, #1
0x3B3C	0x4412500C  BEXTS.L	R1, R4, #256
0x3B40	0x59E24002  CMP.B	R4, #0
0x3B44	0x00200ED7  JMPC	R30, Z, #0, L__FloatToStr126
; bpoint end address is: 8 (R2)
;__Lib_Conversions.c, 714 :: 		
0x3B48	0x6420002E  LDK.L	R2, #46
0x3B4C	0xB0310000  STI.B	R3, #0, R2
0x3B50	0x4431C010  ADD.L	R3, R3, #1
;__Lib_Conversions.c, 715 :: 		
; bpoint start address is: 8 (R2)
0x3B54	0x64200001  LDK.L	R2, #1
; bpoint end address is: 8 (R2)
; str end address is: 12 (R3)
;__Lib_Conversions.c, 716 :: 		
0x3B58	0x00300ED7  JMP	L_FloatToStr105
L__FloatToStr126:
;__Lib_Conversions.c, 713 :: 		
;__Lib_Conversions.c, 716 :: 		
L_FloatToStr105:
; bpoint start address is: 8 (R2)
; str start address is: 12 (R3)
; bpoint end address is: 8 (R2)
; str end address is: 12 (R3)
; dexpon end address is: 4 (R1)
0x3B5C	0x00300ED8  JMP	L_FloatToStr104
L__FloatToStr127:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 716 :: 		
L_FloatToStr104:
;__Lib_Conversions.c, 707 :: 		
; str start address is: 12 (R3)
; bpoint start address is: 8 (R2)
; dexpon start address is: 4 (R1)
0x3B60	0x44004012  SUB.L	R0, R0, #1
0x3B64	0x4400500D  BEXTU.L	R0, R0, #256
;__Lib_Conversions.c, 717 :: 		
; bpoint end address is: 8 (R2)
; d end address is: 0 (R0)
0x3B68	0x00300EB8  JMP	L_FloatToStr101
L_FloatToStr102:
;__Lib_Conversions.c, 718 :: 		
; dexpon end address is: 4 (R1)
0x3B6C	0x4400D00C  BEXTS.L	R0, R1, #256
L_FloatToStr106:
; str end address is: 12 (R3)
; dexpon start address is: 0 (R0)
; str start address is: 12 (R3)
0x3B70	0x4411FFF0  ADD.L	R1, R3, #-1
0x3B74	0xA8108000  LDI.B	R1, R1, #0
0x3B78	0x59E0C302  CMP.B	R1, #48
0x3B7C	0x00200EE2  JMPC	R30, Z, #0, L_FloatToStr107
;__Lib_Conversions.c, 719 :: 		
0x3B80	0x4431C012  SUB.L	R3, R3, #1
0x3B84	0x00300EDC  JMP	L_FloatToStr106
L_FloatToStr107:
;__Lib_Conversions.c, 720 :: 		
0x3B88	0x4411FFF0  ADD.L	R1, R3, #-1
0x3B8C	0xA8108000  LDI.B	R1, R1, #0
0x3B90	0x59E0C2E2  CMP.B	R1, #46
0x3B94	0x00200EE8  JMPC	R30, Z, #0, L__FloatToStr128
;__Lib_Conversions.c, 721 :: 		
0x3B98	0x4421C012  SUB.L	R2, R3, #1
; str end address is: 12 (R3)
; str start address is: 8 (R2)
; str end address is: 8 (R2)
0x3B9C	0x00300EE9  JMP	L_FloatToStr108
L__FloatToStr128:
;__Lib_Conversions.c, 720 :: 		
0x3BA0	0x4421C000  MOVE.L	R2, R3
;__Lib_Conversions.c, 721 :: 		
L_FloatToStr108:
;__Lib_Conversions.c, 722 :: 		
; str start address is: 8 (R2)
0x3BA4	0x59E04002  CMP.B	R0, #0
0x3BA8	0x00280F09  JMPC	R30, Z, #1, L__FloatToStr131
;__Lib_Conversions.c, 723 :: 		
0x3BAC	0x64100065  LDK.L	R1, #101
0x3BB0	0xB0208000  STI.B	R2, #0, R1
0x3BB4	0x44214010  ADD.L	R2, R2, #1
;__Lib_Conversions.c, 724 :: 		
0x3BB8	0x59E04002  CMP.B	R0, #0
0x3BBC	0x01280EF8  JMPC	R30, GTE, #1, L__FloatToStr129
;__Lib_Conversions.c, 725 :: 		
0x3BC0	0x6410002D  LDK.L	R1, #45
0x3BC4	0xB0208000  STI.B	R2, #0, R1
0x3BC8	0x44214010  ADD.L	R2, R2, #1
;__Lib_Conversions.c, 726 :: 		
0x3BCC	0x64100000  LDK.L	R1, #0
0x3BD0	0x44108002  SUB.L	R1, R1, R0
0x3BD4	0x4400D00C  BEXTS.L	R0, R1, #256
; dexpon end address is: 0 (R0)
; str end address is: 8 (R2)
0x3BD8	0x4410500C  BEXTS.L	R1, R0, #256
;__Lib_Conversions.c, 727 :: 		
0x3BDC	0x00300EF9  JMP	L_FloatToStr110
L__FloatToStr129:
;__Lib_Conversions.c, 724 :: 		
0x3BE0	0x4410500C  BEXTS.L	R1, R0, #256
;__Lib_Conversions.c, 727 :: 		
L_FloatToStr110:
;__Lib_Conversions.c, 728 :: 		
; dexpon start address is: 4 (R1)
; str start address is: 8 (R2)
; d start address is: 0 (R0)
0x3BE4	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_Conversions.c, 729 :: 		
0x3BE8	0x4430D00D  BEXTU.L	R3, R1, #256
; dexpon end address is: 4 (R1)
0x3BEC	0x59E1C092  CMP.B	R3, #9
0x3BF0	0x01A00F03  JMPC	R30, A, #0, L__FloatToStr130
;__Lib_Conversions.c, 730 :: 		
0x3BF4	0xF41040A0  UDIV.L	R1, R0, #10
0x3BF8	0x4410D00D  BEXTU.L	R1, R1, #256
0x3BFC	0x4410C300  ADD.L	R1, R1, #48
0x3C00	0xB0208000  STI.B	R2, #0, R1
0x3C04	0x44214010  ADD.L	R2, R2, #1
; str end address is: 8 (R2)
0x3C08	0x00300F03  JMP	L_FloatToStr111
L__FloatToStr130:
;__Lib_Conversions.c, 729 :: 		
;__Lib_Conversions.c, 730 :: 		
L_FloatToStr111:
;__Lib_Conversions.c, 731 :: 		
; str start address is: 8 (R2)
0x3C0C	0xF41040A1  UMOD.L	R1, R0, #10
0x3C10	0x4410D00D  BEXTU.L	R1, R1, #256
; d end address is: 0 (R0)
0x3C14	0x4400C300  ADD.L	R0, R1, #48
0x3C18	0xB0200000  STI.B	R2, #0, R0
0x3C1C	0x44214010  ADD.L	R2, R2, #1
; str end address is: 8 (R2)
;__Lib_Conversions.c, 732 :: 		
0x3C20	0x00300F09  JMP	L_FloatToStr109
L__FloatToStr131:
;__Lib_Conversions.c, 722 :: 		
;__Lib_Conversions.c, 732 :: 		
L_FloatToStr109:
;__Lib_Conversions.c, 733 :: 		
; str start address is: 8 (R2)
0x3C24	0x64000000  LDK.L	R0, #0
0x3C28	0xB0200000  STI.B	R2, #0, R0
; str end address is: 8 (R2)
;__Lib_Conversions.c, 734 :: 		
0x3C2C	0x64000000  LDK.L	R0, #0
;__Lib_Conversions.c, 735 :: 		
L_end_FloatToStr:
0x3C30	0x99D00000  UNLINK	LR
0x3C34	0xA0000000  RETURN	
0x3C38	0x7F800000  	#2139095040
0x3C3C	0x3F800000  	#1065353216
0x3C40	0x41200000  	#1092616192
0x3C44	0x3DCCCCCD  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 127 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
;__Lib_CString.c, 130 :: 		
; cp start address is: 16 (R4)
; cp start address is: 16 (R4)
0x2CA4	0x44404000  MOVE.L	R4, R0
; to end address is: 0 (R0)
; cp end address is: 16 (R4)
;__Lib_CString.c, 131 :: 		
L_strcpy34:
; cp start address is: 16 (R4)
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x2CA8	0x44224000  MOVE.L	R2, R4
0x2CAC	0x44324010  ADD.L	R3, R4, #1
0x2CB0	0x4441C000  MOVE.L	R4, R3
; cp end address is: 16 (R4)
0x2CB4	0x4450C000  MOVE.L	R5, R1
0x2CB8	0x4430C010  ADD.L	R3, R1, #1
0x2CBC	0x4411C000  MOVE.L	R1, R3
; from end address is: 4 (R1)
0x2CC0	0xA8328000  LDI.B	R3, R5, #0
0x2CC4	0xB0218000  STI.B	R2, #0, R3
0x2CC8	0xA8210000  LDI.B	R2, R2, #0
0x2CCC	0x59E14002  CMP.B	R2, #0
0x2CD0	0x00280B36  JMPC	R30, Z, #1, L_strcpy35
; cp end address is: 16 (R4)
; from end address is: 4 (R1)
;__Lib_CString.c, 132 :: 		
; from start address is: 4 (R1)
; cp start address is: 16 (R4)
; cp end address is: 16 (R4)
; from end address is: 4 (R1)
0x2CD4	0x00300B2A  JMP	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 133 :: 		
; to end address is: 0 (R0)
;__Lib_CString.c, 134 :: 		
L_end_strcpy:
0x2CD8	0xA0000000  RETURN	
; end of _strcpy
__Compare_FP:
;__Lib_MathDouble.c, 1748 :: 		
;__Lib_MathDouble.c, 1751 :: 		
0x2BC8	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 1753 :: 		
0x2BCC	0x44807FE0  ADD.L	R8, R0, #-2
;__Lib_MathDouble.c, 1754 :: 		
0x2BD0	0x44524018  ASHL.L	R5, R4, #1
;__Lib_MathDouble.c, 1755 :: 		
0x2BD4	0x44734018  ASHL.L	R7, R6, #1
;__Lib_MathDouble.c, 1756 :: 		
0x2BD8	0x44928075  OR.L	R9, R5, R7
;__Lib_MathDouble.c, 1758 :: 		
0x2BDC	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1759 :: 		
0x2BE0	0x00280B23  JMPC	R30, Z, #1, label49
;__Lib_MathDouble.c, 1761 :: 		
0x2BE4	0x64F0FF00  LDK.L	R15, #65280
;__Lib_MathDouble.c, 1762 :: 		
0x2BE8	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1764 :: 		
0x2BEC	0x44F7C015  OR.L	R15, R15, #1
;__Lib_MathDouble.c, 1766 :: 		
0x2BF0	0x5DE280F2  CMP.L	R5, R15
;__Lib_MathDouble.c, 1767 :: 		
0x2BF4	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1768 :: 		
0x2BF8	0x00600B00  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 1769 :: 		
0x2BFC	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1770 :: 		
label_1:
;__Lib_MathDouble.c, 1772 :: 		
0x2C00	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1773 :: 		
0x2C04	0x00280B25  JMPC	R30, Z, #1, label50
;__Lib_MathDouble.c, 1775 :: 		
0x2C08	0x64F0FF00  LDK.L	R15, #65280
;__Lib_MathDouble.c, 1776 :: 		
0x2C0C	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1778 :: 		
0x2C10	0x44F7C015  OR.L	R15, R15, #1
;__Lib_MathDouble.c, 1780 :: 		
0x2C14	0x5DE380F2  CMP.L	R7, R15
;__Lib_MathDouble.c, 1781 :: 		
0x2C18	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1782 :: 		
0x2C1C	0x00600B09  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 1783 :: 		
0x2C20	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1784 :: 		
label_2:
;__Lib_MathDouble.c, 1786 :: 		
0x2C24	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1787 :: 		
0x2C28	0x00280B25  JMPC	R30, Z, #1, label50
;__Lib_MathDouble.c, 1789 :: 		
0x2C2C	0x4452C019  LSHR.L	R5, R5, #1
;__Lib_MathDouble.c, 1791 :: 		
0x2C30	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 1792 :: 		
0x2C34	0x01280B0F  JMPC	R30, GTE, #1, label51
;__Lib_MathDouble.c, 1794 :: 		
0x2C38	0x44500052  SUB.L	R5, R0, R5
;__Lib_MathDouble.c, 1796 :: 		
label51:
;__Lib_MathDouble.c, 1798 :: 		
0x2C3C	0x4473C019  LSHR.L	R7, R7, #1
;__Lib_MathDouble.c, 1800 :: 		
0x2C40	0x5DE34002  CMP.L	R6, #0
;__Lib_MathDouble.c, 1801 :: 		
0x2C44	0x01280B13  JMPC	R30, GTE, #1, label52
;__Lib_MathDouble.c, 1803 :: 		
0x2C48	0x44700072  SUB.L	R7, R0, R7
;__Lib_MathDouble.c, 1805 :: 		
label52:
;__Lib_MathDouble.c, 1807 :: 		
0x2C4C	0x5DE28072  CMP.L	R5, R7
;__Lib_MathDouble.c, 1808 :: 		
0x2C50	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1809 :: 		
0x2C54	0x01280B17  JMPC	R30, GTE, #1, label_3
;__Lib_MathDouble.c, 1810 :: 		
0x2C58	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1811 :: 		
label_3:
;__Lib_MathDouble.c, 1813 :: 		
0x2C5C	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1814 :: 		
0x2C60	0x00280B1B  JMPC	R30, Z, #1, label53
;__Lib_MathDouble.c, 1816 :: 		
0x2C64	0x44207FF0  ADD.L	R2, R0, #-1
;__Lib_MathDouble.c, 1817 :: 		
0x2C68	0x00300B24  JMP	label54
;__Lib_MathDouble.c, 1819 :: 		
label53:
;__Lib_MathDouble.c, 1821 :: 		
0x2C6C	0x5DE38052  CMP.L	R7, R5
;__Lib_MathDouble.c, 1822 :: 		
0x2C70	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1823 :: 		
0x2C74	0x01280B1F  JMPC	R30, GTE, #1, label_4
;__Lib_MathDouble.c, 1824 :: 		
0x2C78	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1825 :: 		
label_4:
;__Lib_MathDouble.c, 1827 :: 		
0x2C7C	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1828 :: 		
0x2C80	0x00280B23  JMPC	R30, Z, #1, label49
;__Lib_MathDouble.c, 1830 :: 		
0x2C84	0x44204010  ADD.L	R2, R0, #1
;__Lib_MathDouble.c, 1831 :: 		
0x2C88	0x00300B24  JMP	label54
;__Lib_MathDouble.c, 1833 :: 		
label49:
;__Lib_MathDouble.c, 1835 :: 		
0x2C8C	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 1837 :: 		
label54:
;__Lib_MathDouble.c, 1839 :: 		
0x2C90	0x00300B27  JMP	label_end
;__Lib_MathDouble.c, 1841 :: 		
label50:
;__Lib_MathDouble.c, 1843 :: 		
0x2C94	0x44200085  OR.L	R2, R0, R8
;__Lib_MathDouble.c, 1844 :: 		
0x2C98	0x00300B24  JMP	label54
;__Lib_MathDouble.c, 1846 :: 		
label_end:
;__Lib_MathDouble.c, 1848 :: 		
0x2C9C	0x5DE14002  CMP.L	R2, #0
;__Lib_MathDouble.c, 1851 :: 		
L_end__Compare_FP:
0x2CA0	0xA0000000  RETURN	
; end of __Compare_FP
_fm_caseTune:
;Click_FM_FT90x.c, 118 :: 		void fm_caseTune( )
;Click_FM_FT90x.c, 120 :: 		fm_tune( 90.9 );
0x4BC0	0x6C00132D  LPM.L	R0, $+244
0x4BC4	0x00340DE1  CALL	_fm_tune+0
;Click_FM_FT90x.c, 122 :: 		Delay_ms(100);
0x4BC8	0x6DC012F8  LPM.L	R28, $+24
0x4BCC	0x44004000  NOP	
L_fm_caseTune8:
0x4BD0	0x45CE4012  SUB.L	R28, R28, #1
0x4BD4	0x5DEE4002  CMP.L	R28, #0
0x4BD8	0x002012F4  JMPC	R30, Z, #0, L_fm_caseTune8
0x4BDC	0x003012F9  JMP	$+8
0x4BE0	0x0032DCD3  	#3333331
0x4BE4	0x44004000  NOP	
0x4BE8	0x44004000  NOP	
;Click_FM_FT90x.c, 124 :: 		fm_endTune( );
0x4BEC	0x00340D91  CALL	_fm_endTune+0
;Click_FM_FT90x.c, 126 :: 		Delay_ms(10);
0x4BF0	0x6DC01302  LPM.L	R28, $+24
0x4BF4	0x44004000  NOP	
L_fm_caseTune10:
0x4BF8	0x45CE4012  SUB.L	R28, R28, #1
0x4BFC	0x5DEE4002  CMP.L	R28, #0
0x4C00	0x002012FE  JMPC	R30, Z, #0, L_fm_caseTune10
0x4C04	0x00301303  JMP	$+8
0x4C08	0x00051613  	#333331
0x4C0C	0x44004000  NOP	
0x4C10	0x44004000  NOP	
;Click_FM_FT90x.c, 128 :: 		receivedSignalStrengthIndicator = fm_getReceivedSignalStrengthIndicator( );
0x4C14	0x00340DD7  CALL	_fm_getReceivedSignalStrengthIndicator+0
0x4C18	0xBA000D88  STA.S	_receivedSignalStrengthIndicator+0, R0
;Click_FM_FT90x.c, 129 :: 		tunedFrequency_ = fm_getChannelFrequency( );
0x4C1C	0x00340F3B  CALL	_fm_getChannelFrequency+0
0x4C20	0xBC000DC8  STA.L	_tunedFrequency_+0, R0
;Click_FM_FT90x.c, 130 :: 		stationFrequency = fm_getChannel( );
0x4C24	0x00340F7E  CALL	_fm_getChannel+0
0x4C28	0xBA000DC2  STA.S	_stationFrequency+0, R0
;Click_FM_FT90x.c, 132 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4C2C	0x6400094B  LDK.L	R0, #?lstr20_Click_FM_FT90x+0
0x4C30	0x64100002  LDK.L	R1, #2
0x4C34	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 133 :: 		mikrobus_logWrite( "   *     tune complete                      *  ", _LOG_LINE );
0x4C38	0x6400097B  LDK.L	R0, #?lstr21_Click_FM_FT90x+0
0x4C3C	0x64100002  LDK.L	R1, #2
0x4C40	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 135 :: 		WordToStr( receivedSignalStrengthIndicator, text );
0x4C44	0xC2000D88  LDA.S	R0, _receivedSignalStrengthIndicator+0
0x4C48	0x64100D90  LDK.L	R1, #_text+0
0x4C4C	0x00340F1C  CALL	_WordToStr+0
;Click_FM_FT90x.c, 136 :: 		mikrobus_logWrite( "   *     rssi:", _LOG_TEXT );
0x4C50	0x640009AB  LDK.L	R0, #?lstr22_Click_FM_FT90x+0
0x4C54	0x64100001  LDK.L	R1, #1
0x4C58	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 137 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x4C5C	0x64100001  LDK.L	R1, #1
0x4C60	0x64000D90  LDK.L	R0, #_text+0
0x4C64	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 138 :: 		mikrobus_logWrite( " dBuV", _LOG_LINE );
0x4C68	0x640009BA  LDK.L	R0, #?lstr23_Click_FM_FT90x+0
0x4C6C	0x64100002  LDK.L	R1, #2
0x4C70	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 140 :: 		FloatToStr( tunedFrequency_, text );
0x4C74	0xC4000DC8  LDA.L	R0, _tunedFrequency_+0
0x4C78	0x64100D90  LDK.L	R1, #_text+0
0x4C7C	0x00340E48  CALL	_FloatToStr+0
;Click_FM_FT90x.c, 141 :: 		mikrobus_logWrite( "   *     tuned frequency:", _LOG_TEXT );
0x4C80	0x640009C0  LDK.L	R0, #?lstr24_Click_FM_FT90x+0
0x4C84	0x64100001  LDK.L	R1, #1
0x4C88	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 142 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x4C8C	0x64100001  LDK.L	R1, #1
0x4C90	0x64000D90  LDK.L	R0, #_text+0
0x4C94	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 143 :: 		mikrobus_logWrite( " MHz", _LOG_LINE );
0x4C98	0x640009DA  LDK.L	R0, #?lstr25_Click_FM_FT90x+0
0x4C9C	0x64100002  LDK.L	R1, #2
0x4CA0	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 144 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4CA4	0x640009DF  LDK.L	R0, #?lstr26_Click_FM_FT90x+0
0x4CA8	0x64100002  LDK.L	R1, #2
0x4CAC	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 145 :: 		}
L_end_fm_caseTune:
0x4CB0	0xA0000000  RETURN	
0x4CB4	0x42B5CCCD  	#1119210701
; end of _fm_caseTune
_fm_tune:
;__fm_Driver.c, 653 :: 		uint8_t fm_tune( float channelFrequency )
; channelFrequency start address is: 0 (R0)
0x3784	0x95D0002C  LINK	LR, #44
0x3788	0x44104000  MOVE.L	R1, R0
; channelFrequency end address is: 0 (R0)
; channelFrequency start address is: 4 (R1)
;__fm_Driver.c, 663 :: 		fm_readRegisters( regBuffer );
0x378C	0x440FC040  ADD.L	R0, SP, #4
0x3790	0xB5F08000  STI.L	SP, #0, R1
0x3794	0x00341199  CALL	_fm_readRegisters+0
0x3798	0xAC1F8000  LDI.L	R1, SP, #0
;__fm_Driver.c, 665 :: 		b = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x379C	0x440FC040  ADD.L	R0, SP, #4
0x37A0	0x44204060  ADD.L	R2, R0, #6
0x37A4	0xAA210000  LDI.S	R2, R2, #0
;__fm_Driver.c, 666 :: 		b &= 0x00C0;
0x37A8	0x44214C04  AND.L	R2, R2, #192
0x37AC	0x4421400D  BEXTU.L	R2, R2, #0
;__fm_Driver.c, 667 :: 		b >>= 6;
0x37B0	0x44214069  LSHR.L	R2, R2, #6
0x37B4	0x4421400D  BEXTU.L	R2, R2, #0
;__fm_Driver.c, 668 :: 		b &= 0x0003;
0x37B8	0x44314034  AND.L	R3, R2, #3
; b start address is: 8 (R2)
0x37BC	0x4421C00D  BEXTU.L	R2, R3, #0
;__fm_Driver.c, 670 :: 		s = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x37C0	0x44004060  ADD.L	R0, R0, #6
0x37C4	0xAA000000  LDI.S	R0, R0, #0
;__fm_Driver.c, 671 :: 		s &= 0x0030;
0x37C8	0x44004304  AND.L	R0, R0, #48
0x37CC	0x4400400D  BEXTU.L	R0, R0, #0
;__fm_Driver.c, 672 :: 		s >>= 4;
0x37D0	0x44004049  LSHR.L	R0, R0, #4
0x37D4	0x4400400D  BEXTU.L	R0, R0, #0
;__fm_Driver.c, 673 :: 		s &= 0x0003;
0x37D8	0x44004034  AND.L	R0, R0, #3
; s start address is: 0 (R0)
;__fm_Driver.c, 675 :: 		if (b == 0)
0x37DC	0x5BE1C002  CMP.S	R3, #0
0x37E0	0x00200DFC  JMPC	R30, Z, #0, L_fm_tune34
; b end address is: 8 (R2)
;__fm_Driver.c, 677 :: 		band_ = 87.5;
0x37E4	0x6C200E33  LPM.L	R2, $+232
0x37E8	0xB5F10028  STI.L	SP, #40, R2
;__fm_Driver.c, 678 :: 		}
0x37EC	0x00300E05  JMP	L_fm_tune35
L_fm_tune34:
;__fm_Driver.c, 679 :: 		else if (b == 1)
; b start address is: 8 (R2)
0x37F0	0x5BE14012  CMP.S	R2, #1
0x37F4	0x00200E01  JMPC	R30, Z, #0, L_fm_tune36
; b end address is: 8 (R2)
;__fm_Driver.c, 681 :: 		band_ = 76.0;
0x37F8	0x6C200E34  LPM.L	R2, $+216
0x37FC	0xB5F10028  STI.L	SP, #40, R2
;__fm_Driver.c, 682 :: 		}
0x3800	0x00300E05  JMP	L_fm_tune37
L_fm_tune36:
;__fm_Driver.c, 683 :: 		else if (b == 2)
; b start address is: 8 (R2)
0x3804	0x5BE14022  CMP.S	R2, #2
0x3808	0x00200E05  JMPC	R30, Z, #0, L_fm_tune38
; b end address is: 8 (R2)
;__fm_Driver.c, 685 :: 		band_ = 76.0;
0x380C	0x6C200E34  LPM.L	R2, $+196
0x3810	0xB5F10028  STI.L	SP, #40, R2
;__fm_Driver.c, 686 :: 		}
L_fm_tune38:
L_fm_tune37:
L_fm_tune35:
;__fm_Driver.c, 688 :: 		if (s == 0)
0x3814	0x5BE04002  CMP.S	R0, #0
0x3818	0x00200E0A  JMPC	R30, Z, #0, L_fm_tune39
; s end address is: 0 (R0)
;__fm_Driver.c, 690 :: 		space_ = 0.2;
0x381C	0x6C000E35  LPM.L	R0, $+184
0x3820	0xB5F00024  STI.L	SP, #36, R0
;__fm_Driver.c, 691 :: 		}
0x3824	0x00300E13  JMP	L_fm_tune40
L_fm_tune39:
;__fm_Driver.c, 692 :: 		else if (s == 1)
; s start address is: 0 (R0)
0x3828	0x5BE04012  CMP.S	R0, #1
0x382C	0x00200E0F  JMPC	R30, Z, #0, L_fm_tune41
; s end address is: 0 (R0)
;__fm_Driver.c, 694 :: 		space_ = 0.1;
0x3830	0x6C000E36  LPM.L	R0, $+168
0x3834	0xB5F00024  STI.L	SP, #36, R0
;__fm_Driver.c, 695 :: 		}
0x3838	0x00300E13  JMP	L_fm_tune42
L_fm_tune41:
;__fm_Driver.c, 696 :: 		else if (s == 2)
; s start address is: 0 (R0)
0x383C	0x5BE04022  CMP.S	R0, #2
0x3840	0x00200E13  JMPC	R30, Z, #0, L_fm_tune43
; s end address is: 0 (R0)
;__fm_Driver.c, 698 :: 		space_ = 0.05;
0x3844	0x6C000E37  LPM.L	R0, $+152
0x3848	0xB5F00024  STI.L	SP, #36, R0
;__fm_Driver.c, 699 :: 		}
L_fm_tune43:
L_fm_tune42:
L_fm_tune40:
;__fm_Driver.c, 701 :: 		aux_  = channelFrequency - band_;
0x384C	0xAC6F8028  LDI.L	R6, SP, #40
0x3850	0x4440C000  MOVE.L	R4, R1
0x3854	0x003409C9  CALL	__Sub_FP+0
; channelFrequency end address is: 4 (R1)
;__fm_Driver.c, 702 :: 		aux_ /= space_;
0x3858	0xAC6F8024  LDI.L	R6, SP, #36
0x385C	0x44404000  MOVE.L	R4, R0
0x3860	0x00340A13  CALL	__Div_FP+0
;__fm_Driver.c, 704 :: 		channel_ = (uint16_t)(aux_);
0x3864	0x44404000  MOVE.L	R4, R0
0x3868	0x003409EB  CALL	__FloatToUnsignedIntegral+0
; channel_ start address is: 12 (R3)
0x386C	0x4430400D  BEXTU.L	R3, R0, #0
;__fm_Driver.c, 706 :: 		if (channel_ < 1024)
0x3870	0x64100400  LDK.L	R1, #1024
0x3874	0x5BE00012  CMP.S	R0, R1
0x3878	0x00600E30  JMPC	R30, C, #0, L_fm_tune44
;__fm_Driver.c, 708 :: 		regBuffer[_FM_CHANNEL] &= 0x0000;
0x387C	0x440FC040  ADD.L	R0, SP, #4
0x3880	0x44104020  ADD.L	R1, R0, #2
0x3884	0xAA208000  LDI.S	R2, R1, #0
0x3888	0x44214004  AND.L	R2, R2, #0
0x388C	0xB2110000  STI.S	R1, #0, R2
;__fm_Driver.c, 709 :: 		regBuffer[_FM_CHANNEL] |= channel_;
0x3890	0x44204020  ADD.L	R2, R0, #2
0x3894	0xAA110000  LDI.S	R1, R2, #0
0x3898	0x44108035  OR.L	R1, R1, R3
; channel_ end address is: 12 (R3)
0x389C	0xB2208000  STI.S	R2, #0, R1
;__fm_Driver.c, 711 :: 		fm_setBits( regBuffer, _FM_CHANNEL, _FM_TUNE_MASK, _FM_TUNE_ENABLE );
0x38A0	0x64308000  LDK.L	R3, #32768
0x38A4	0x64207FFF  LDK.L	R2, #32767
0x38A8	0x64100001  LDK.L	R1, #1
0x38AC	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 713 :: 		fm_writeRegisters( regBuffer );
0x38B0	0x440FC040  ADD.L	R0, SP, #4
0x38B4	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 715 :: 		return 0;
0x38B8	0x64000000  LDK.L	R0, #0
0x38BC	0x00300E31  JMP	L_end_fm_tune
;__fm_Driver.c, 716 :: 		}
L_fm_tune44:
;__fm_Driver.c, 719 :: 		return 1;
0x38C0	0x64000001  LDK.L	R0, #1
;__fm_Driver.c, 721 :: 		}
L_end_fm_tune:
0x38C4	0x99D00000  UNLINK	LR
0x38C8	0xA0000000  RETURN	
0x38CC	0x42AF0000  	#1118765056
0x38D0	0x42980000  	#1117257728
0x38D4	0x3E4CCCCD  	#1045220557
0x38D8	0x3DCCCCCD  	#1036831949
0x38DC	0x3D4CCCCD  	#1028443341
; end of _fm_tune
__Sub_FP:
;__Lib_MathDouble.c, 1101 :: 		
;__Lib_MathDouble.c, 1104 :: 		
0x2724	0x64508000  LDK.L	R5, #32768
;__Lib_MathDouble.c, 1105 :: 		
0x2728	0x4452C108  ASHL.L	R5, R5, #16
;__Lib_MathDouble.c, 1107 :: 		
0x272C	0x44630056  XOR.L	R6, R6, R5
;__Lib_MathDouble.c, 1109 :: 		
0x2730	0x00340B37  CALL	__Add_FP+0
;__Lib_MathDouble.c, 1110 :: 		
L_end__Sub_FP:
0x2734	0xA0000000  RETURN	
; end of __Sub_FP
__Div_FP:
;__Lib_MathDouble.c, 1388 :: 		
;__Lib_MathDouble.c, 1391 :: 		
0x284C	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 1393 :: 		
0x2850	0x64B08000  LDK.L	R11, #32768
;__Lib_MathDouble.c, 1394 :: 		
0x2854	0x44B5C108  ASHL.L	R11, R11, #16
;__Lib_MathDouble.c, 1396 :: 		
0x2858	0x44824179  LSHR.L	R8, R4, #23
;__Lib_MathDouble.c, 1397 :: 		
0x285C	0x44844FF4  AND.L	R8, R8, #255
;__Lib_MathDouble.c, 1398 :: 		
0x2860	0x44A34179  LSHR.L	R10, R6, #23
;__Lib_MathDouble.c, 1399 :: 		
0x2864	0x44A54FF4  AND.L	R10, R10, #255
;__Lib_MathDouble.c, 1400 :: 		
0x2868	0x44724088  ASHL.L	R7, R4, #8
;__Lib_MathDouble.c, 1401 :: 		
0x286C	0x447380B5  OR.L	R7, R7, R11
;__Lib_MathDouble.c, 1402 :: 		
0x2870	0x44934088  ASHL.L	R9, R6, #8
;__Lib_MathDouble.c, 1403 :: 		
0x2874	0x449480B5  OR.L	R9, R9, R11
;__Lib_MathDouble.c, 1404 :: 		
0x2878	0x44E20066  XOR.L	R14, R4, R6
;__Lib_MathDouble.c, 1405 :: 		
0x287C	0x44B580E4  AND.L	R11, R11, R14
;__Lib_MathDouble.c, 1406 :: 		
0x2880	0x44E47FF0  ADD.L	R14, R8, #-1
;__Lib_MathDouble.c, 1408 :: 		
0x2884	0x5DE74FE2  CMP.L	R14, #254
;__Lib_MathDouble.c, 1409 :: 		
0x2888	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1410 :: 		
0x288C	0x00600A25  JMPC	R30, C, #0, label_1
;__Lib_MathDouble.c, 1411 :: 		
0x2890	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1412 :: 		
label_1:
;__Lib_MathDouble.c, 1414 :: 		
0x2894	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1415 :: 		
0x2898	0x00280A84  JMPC	R30, Z, #1, label18
;__Lib_MathDouble.c, 1417 :: 		
label26:
;__Lib_MathDouble.c, 1419 :: 		
0x289C	0x44E57FF0  ADD.L	R14, R10, #-1
;__Lib_MathDouble.c, 1421 :: 		
0x28A0	0x5DE74FE2  CMP.L	R14, #254
;__Lib_MathDouble.c, 1422 :: 		
0x28A4	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1423 :: 		
0x28A8	0x00600A2C  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 1424 :: 		
0x28AC	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1425 :: 		
label_2:
;__Lib_MathDouble.c, 1427 :: 		
0x28B0	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1428 :: 		
0x28B4	0x00280AA3  JMPC	R30, Z, #1, label19
;__Lib_MathDouble.c, 1430 :: 		
label32:
;__Lib_MathDouble.c, 1432 :: 		
0x28B8	0x5DE38092  CMP.L	R7, R9
;__Lib_MathDouble.c, 1433 :: 		
0x28BC	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1434 :: 		
0x28C0	0x00600A32  JMPC	R30, C, #0, label_3
;__Lib_MathDouble.c, 1435 :: 		
0x28C4	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1436 :: 		
label_3:
;__Lib_MathDouble.c, 1438 :: 		
0x28C8	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1439 :: 		
0x28CC	0x00200A36  JMPC	R30, Z, #0, label20
;__Lib_MathDouble.c, 1441 :: 		
0x28D0	0x4473C019  LSHR.L	R7, R7, #1
;__Lib_MathDouble.c, 1442 :: 		
0x28D4	0x44844010  ADD.L	R8, R8, #1
;__Lib_MathDouble.c, 1444 :: 		
label20:
;__Lib_MathDouble.c, 1446 :: 		
0x28D8	0x44C4C0E9  LSHR.L	R12, R9, #14
;__Lib_MathDouble.c, 1449 :: 		
0x28DC	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1450 :: 		
0x28E0	0x00200A3A  JMPC	R30, Z, #0, label_16
;__Lib_MathDouble.c, 1451 :: 		
0x28E4	0x00340859  CALL	___GenExcept+0
;__Lib_MathDouble.c, 1453 :: 		
label_16:
;__Lib_MathDouble.c, 1458 :: 		
0x28E8	0xF59380C0  UDIV.L	R25, R7, R12
;__Lib_MathDouble.c, 1459 :: 		
0x28EC	0xF5C380C1  UMOD.L	R28, R7, R12
;__Lib_MathDouble.c, 1460 :: 		
0x28F0	0x444CC000  MOVE.L	R4, R25
;__Lib_MathDouble.c, 1461 :: 		
0x28F4	0x445E4000  MOVE.L	R5, R28
;__Lib_MathDouble.c, 1463 :: 		
0x28F8	0x44D4C128  ASHL.L	R13, R9, #18
;__Lib_MathDouble.c, 1464 :: 		
0x28FC	0x44D6C129  LSHR.L	R13, R13, #18
;__Lib_MathDouble.c, 1468 :: 		
0x2900	0xF4668048  MUL.L	R6, R13, R4
;__Lib_MathDouble.c, 1470 :: 		
0x2904	0x4452C0E8  ASHL.L	R5, R5, #14
;__Lib_MathDouble.c, 1472 :: 		
0x2908	0x5DE28062  CMP.L	R5, R6
;__Lib_MathDouble.c, 1473 :: 		
0x290C	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 1474 :: 		
0x2910	0x00600A46  JMPC	R30, C, #0, label_4
;__Lib_MathDouble.c, 1475 :: 		
0x2914	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 1476 :: 		
label_4:
;__Lib_MathDouble.c, 1478 :: 		
0x2918	0x44528062  SUB.L	R5, R5, R6
;__Lib_MathDouble.c, 1480 :: 		
0x291C	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 1481 :: 		
0x2920	0x00280A4F  JMPC	R30, Z, #1, label21
;__Lib_MathDouble.c, 1483 :: 		
0x2924	0x44427FF0  ADD.L	R4, R4, #-1
;__Lib_MathDouble.c, 1484 :: 		
0x2928	0x44528090  ADD.L	R5, R5, R9
;__Lib_MathDouble.c, 1486 :: 		
0x292C	0x5DE28092  CMP.L	R5, R9
;__Lib_MathDouble.c, 1487 :: 		
0x2930	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 1488 :: 		
0x2934	0x00600A4F  JMPC	R30, C, #0, label_5
;__Lib_MathDouble.c, 1489 :: 		
0x2938	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 1490 :: 		
label_5:
;__Lib_MathDouble.c, 1492 :: 		
label21:
;__Lib_MathDouble.c, 1495 :: 		
0x293C	0x5DE60002  CMP.L	R12, R0
;__Lib_MathDouble.c, 1496 :: 		
0x2940	0x00200A52  JMPC	R30, Z, #0, label_15
;__Lib_MathDouble.c, 1497 :: 		
0x2944	0x00340859  CALL	___GenExcept+0
;__Lib_MathDouble.c, 1499 :: 		
label_15:
;__Lib_MathDouble.c, 1504 :: 		
0x2948	0xF59280C0  UDIV.L	R25, R5, R12
;__Lib_MathDouble.c, 1505 :: 		
0x294C	0xF5C280C1  UMOD.L	R28, R5, R12
;__Lib_MathDouble.c, 1506 :: 		
0x2950	0x447CC000  MOVE.L	R7, R25
;__Lib_MathDouble.c, 1507 :: 		
0x2954	0x445E4000  MOVE.L	R5, R28
;__Lib_MathDouble.c, 1511 :: 		
0x2958	0xF4668078  MUL.L	R6, R13, R7
;__Lib_MathDouble.c, 1513 :: 		
0x295C	0x4452C0E8  ASHL.L	R5, R5, #14
;__Lib_MathDouble.c, 1515 :: 		
0x2960	0x5DE28062  CMP.L	R5, R6
;__Lib_MathDouble.c, 1516 :: 		
0x2964	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 1517 :: 		
0x2968	0x00600A5C  JMPC	R30, C, #0, label_6
;__Lib_MathDouble.c, 1518 :: 		
0x296C	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 1519 :: 		
label_6:
;__Lib_MathDouble.c, 1521 :: 		
0x2970	0x44528062  SUB.L	R5, R5, R6
;__Lib_MathDouble.c, 1523 :: 		
0x2974	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 1524 :: 		
0x2978	0x00280A65  JMPC	R30, Z, #1, label22
;__Lib_MathDouble.c, 1526 :: 		
0x297C	0x4473FFF0  ADD.L	R7, R7, #-1
;__Lib_MathDouble.c, 1527 :: 		
0x2980	0x44528090  ADD.L	R5, R5, R9
;__Lib_MathDouble.c, 1529 :: 		
0x2984	0x5DE28092  CMP.L	R5, R9
;__Lib_MathDouble.c, 1530 :: 		
0x2988	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 1531 :: 		
0x298C	0x00600A65  JMPC	R30, C, #0, label_7
;__Lib_MathDouble.c, 1532 :: 		
0x2990	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 1533 :: 		
label_7:
;__Lib_MathDouble.c, 1535 :: 		
label22:
;__Lib_MathDouble.c, 1537 :: 		
0x2994	0x44E240E8  ASHL.L	R14, R4, #14
;__Lib_MathDouble.c, 1538 :: 		
0x2998	0x447380E0  ADD.L	R7, R7, R14
;__Lib_MathDouble.c, 1539 :: 		
0x299C	0x4473C048  ASHL.L	R7, R7, #4
;__Lib_MathDouble.c, 1541 :: 		
0x29A0	0x5DE28002  CMP.L	R5, R0
;__Lib_MathDouble.c, 1542 :: 		
0x29A4	0x00280A6B  JMPC	R30, Z, #1, label23
;__Lib_MathDouble.c, 1544 :: 		
0x29A8	0x4473C015  OR.L	R7, R7, #1
;__Lib_MathDouble.c, 1546 :: 		
label23:
;__Lib_MathDouble.c, 1548 :: 		
0x29AC	0x44E047E0  ADD.L	R14, R0, #126
;__Lib_MathDouble.c, 1549 :: 		
0x29B0	0x44E700A2  SUB.L	R14, R14, R10
;__Lib_MathDouble.c, 1550 :: 		
0x29B4	0x448400E0  ADD.L	R8, R8, R14
;__Lib_MathDouble.c, 1551 :: 		
0x29B8	0x44E47FF0  ADD.L	R14, R8, #-1
;__Lib_MathDouble.c, 1553 :: 		
0x29BC	0x5DE74FE2  CMP.L	R14, #254
;__Lib_MathDouble.c, 1554 :: 		
0x29C0	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1555 :: 		
0x29C4	0x00600A73  JMPC	R30, C, #0, label_8
;__Lib_MathDouble.c, 1556 :: 		
0x29C8	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1557 :: 		
label_8:
;__Lib_MathDouble.c, 1559 :: 		
0x29CC	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1560 :: 		
0x29D0	0x00280AB9  JMPC	R30, Z, #1, label24
;__Lib_MathDouble.c, 1562 :: 		
label35:
;__Lib_MathDouble.c, 1564 :: 		
0x29D4	0x4473C800  ADD.L	R7, R7, #128
;__Lib_MathDouble.c, 1566 :: 		
0x29D8	0x5DE3C802  CMP.L	R7, #128
;__Lib_MathDouble.c, 1567 :: 		
0x29DC	0x64E00000  LDK.L	R14, #0
;__Lib_MathDouble.c, 1568 :: 		
0x29E0	0x00600A7A  JMPC	R30, C, #0, label_9
;__Lib_MathDouble.c, 1569 :: 		
0x29E4	0x64E00001  LDK.L	R14, #1
;__Lib_MathDouble.c, 1570 :: 		
label_9:
;__Lib_MathDouble.c, 1572 :: 		
0x29E8	0x448400E0  ADD.L	R8, R8, R14
;__Lib_MathDouble.c, 1573 :: 		
0x29EC	0x44E3C089  LSHR.L	R14, R7, #8
;__Lib_MathDouble.c, 1574 :: 		
0x29F0	0x44E74014  AND.L	R14, R14, #1
;__Lib_MathDouble.c, 1575 :: 		
0x29F4	0x447380E2  SUB.L	R7, R7, R14
;__Lib_MathDouble.c, 1576 :: 		
0x29F8	0x4473C018  ASHL.L	R7, R7, #1
;__Lib_MathDouble.c, 1577 :: 		
0x29FC	0x4473C099  LSHR.L	R7, R7, #9
;__Lib_MathDouble.c, 1578 :: 		
0x2A00	0x44E44178  ASHL.L	R14, R8, #23
;__Lib_MathDouble.c, 1579 :: 		
0x2A04	0x447380E5  OR.L	R7, R7, R14
;__Lib_MathDouble.c, 1580 :: 		
0x2A08	0x442380B5  OR.L	R2, R7, R11
;__Lib_MathDouble.c, 1582 :: 		
label33:
;__Lib_MathDouble.c, 1584 :: 		
0x2A0C	0x00300AD7  JMP	label_end
;__Lib_MathDouble.c, 1586 :: 		
label18:
;__Lib_MathDouble.c, 1588 :: 		
0x2A10	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 1589 :: 		
0x2A14	0x00200A95  JMPC	R30, Z, #0, label25
;__Lib_MathDouble.c, 1591 :: 		
0x2A18	0x44738070  ADD.L	R7, R7, R7
;__Lib_MathDouble.c, 1593 :: 		
0x2A1C	0x5DE38002  CMP.L	R7, R0
;__Lib_MathDouble.c, 1594 :: 		
0x2A20	0x00200A95  JMPC	R30, Z, #0, label25
;__Lib_MathDouble.c, 1597 :: 		
0x2A24	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 1598 :: 		
0x2A28	0x5DE3C002  CMP.L	R7, #0
;__Lib_MathDouble.c, 1599 :: 		
0x2A2C	0x00280A92  JMPC	R30, Z, #1, label_11
;__Lib_MathDouble.c, 1601 :: 		
0x2A30	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 1602 :: 		
0x2A34	0x4593C000  MOVE.L	R25, R7
;__Lib_MathDouble.c, 1604 :: 		
label_10:
;__Lib_MathDouble.c, 1605 :: 		
0x2A38	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 1607 :: 		
0x2A3C	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1608 :: 		
0x2A40	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1609 :: 		
0x2A44	0x00E00A8E  JMPC	R30, S, #0, label_10
;__Lib_MathDouble.c, 1610 :: 		
label_11:
;__Lib_MathDouble.c, 1612 :: 		
0x2A48	0x448400C2  SUB.L	R8, R8, R12
;__Lib_MathDouble.c, 1613 :: 		
0x2A4C	0x447380C8  ASHL.L	R7, R7, R12
;__Lib_MathDouble.c, 1614 :: 		
0x2A50	0x00300A27  JMP	label26
;__Lib_MathDouble.c, 1616 :: 		
label25:
;__Lib_MathDouble.c, 1618 :: 		
0x2A54	0x5DE50082  CMP.L	R10, R8
;__Lib_MathDouble.c, 1619 :: 		
0x2A58	0x00200A9A  JMPC	R30, Z, #0, label27
;__Lib_MathDouble.c, 1621 :: 		
0x2A5C	0x44E48090  ADD.L	R14, R9, R9
;__Lib_MathDouble.c, 1623 :: 		
0x2A60	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 1624 :: 		
0x2A64	0x00280AD4  JMPC	R30, Z, #1, label28
;__Lib_MathDouble.c, 1626 :: 		
label27:
;__Lib_MathDouble.c, 1628 :: 		
0x2A68	0x44F04FF0  ADD.L	R15, R0, #255
;__Lib_MathDouble.c, 1630 :: 		
0x2A6C	0x5DE500F2  CMP.L	R10, R15
;__Lib_MathDouble.c, 1631 :: 		
0x2A70	0x00280AA3  JMPC	R30, Z, #1, label19
;__Lib_MathDouble.c, 1633 :: 		
0x2A74	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 1634 :: 		
0x2A78	0x00280AB7  JMPC	R30, Z, #1, label29
;__Lib_MathDouble.c, 1636 :: 		
0x2A7C	0x44E38070  ADD.L	R14, R7, R7
;__Lib_MathDouble.c, 1638 :: 		
0x2A80	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 1639 :: 		
0x2A84	0x00200AD4  JMPC	R30, Z, #0, label28
;__Lib_MathDouble.c, 1641 :: 		
0x2A88	0x00300AD0  JMP	label30
;__Lib_MathDouble.c, 1643 :: 		
label19:
;__Lib_MathDouble.c, 1645 :: 		
0x2A8C	0x5DE50002  CMP.L	R10, R0
;__Lib_MathDouble.c, 1646 :: 		
0x2A90	0x00200AB4  JMPC	R30, Z, #0, label31
;__Lib_MathDouble.c, 1648 :: 		
0x2A94	0x44948090  ADD.L	R9, R9, R9
;__Lib_MathDouble.c, 1650 :: 		
0x2A98	0x5DE48002  CMP.L	R9, R0
;__Lib_MathDouble.c, 1651 :: 		
0x2A9C	0x00280AD0  JMPC	R30, Z, #1, label30
;__Lib_MathDouble.c, 1654 :: 		
0x2AA0	0x64C00020  LDK.L	R12, #32
;__Lib_MathDouble.c, 1655 :: 		
0x2AA4	0x5DE4C002  CMP.L	R9, #0
;__Lib_MathDouble.c, 1656 :: 		
0x2AA8	0x00280AB1  JMPC	R30, Z, #1, label_13
;__Lib_MathDouble.c, 1658 :: 		
0x2AAC	0x64CFFFFF  LDK.L	R12, #-1
;__Lib_MathDouble.c, 1659 :: 		
0x2AB0	0x4594C000  MOVE.L	R25, R9
;__Lib_MathDouble.c, 1661 :: 		
label_12:
;__Lib_MathDouble.c, 1662 :: 		
0x2AB4	0x44C64010  ADD.L	R12, R12, #1
;__Lib_MathDouble.c, 1664 :: 		
0x2AB8	0x5DECC002  CMP.L	R25, #0
;__Lib_MathDouble.c, 1665 :: 		
0x2ABC	0x459CC018  ASHL.L	R25, R25, #1
;__Lib_MathDouble.c, 1666 :: 		
0x2AC0	0x00E00AAD  JMPC	R30, S, #0, label_12
;__Lib_MathDouble.c, 1667 :: 		
label_13:
;__Lib_MathDouble.c, 1669 :: 		
0x2AC4	0x44A500C2  SUB.L	R10, R10, R12
;__Lib_MathDouble.c, 1670 :: 		
0x2AC8	0x449480C8  ASHL.L	R9, R9, R12
;__Lib_MathDouble.c, 1671 :: 		
0x2ACC	0x00300A2E  JMP	label32
;__Lib_MathDouble.c, 1673 :: 		
label31:
;__Lib_MathDouble.c, 1675 :: 		
0x2AD0	0x44E48090  ADD.L	R14, R9, R9
;__Lib_MathDouble.c, 1677 :: 		
0x2AD4	0x5DE70002  CMP.L	R14, R0
;__Lib_MathDouble.c, 1678 :: 		
0x2AD8	0x00200AD4  JMPC	R30, Z, #0, label28
;__Lib_MathDouble.c, 1680 :: 		
label29:
;__Lib_MathDouble.c, 1682 :: 		
0x2ADC	0x442000B5  OR.L	R2, R0, R11
;__Lib_MathDouble.c, 1683 :: 		
0x2AE0	0x00300A83  JMP	label33
;__Lib_MathDouble.c, 1685 :: 		
label24:
;__Lib_MathDouble.c, 1687 :: 		
0x2AE4	0x5DE44002  CMP.L	R8, #0
;__Lib_MathDouble.c, 1688 :: 		
0x2AE8	0x01680AD0  JMPC	R30, GT, #1, label30
;__Lib_MathDouble.c, 1690 :: 		
0x2AEC	0x44C04010  ADD.L	R12, R0, #1
;__Lib_MathDouble.c, 1691 :: 		
0x2AF0	0x44C60082  SUB.L	R12, R12, R8
;__Lib_MathDouble.c, 1693 :: 		
0x2AF4	0x5DE64802  CMP.L	R12, #128
;__Lib_MathDouble.c, 1694 :: 		
0x2AF8	0x64F00000  LDK.L	R15, #0
;__Lib_MathDouble.c, 1695 :: 		
0x2AFC	0x00600AC1  JMPC	R30, C, #0, label_14
;__Lib_MathDouble.c, 1696 :: 		
0x2B00	0x64F00001  LDK.L	R15, #1
;__Lib_MathDouble.c, 1697 :: 		
label_14:
;__Lib_MathDouble.c, 1699 :: 		
0x2B04	0x5DE78002  CMP.L	R15, R0
;__Lib_MathDouble.c, 1700 :: 		
0x2B08	0x00280AB7  JMPC	R30, Z, #1, label29
;__Lib_MathDouble.c, 1702 :: 		
0x2B0C	0x44E04200  ADD.L	R14, R0, #32
;__Lib_MathDouble.c, 1703 :: 		
0x2B10	0x44E700C2  SUB.L	R14, R14, R12
;__Lib_MathDouble.c, 1704 :: 		
0x2B14	0x448380E8  ASHL.L	R8, R7, R14
;__Lib_MathDouble.c, 1705 :: 		
0x2B18	0x447380C9  LSHR.L	R7, R7, R12
;__Lib_MathDouble.c, 1707 :: 		
0x2B1C	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 1708 :: 		
0x2B20	0x00280ACA  JMPC	R30, Z, #1, label34
;__Lib_MathDouble.c, 1710 :: 		
0x2B24	0x4473C025  OR.L	R7, R7, #2
;__Lib_MathDouble.c, 1712 :: 		
label34:
;__Lib_MathDouble.c, 1714 :: 		
0x2B28	0x44804000  ADD.L	R8, R0, #0
;__Lib_MathDouble.c, 1715 :: 		
0x2B2C	0x44E3C800  ADD.L	R14, R7, #128
;__Lib_MathDouble.c, 1717 :: 		
0x2B30	0x5DE74002  CMP.L	R14, #0
;__Lib_MathDouble.c, 1718 :: 		
0x2B34	0x01280A75  JMPC	R30, GTE, #1, label35
;__Lib_MathDouble.c, 1720 :: 		
0x2B38	0x44804010  ADD.L	R8, R0, #1
;__Lib_MathDouble.c, 1721 :: 		
0x2B3C	0x00300A75  JMP	label35
;__Lib_MathDouble.c, 1723 :: 		
label30:
;__Lib_MathDouble.c, 1725 :: 		
0x2B40	0x64F07F80  LDK.L	R15, #32640
;__Lib_MathDouble.c, 1726 :: 		
0x2B44	0x44F7C108  ASHL.L	R15, R15, #16
;__Lib_MathDouble.c, 1728 :: 		
0x2B48	0x442580F5  OR.L	R2, R11, R15
;__Lib_MathDouble.c, 1729 :: 		
0x2B4C	0x00300A83  JMP	label33
;__Lib_MathDouble.c, 1731 :: 		
label28:
;__Lib_MathDouble.c, 1733 :: 		
0x2B50	0x6420FFC0  LDK.L	R2, #65472
;__Lib_MathDouble.c, 1734 :: 		
0x2B54	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 1736 :: 		
0x2B58	0x00300A83  JMP	label33
;__Lib_MathDouble.c, 1738 :: 		
label_end:
;__Lib_MathDouble.c, 1740 :: 		
0x2B5C	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 1742 :: 		
L_end__Div_FP:
0x2B60	0xA0000000  RETURN	
; end of __Div_FP
___GenExcept:
;__Lib_System.c, 79 :: 		
;__Lib_System.c, 80 :: 		
L___GenExcept4:
0x2164	0x00300859  JMP	L___GenExcept4
;__Lib_System.c, 81 :: 		
L_end___GenExcept:
0x2168	0xA0000000  RETURN	
; end of ___GenExcept
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 88 :: 		
;__Lib_MathDouble.c, 91 :: 		
0x27AC	0x64000000  LDK.L	R0, #0
;__Lib_MathDouble.c, 93 :: 		
0x27B0	0x44524088  ASHL.L	R5, R4, #8
;__Lib_MathDouble.c, 95 :: 		
0x27B4	0x64808000  LDK.L	R8, #32768
;__Lib_MathDouble.c, 96 :: 		
0x27B8	0x44844108  ASHL.L	R8, R8, #16
;__Lib_MathDouble.c, 98 :: 		
0x27BC	0x44528085  OR.L	R5, R5, R8
;__Lib_MathDouble.c, 99 :: 		
0x27C0	0x44724179  LSHR.L	R7, R4, #23
;__Lib_MathDouble.c, 100 :: 		
0x27C4	0x4473CFF4  AND.L	R7, R7, #255
;__Lib_MathDouble.c, 101 :: 		
0x27C8	0x446049E0  ADD.L	R6, R0, #158
;__Lib_MathDouble.c, 102 :: 		
0x27CC	0x44630072  SUB.L	R6, R6, R7
;__Lib_MathDouble.c, 104 :: 		
0x27D0	0x5DE34002  CMP.L	R6, #0
;__Lib_MathDouble.c, 105 :: 		
0x27D4	0x00E80A04  JMPC	R30, S, #1, label1
;__Lib_MathDouble.c, 107 :: 		
0x27D8	0x5DE34202  CMP.L	R6, #32
;__Lib_MathDouble.c, 108 :: 		
0x27DC	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 109 :: 		
0x27E0	0x012809FA  JMPC	R30, GTE, #1, label_1
;__Lib_MathDouble.c, 110 :: 		
0x27E4	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 111 :: 		
label_1:
;__Lib_MathDouble.c, 113 :: 		
0x27E8	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 114 :: 		
0x27EC	0x002009FE  JMPC	R30, Z, #0, label2
;__Lib_MathDouble.c, 116 :: 		
0x27F0	0x44204000  ADD.L	R2, R0, #0
;__Lib_MathDouble.c, 117 :: 		
0x27F4	0x00300A0F  JMP	label_end
;__Lib_MathDouble.c, 119 :: 		
label2:
;__Lib_MathDouble.c, 121 :: 		
0x27F8	0x44528069  LSHR.L	R5, R5, R6
;__Lib_MathDouble.c, 123 :: 		
0x27FC	0x5DE24002  CMP.L	R4, #0
;__Lib_MathDouble.c, 124 :: 		
0x2800	0x01280A02  JMPC	R30, GTE, #1, label4
;__Lib_MathDouble.c, 126 :: 		
0x2804	0x44500052  SUB.L	R5, R0, R5
;__Lib_MathDouble.c, 128 :: 		
label4:
;__Lib_MathDouble.c, 130 :: 		
0x2808	0x44200055  OR.L	R2, R0, R5
;__Lib_MathDouble.c, 131 :: 		
0x280C	0x00300A0F  JMP	label_end
;__Lib_MathDouble.c, 133 :: 		
label1:
;__Lib_MathDouble.c, 135 :: 		
0x2810	0x6C800A11  LPM.L	R8, $+52
;__Lib_MathDouble.c, 138 :: 		
0x2814	0x5DE20082  CMP.L	R4, R8
;__Lib_MathDouble.c, 139 :: 		
0x2818	0x64800000  LDK.L	R8, #0
;__Lib_MathDouble.c, 140 :: 		
0x281C	0x00600A09  JMPC	R30, C, #0, label_2
;__Lib_MathDouble.c, 141 :: 		
0x2820	0x64800001  LDK.L	R8, #1
;__Lib_MathDouble.c, 142 :: 		
label_2:
;__Lib_MathDouble.c, 144 :: 		
0x2824	0x5DE40002  CMP.L	R8, R0
;__Lib_MathDouble.c, 145 :: 		
0x2828	0x00200A0E  JMPC	R30, Z, #0, label5
;__Lib_MathDouble.c, 147 :: 		
0x282C	0x64208000  LDK.L	R2, #32768
;__Lib_MathDouble.c, 148 :: 		
0x2830	0x44214108  ASHL.L	R2, R2, #16
;__Lib_MathDouble.c, 149 :: 		
0x2834	0x00300A0F  JMP	label_end
;__Lib_MathDouble.c, 151 :: 		
label5:
;__Lib_MathDouble.c, 153 :: 		
0x2838	0x44207FF0  ADD.L	R2, R0, #-1
;__Lib_MathDouble.c, 155 :: 		
label_end:
;__Lib_MathDouble.c, 157 :: 		
0x283C	0x44014000  MOVE.L	R0, R2
;__Lib_MathDouble.c, 158 :: 		
0x2840	0x00300A12  JMP	$+8
0x2844	0x7F800001  	#2139095041
;__Lib_MathDouble.c, 159 :: 		
L_end__FloatToUnsignedIntegral:
0x2848	0xA0000000  RETURN	
; end of __FloatToUnsignedIntegral
_fm_endTune:
;__fm_Driver.c, 723 :: 		void fm_endTune( void )
0x3644	0x95D00020  LINK	LR, #32
;__fm_Driver.c, 727 :: 		fm_readRegisters( regBuffer );
0x3648	0x440FC000  ADD.L	R0, SP, #0
0x364C	0x00341199  CALL	_fm_readRegisters+0
;__fm_Driver.c, 729 :: 		fm_setBits( regBuffer, _FM_CHANNEL, _FM_TUNE_MASK, _FM_TUNE_DISABLE );
0x3650	0x440FC000  ADD.L	R0, SP, #0
0x3654	0x64300000  LDK.L	R3, #0
0x3658	0x64207FFF  LDK.L	R2, #32767
0x365C	0x64100001  LDK.L	R1, #1
0x3660	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 731 :: 		fm_writeRegisters( regBuffer );
0x3664	0x440FC000  ADD.L	R0, SP, #0
0x3668	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 732 :: 		}
L_end_fm_endTune:
0x366C	0x99D00000  UNLINK	LR
0x3670	0xA0000000  RETURN	
; end of _fm_endTune
_fm_caseMemorize:
;Click_FM_FT90x.c, 147 :: 		void fm_caseMemorize( )
;Click_FM_FT90x.c, 149 :: 		if (memory_ == 0)
0x4D38	0xC0000435  LDA.B	R0, _memory_+0
0x4D3C	0x59E04002  CMP.B	R0, #0
0x4D40	0x00201360  JMPC	R30, Z, #0, L_fm_caseMemorize12
;Click_FM_FT90x.c, 151 :: 		station1 = stationFrequency;
0x4D44	0xC2000DC2  LDA.S	R0, _stationFrequency+0
0x4D48	0xBA000CCA  STA.S	_station1+0, R0
;Click_FM_FT90x.c, 152 :: 		memory_ += 1;
0x4D4C	0xC0000435  LDA.B	R0, _memory_+0
0x4D50	0x44004010  ADD.L	R0, R0, #1
0x4D54	0xB8000435  STA.B	_memory_+0, R0
;Click_FM_FT90x.c, 154 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4D58	0x64000436  LDK.L	R0, #?lstr27_Click_FM_FT90x+0
0x4D5C	0x64100002  LDK.L	R1, #2
0x4D60	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 155 :: 		mikrobus_logWrite( "   *     station 1 memorized                *  ", _LOG_LINE );
0x4D64	0x64000466  LDK.L	R0, #?lstr28_Click_FM_FT90x+0
0x4D68	0x64100002  LDK.L	R1, #2
0x4D6C	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 156 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4D70	0x64000496  LDK.L	R0, #?lstr29_Click_FM_FT90x+0
0x4D74	0x64100002  LDK.L	R1, #2
0x4D78	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 157 :: 		}
0x4D7C	0x00301394  JMP	L_fm_caseMemorize13
L_fm_caseMemorize12:
;Click_FM_FT90x.c, 158 :: 		else if (memory_ == 1)
0x4D80	0xC0000435  LDA.B	R0, _memory_+0
0x4D84	0x59E04012  CMP.B	R0, #1
0x4D88	0x00201372  JMPC	R30, Z, #0, L_fm_caseMemorize14
;Click_FM_FT90x.c, 160 :: 		station2 = stationFrequency;
0x4D8C	0xC2000DC2  LDA.S	R0, _stationFrequency+0
0x4D90	0xBA000D8A  STA.S	_station2+0, R0
;Click_FM_FT90x.c, 161 :: 		memory_ += 1;
0x4D94	0xC0000435  LDA.B	R0, _memory_+0
0x4D98	0x44004010  ADD.L	R0, R0, #1
0x4D9C	0xB8000435  STA.B	_memory_+0, R0
;Click_FM_FT90x.c, 163 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4DA0	0x640004C6  LDK.L	R0, #?lstr30_Click_FM_FT90x+0
0x4DA4	0x64100002  LDK.L	R1, #2
0x4DA8	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 164 :: 		mikrobus_logWrite( "   *     station 2 memorized                *  ", _LOG_LINE );
0x4DAC	0x640004F6  LDK.L	R0, #?lstr31_Click_FM_FT90x+0
0x4DB0	0x64100002  LDK.L	R1, #2
0x4DB4	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 165 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4DB8	0x64000526  LDK.L	R0, #?lstr32_Click_FM_FT90x+0
0x4DBC	0x64100002  LDK.L	R1, #2
0x4DC0	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 166 :: 		}
0x4DC4	0x00301394  JMP	L_fm_caseMemorize15
L_fm_caseMemorize14:
;Click_FM_FT90x.c, 167 :: 		else if (memory_ == 2)
0x4DC8	0xC0000435  LDA.B	R0, _memory_+0
0x4DCC	0x59E04022  CMP.B	R0, #2
0x4DD0	0x00201384  JMPC	R30, Z, #0, L_fm_caseMemorize16
;Click_FM_FT90x.c, 169 :: 		station3 = stationFrequency;
0x4DD4	0xC2000DC2  LDA.S	R0, _stationFrequency+0
0x4DD8	0xBA000DC4  STA.S	_station3+0, R0
;Click_FM_FT90x.c, 170 :: 		memory_ += 1;
0x4DDC	0xC0000435  LDA.B	R0, _memory_+0
0x4DE0	0x44004010  ADD.L	R0, R0, #1
0x4DE4	0xB8000435  STA.B	_memory_+0, R0
;Click_FM_FT90x.c, 172 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4DE8	0x64000556  LDK.L	R0, #?lstr33_Click_FM_FT90x+0
0x4DEC	0x64100002  LDK.L	R1, #2
0x4DF0	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 173 :: 		mikrobus_logWrite( "   *     station 3 memorized                *  ", _LOG_LINE );
0x4DF4	0x64000586  LDK.L	R0, #?lstr34_Click_FM_FT90x+0
0x4DF8	0x64100002  LDK.L	R1, #2
0x4DFC	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 174 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4E00	0x640005B6  LDK.L	R0, #?lstr35_Click_FM_FT90x+0
0x4E04	0x64100002  LDK.L	R1, #2
0x4E08	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 175 :: 		}
0x4E0C	0x00301394  JMP	L_fm_caseMemorize17
L_fm_caseMemorize16:
;Click_FM_FT90x.c, 176 :: 		else if (memory_ == 3)
0x4E10	0xC0000435  LDA.B	R0, _memory_+0
0x4E14	0x59E04032  CMP.B	R0, #3
0x4E18	0x00201394  JMPC	R30, Z, #0, L_fm_caseMemorize18
;Click_FM_FT90x.c, 178 :: 		station1 = stationFrequency;
0x4E1C	0xC2000DC2  LDA.S	R0, _stationFrequency+0
0x4E20	0xBA000CCA  STA.S	_station1+0, R0
;Click_FM_FT90x.c, 179 :: 		memory_ = 1;
0x4E24	0x64000001  LDK.L	R0, #1
0x4E28	0xB8000435  STA.B	_memory_+0, R0
;Click_FM_FT90x.c, 181 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4E2C	0x640005E6  LDK.L	R0, #?lstr36_Click_FM_FT90x+0
0x4E30	0x64100002  LDK.L	R1, #2
0x4E34	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 182 :: 		mikrobus_logWrite( "   *     station 1 memorized                *  ", _LOG_LINE );
0x4E38	0x64000616  LDK.L	R0, #?lstr37_Click_FM_FT90x+0
0x4E3C	0x64100002  LDK.L	R1, #2
0x4E40	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 183 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4E44	0x64000646  LDK.L	R0, #?lstr38_Click_FM_FT90x+0
0x4E48	0x64100002  LDK.L	R1, #2
0x4E4C	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 184 :: 		}
L_fm_caseMemorize18:
L_fm_caseMemorize17:
L_fm_caseMemorize15:
L_fm_caseMemorize13:
;Click_FM_FT90x.c, 185 :: 		}
L_end_fm_caseMemorize:
0x4E50	0xA0000000  RETURN	
; end of _fm_caseMemorize
_fm_caseMute:
;Click_FM_FT90x.c, 187 :: 		void fm_caseMute( )
;Click_FM_FT90x.c, 189 :: 		if (mute_ == 0)
0x4CB8	0xC00000C8  LDA.B	R0, _mute_+0
0x4CBC	0x59E04002  CMP.B	R0, #0
0x4CC0	0x0020133E  JMPC	R30, Z, #0, L_fm_caseMute19
;Click_FM_FT90x.c, 191 :: 		fm_muteEnable( );
0x4CC4	0x00340D85  CALL	_fm_muteEnable+0
;Click_FM_FT90x.c, 193 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4CC8	0x640000C9  LDK.L	R0, #?lstr39_Click_FM_FT90x+0
0x4CCC	0x64100002  LDK.L	R1, #2
0x4CD0	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 194 :: 		mikrobus_logWrite( "   *     mute enabled                       *  ", _LOG_LINE );
0x4CD4	0x640000F9  LDK.L	R0, #?lstr40_Click_FM_FT90x+0
0x4CD8	0x64100002  LDK.L	R1, #2
0x4CDC	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 195 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4CE0	0x64000129  LDK.L	R0, #?lstr41_Click_FM_FT90x+0
0x4CE4	0x64100002  LDK.L	R1, #2
0x4CE8	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 197 :: 		mute_ = 1;
0x4CEC	0x64000001  LDK.L	R0, #1
0x4CF0	0xB80000C8  STA.B	_mute_+0, R0
;Click_FM_FT90x.c, 198 :: 		}
0x4CF4	0x0030134D  JMP	L_fm_caseMute20
L_fm_caseMute19:
;Click_FM_FT90x.c, 199 :: 		else if (mute_ == 1)
0x4CF8	0xC00000C8  LDA.B	R0, _mute_+0
0x4CFC	0x59E04012  CMP.B	R0, #1
0x4D00	0x0020134D  JMPC	R30, Z, #0, L_fm_caseMute21
;Click_FM_FT90x.c, 201 :: 		fm_muteDisable( );
0x4D04	0x003411F1  CALL	_fm_muteDisable+0
;Click_FM_FT90x.c, 203 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4D08	0x64000159  LDK.L	R0, #?lstr42_Click_FM_FT90x+0
0x4D0C	0x64100002  LDK.L	R1, #2
0x4D10	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 204 :: 		mikrobus_logWrite( "   *     mute disabled                      *  ", _LOG_LINE );
0x4D14	0x64000189  LDK.L	R0, #?lstr43_Click_FM_FT90x+0
0x4D18	0x64100002  LDK.L	R1, #2
0x4D1C	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 205 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4D20	0x640001B9  LDK.L	R0, #?lstr44_Click_FM_FT90x+0
0x4D24	0x64100002  LDK.L	R1, #2
0x4D28	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 207 :: 		mute_ = 0;
0x4D2C	0x64000000  LDK.L	R0, #0
0x4D30	0xB80000C8  STA.B	_mute_+0, R0
;Click_FM_FT90x.c, 208 :: 		}
L_fm_caseMute21:
L_fm_caseMute20:
;Click_FM_FT90x.c, 209 :: 		}
L_end_fm_caseMute:
0x4D34	0xA0000000  RETURN	
; end of _fm_caseMute
_fm_muteEnable:
;__fm_Driver.c, 810 :: 		void fm_muteEnable( void )
0x3614	0x95D00020  LINK	LR, #32
;__fm_Driver.c, 814 :: 		fm_readRegisters( regBuffer );
0x3618	0x440FC000  ADD.L	R0, SP, #0
0x361C	0x00341199  CALL	_fm_readRegisters+0
;__fm_Driver.c, 816 :: 		fm_setBits( regBuffer, _FM_POWER_CONFIGURATION, _FM_MUTE_MASK, _FM_MUTE_ENABLE );
0x3620	0x440FC000  ADD.L	R0, SP, #0
0x3624	0x64300000  LDK.L	R3, #0
0x3628	0x6420BFFF  LDK.L	R2, #49151
0x362C	0x64100000  LDK.L	R1, #0
0x3630	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 818 :: 		fm_writeRegisters( regBuffer );
0x3634	0x440FC000  ADD.L	R0, SP, #0
0x3638	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 819 :: 		}
L_end_fm_muteEnable:
0x363C	0x99D00000  UNLINK	LR
0x3640	0xA0000000  RETURN	
; end of _fm_muteEnable
_fm_muteDisable:
;__fm_Driver.c, 821 :: 		void fm_muteDisable( void )
0x47C4	0x95D00020  LINK	LR, #32
;__fm_Driver.c, 825 :: 		fm_readRegisters( regBuffer );
0x47C8	0x440FC000  ADD.L	R0, SP, #0
0x47CC	0x00341199  CALL	_fm_readRegisters+0
;__fm_Driver.c, 827 :: 		fm_setBits( regBuffer, _FM_POWER_CONFIGURATION, _FM_MUTE_MASK, _FM_MUTE_DISABLE );
0x47D0	0x440FC000  ADD.L	R0, SP, #0
0x47D4	0x64304000  LDK.L	R3, #16384
0x47D8	0x6420BFFF  LDK.L	R2, #49151
0x47DC	0x64100000  LDK.L	R1, #0
0x47E0	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 829 :: 		fm_writeRegisters( regBuffer );
0x47E4	0x440FC000  ADD.L	R0, SP, #0
0x47E8	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 830 :: 		}
L_end_fm_muteDisable:
0x47EC	0x99D00000  UNLINK	LR
0x47F0	0xA0000000  RETURN	
; end of _fm_muteDisable
_fm_caseStation1:
;Click_FM_FT90x.c, 211 :: 		void fm_caseStation1( )
;Click_FM_FT90x.c, 213 :: 		fm_tuneChannel( station1 );
0x4AD4	0xC2000CCA  LDA.S	R0, _station1+0
0x4AD8	0x00341207  CALL	_fm_tuneChannel+0
;Click_FM_FT90x.c, 215 :: 		Delay_ms(100);
0x4ADC	0x6DC012BD  LPM.L	R28, $+24
0x4AE0	0x44004000  NOP	
L_fm_caseStation122:
0x4AE4	0x45CE4012  SUB.L	R28, R28, #1
0x4AE8	0x5DEE4002  CMP.L	R28, #0
0x4AEC	0x002012B9  JMPC	R30, Z, #0, L_fm_caseStation122
0x4AF0	0x003012BE  JMP	$+8
0x4AF4	0x0032DCD3  	#3333331
0x4AF8	0x44004000  NOP	
0x4AFC	0x44004000  NOP	
;Click_FM_FT90x.c, 217 :: 		fm_endTune( );
0x4B00	0x00340D91  CALL	_fm_endTune+0
;Click_FM_FT90x.c, 219 :: 		Delay_ms(10);
0x4B04	0x6DC012C7  LPM.L	R28, $+24
0x4B08	0x44004000  NOP	
L_fm_caseStation124:
0x4B0C	0x45CE4012  SUB.L	R28, R28, #1
0x4B10	0x5DEE4002  CMP.L	R28, #0
0x4B14	0x002012C3  JMPC	R30, Z, #0, L_fm_caseStation124
0x4B18	0x003012C8  JMP	$+8
0x4B1C	0x00051613  	#333331
0x4B20	0x44004000  NOP	
0x4B24	0x44004000  NOP	
;Click_FM_FT90x.c, 221 :: 		receivedSignalStrengthIndicator = fm_getReceivedSignalStrengthIndicator( );
0x4B28	0x00340DD7  CALL	_fm_getReceivedSignalStrengthIndicator+0
0x4B2C	0xBA000D88  STA.S	_receivedSignalStrengthIndicator+0, R0
;Click_FM_FT90x.c, 222 :: 		channelFrequency_ = fm_getChannelFrequency( );
0x4B30	0x00340F3B  CALL	_fm_getChannelFrequency+0
0x4B34	0xBC000D8C  STA.L	_channelFrequency_+0, R0
;Click_FM_FT90x.c, 224 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4B38	0x64000004  LDK.L	R0, #?lstr45_Click_FM_FT90x+0
0x4B3C	0x64100002  LDK.L	R1, #2
0x4B40	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 225 :: 		mikrobus_logWrite( "   *     station 1 tuned                    *  ", _LOG_LINE );
0x4B44	0x64000034  LDK.L	R0, #?lstr46_Click_FM_FT90x+0
0x4B48	0x64100002  LDK.L	R1, #2
0x4B4C	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 227 :: 		WordToStr( receivedSignalStrengthIndicator, text );
0x4B50	0xC2000D88  LDA.S	R0, _receivedSignalStrengthIndicator+0
0x4B54	0x64100D90  LDK.L	R1, #_text+0
0x4B58	0x00340F1C  CALL	_WordToStr+0
;Click_FM_FT90x.c, 228 :: 		mikrobus_logWrite( "   *     rssi:", _LOG_TEXT );
0x4B5C	0x64000064  LDK.L	R0, #?lstr47_Click_FM_FT90x+0
0x4B60	0x64100001  LDK.L	R1, #1
0x4B64	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 229 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x4B68	0x64100001  LDK.L	R1, #1
0x4B6C	0x64000D90  LDK.L	R0, #_text+0
0x4B70	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 230 :: 		mikrobus_logWrite( " dBuV", _LOG_LINE );
0x4B74	0x64000073  LDK.L	R0, #?lstr48_Click_FM_FT90x+0
0x4B78	0x64100002  LDK.L	R1, #2
0x4B7C	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 232 :: 		FloatToStr( channelFrequency_, text );
0x4B80	0xC4000D8C  LDA.L	R0, _channelFrequency_+0
0x4B84	0x64100D90  LDK.L	R1, #_text+0
0x4B88	0x00340E48  CALL	_FloatToStr+0
;Click_FM_FT90x.c, 233 :: 		mikrobus_logWrite( "   *     tuned frequency:", _LOG_TEXT );
0x4B8C	0x64000079  LDK.L	R0, #?lstr49_Click_FM_FT90x+0
0x4B90	0x64100001  LDK.L	R1, #1
0x4B94	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 234 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x4B98	0x64100001  LDK.L	R1, #1
0x4B9C	0x64000D90  LDK.L	R0, #_text+0
0x4BA0	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 235 :: 		mikrobus_logWrite( " MHz", _LOG_LINE );
0x4BA4	0x64000093  LDK.L	R0, #?lstr50_Click_FM_FT90x+0
0x4BA8	0x64100002  LDK.L	R1, #2
0x4BAC	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 236 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4BB0	0x64000098  LDK.L	R0, #?lstr51_Click_FM_FT90x+0
0x4BB4	0x64100002  LDK.L	R1, #2
0x4BB8	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 237 :: 		}
L_end_fm_caseStation1:
0x4BBC	0xA0000000  RETURN	
; end of _fm_caseStation1
_fm_tuneChannel:
;__fm_Driver.c, 637 :: 		void fm_tuneChannel( uint16_t channel_ )
; channel_ start address is: 0 (R0)
0x481C	0x95D00024  LINK	LR, #36
0x4820	0x4410400D  BEXTU.L	R1, R0, #0
; channel_ end address is: 0 (R0)
; channel_ start address is: 4 (R1)
;__fm_Driver.c, 641 :: 		fm_readRegisters( regBuffer );
0x4824	0x440FC040  ADD.L	R0, SP, #4
0x4828	0xB3F08000  STI.S	SP, #0, R1
0x482C	0x00341199  CALL	_fm_readRegisters+0
0x4830	0xAA1F8000  LDI.S	R1, SP, #0
;__fm_Driver.c, 643 :: 		channel_ &= 0x03FF;
0x4834	0x640003FF  LDK.L	R0, #1023
0x4838	0x44008004  AND.L	R0, R1, R0
; channel_ end address is: 4 (R1)
; channel_ start address is: 12 (R3)
0x483C	0x4430400D  BEXTU.L	R3, R0, #0
;__fm_Driver.c, 645 :: 		regBuffer[_FM_CHANNEL] &= 0x0000;
0x4840	0x440FC040  ADD.L	R0, SP, #4
0x4844	0x44204020  ADD.L	R2, R0, #2
0x4848	0xAA110000  LDI.S	R1, R2, #0
0x484C	0x4410C004  AND.L	R1, R1, #0
0x4850	0xB2208000  STI.S	R2, #0, R1
;__fm_Driver.c, 646 :: 		regBuffer[_FM_CHANNEL] |= channel_;
0x4854	0x44204020  ADD.L	R2, R0, #2
0x4858	0xAA110000  LDI.S	R1, R2, #0
0x485C	0x44108035  OR.L	R1, R1, R3
; channel_ end address is: 12 (R3)
0x4860	0xB2208000  STI.S	R2, #0, R1
;__fm_Driver.c, 648 :: 		fm_setBits( regBuffer, _FM_CHANNEL, _FM_TUNE_MASK, _FM_TUNE_ENABLE );
0x4864	0x64308000  LDK.L	R3, #32768
0x4868	0x64207FFF  LDK.L	R2, #32767
0x486C	0x64100001  LDK.L	R1, #1
0x4870	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 650 :: 		fm_writeRegisters( regBuffer );
0x4874	0x440FC040  ADD.L	R0, SP, #4
0x4878	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 651 :: 		}
L_end_fm_tuneChannel:
0x487C	0x99D00000  UNLINK	LR
0x4880	0xA0000000  RETURN	
; end of _fm_tuneChannel
_fm_caseStation2:
;Click_FM_FT90x.c, 239 :: 		void fm_caseStation2( )
;Click_FM_FT90x.c, 241 :: 		fm_tuneChannel( station2 );
0x5034	0xC2000D8A  LDA.S	R0, _station2+0
0x5038	0x00341207  CALL	_fm_tuneChannel+0
;Click_FM_FT90x.c, 243 :: 		Delay_ms(100);
0x503C	0x6DC01415  LPM.L	R28, $+24
0x5040	0x44004000  NOP	
L_fm_caseStation226:
0x5044	0x45CE4012  SUB.L	R28, R28, #1
0x5048	0x5DEE4002  CMP.L	R28, #0
0x504C	0x00201411  JMPC	R30, Z, #0, L_fm_caseStation226
0x5050	0x00301416  JMP	$+8
0x5054	0x0032DCD3  	#3333331
0x5058	0x44004000  NOP	
0x505C	0x44004000  NOP	
;Click_FM_FT90x.c, 245 :: 		fm_endTune( );
0x5060	0x00340D91  CALL	_fm_endTune+0
;Click_FM_FT90x.c, 247 :: 		Delay_ms(10);
0x5064	0x6DC0141F  LPM.L	R28, $+24
0x5068	0x44004000  NOP	
L_fm_caseStation228:
0x506C	0x45CE4012  SUB.L	R28, R28, #1
0x5070	0x5DEE4002  CMP.L	R28, #0
0x5074	0x0020141B  JMPC	R30, Z, #0, L_fm_caseStation228
0x5078	0x00301420  JMP	$+8
0x507C	0x00051613  	#333331
0x5080	0x44004000  NOP	
0x5084	0x44004000  NOP	
;Click_FM_FT90x.c, 249 :: 		receivedSignalStrengthIndicator = fm_getReceivedSignalStrengthIndicator( );
0x5088	0x00340DD7  CALL	_fm_getReceivedSignalStrengthIndicator+0
0x508C	0xBA000D88  STA.S	_receivedSignalStrengthIndicator+0, R0
;Click_FM_FT90x.c, 250 :: 		channelFrequency_ = fm_getChannelFrequency( );
0x5090	0x00340F3B  CALL	_fm_getChannelFrequency+0
0x5094	0xBC000D8C  STA.L	_channelFrequency_+0, R0
;Click_FM_FT90x.c, 252 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x5098	0x640001E9  LDK.L	R0, #?lstr52_Click_FM_FT90x+0
0x509C	0x64100002  LDK.L	R1, #2
0x50A0	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 253 :: 		mikrobus_logWrite( "   *     station 2 tuned                    *  ", _LOG_LINE );
0x50A4	0x64000219  LDK.L	R0, #?lstr53_Click_FM_FT90x+0
0x50A8	0x64100002  LDK.L	R1, #2
0x50AC	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 255 :: 		WordToStr( receivedSignalStrengthIndicator, text );
0x50B0	0xC2000D88  LDA.S	R0, _receivedSignalStrengthIndicator+0
0x50B4	0x64100D90  LDK.L	R1, #_text+0
0x50B8	0x00340F1C  CALL	_WordToStr+0
;Click_FM_FT90x.c, 256 :: 		mikrobus_logWrite( "   *     rssi:", _LOG_TEXT );
0x50BC	0x64000249  LDK.L	R0, #?lstr54_Click_FM_FT90x+0
0x50C0	0x64100001  LDK.L	R1, #1
0x50C4	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 257 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x50C8	0x64100001  LDK.L	R1, #1
0x50CC	0x64000D90  LDK.L	R0, #_text+0
0x50D0	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 258 :: 		mikrobus_logWrite( " dBuV", _LOG_LINE );
0x50D4	0x64000258  LDK.L	R0, #?lstr55_Click_FM_FT90x+0
0x50D8	0x64100002  LDK.L	R1, #2
0x50DC	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 260 :: 		FloatToStr( channelFrequency_, text );
0x50E0	0xC4000D8C  LDA.L	R0, _channelFrequency_+0
0x50E4	0x64100D90  LDK.L	R1, #_text+0
0x50E8	0x00340E48  CALL	_FloatToStr+0
;Click_FM_FT90x.c, 261 :: 		mikrobus_logWrite( "   *     tuned frequency:", _LOG_TEXT );
0x50EC	0x6400025E  LDK.L	R0, #?lstr56_Click_FM_FT90x+0
0x50F0	0x64100001  LDK.L	R1, #1
0x50F4	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 262 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x50F8	0x64100001  LDK.L	R1, #1
0x50FC	0x64000D90  LDK.L	R0, #_text+0
0x5100	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 263 :: 		mikrobus_logWrite( " MHz", _LOG_LINE );
0x5104	0x64000278  LDK.L	R0, #?lstr57_Click_FM_FT90x+0
0x5108	0x64100002  LDK.L	R1, #2
0x510C	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 264 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x5110	0x6400027D  LDK.L	R0, #?lstr58_Click_FM_FT90x+0
0x5114	0x64100002  LDK.L	R1, #2
0x5118	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 265 :: 		}
L_end_fm_caseStation2:
0x511C	0xA0000000  RETURN	
; end of _fm_caseStation2
_fm_caseStation3:
;Click_FM_FT90x.c, 267 :: 		void fm_caseStation3( )
;Click_FM_FT90x.c, 269 :: 		fm_tuneChannel( station3 );
0x5120	0xC2000DC4  LDA.S	R0, _station3+0
0x5124	0x00341207  CALL	_fm_tuneChannel+0
;Click_FM_FT90x.c, 271 :: 		Delay_ms(100);
0x5128	0x6DC01450  LPM.L	R28, $+24
0x512C	0x44004000  NOP	
L_fm_caseStation330:
0x5130	0x45CE4012  SUB.L	R28, R28, #1
0x5134	0x5DEE4002  CMP.L	R28, #0
0x5138	0x0020144C  JMPC	R30, Z, #0, L_fm_caseStation330
0x513C	0x00301451  JMP	$+8
0x5140	0x0032DCD3  	#3333331
0x5144	0x44004000  NOP	
0x5148	0x44004000  NOP	
;Click_FM_FT90x.c, 273 :: 		fm_endTune( );
0x514C	0x00340D91  CALL	_fm_endTune+0
;Click_FM_FT90x.c, 275 :: 		Delay_ms(10);
0x5150	0x6DC0145A  LPM.L	R28, $+24
0x5154	0x44004000  NOP	
L_fm_caseStation332:
0x5158	0x45CE4012  SUB.L	R28, R28, #1
0x515C	0x5DEE4002  CMP.L	R28, #0
0x5160	0x00201456  JMPC	R30, Z, #0, L_fm_caseStation332
0x5164	0x0030145B  JMP	$+8
0x5168	0x00051613  	#333331
0x516C	0x44004000  NOP	
0x5170	0x44004000  NOP	
;Click_FM_FT90x.c, 277 :: 		receivedSignalStrengthIndicator = fm_getReceivedSignalStrengthIndicator( );
0x5174	0x00340DD7  CALL	_fm_getReceivedSignalStrengthIndicator+0
0x5178	0xBA000D88  STA.S	_receivedSignalStrengthIndicator+0, R0
;Click_FM_FT90x.c, 278 :: 		channelFrequency_ = fm_getChannelFrequency( );
0x517C	0x00340F3B  CALL	_fm_getChannelFrequency+0
0x5180	0xBC000D8C  STA.L	_channelFrequency_+0, R0
;Click_FM_FT90x.c, 280 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x5184	0x64000371  LDK.L	R0, #?lstr59_Click_FM_FT90x+0
0x5188	0x64100002  LDK.L	R1, #2
0x518C	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 281 :: 		mikrobus_logWrite( "   *     station 3 tuned                    *  ", _LOG_LINE );
0x5190	0x640003A1  LDK.L	R0, #?lstr60_Click_FM_FT90x+0
0x5194	0x64100002  LDK.L	R1, #2
0x5198	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 283 :: 		WordToStr( receivedSignalStrengthIndicator, text );
0x519C	0xC2000D88  LDA.S	R0, _receivedSignalStrengthIndicator+0
0x51A0	0x64100D90  LDK.L	R1, #_text+0
0x51A4	0x00340F1C  CALL	_WordToStr+0
;Click_FM_FT90x.c, 284 :: 		mikrobus_logWrite( "   *     rssi:", _LOG_TEXT );
0x51A8	0x640003D1  LDK.L	R0, #?lstr61_Click_FM_FT90x+0
0x51AC	0x64100001  LDK.L	R1, #1
0x51B0	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 285 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x51B4	0x64100001  LDK.L	R1, #1
0x51B8	0x64000D90  LDK.L	R0, #_text+0
0x51BC	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 286 :: 		mikrobus_logWrite( " dBuV", _LOG_LINE );
0x51C0	0x640003E0  LDK.L	R0, #?lstr62_Click_FM_FT90x+0
0x51C4	0x64100002  LDK.L	R1, #2
0x51C8	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 288 :: 		FloatToStr( channelFrequency_, text );
0x51CC	0xC4000D8C  LDA.L	R0, _channelFrequency_+0
0x51D0	0x64100D90  LDK.L	R1, #_text+0
0x51D4	0x00340E48  CALL	_FloatToStr+0
;Click_FM_FT90x.c, 289 :: 		mikrobus_logWrite( "   *     tuned frequency:", _LOG_TEXT );
0x51D8	0x640003E6  LDK.L	R0, #?lstr63_Click_FM_FT90x+0
0x51DC	0x64100001  LDK.L	R1, #1
0x51E0	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 290 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x51E4	0x64100001  LDK.L	R1, #1
0x51E8	0x64000D90  LDK.L	R0, #_text+0
0x51EC	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 291 :: 		mikrobus_logWrite( " MHz", _LOG_LINE );
0x51F0	0x64000400  LDK.L	R0, #?lstr64_Click_FM_FT90x+0
0x51F4	0x64100002  LDK.L	R1, #2
0x51F8	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 292 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x51FC	0x64000405  LDK.L	R0, #?lstr65_Click_FM_FT90x+0
0x5200	0x64100002  LDK.L	R1, #2
0x5204	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 293 :: 		}
L_end_fm_caseStation3:
0x5208	0xA0000000  RETURN	
; end of _fm_caseStation3
_fm_caseTuneUp:
;Click_FM_FT90x.c, 295 :: 		void fm_caseTuneUp( )
;Click_FM_FT90x.c, 297 :: 		fm_fineTuneUp( );
0x4E54	0x00340FBA  CALL	_fm_fineTuneUp+0
;Click_FM_FT90x.c, 299 :: 		Delay_ms(100);
0x4E58	0x6DC0139C  LPM.L	R28, $+24
0x4E5C	0x44004000  NOP	
L_fm_caseTuneUp34:
0x4E60	0x45CE4012  SUB.L	R28, R28, #1
0x4E64	0x5DEE4002  CMP.L	R28, #0
0x4E68	0x00201398  JMPC	R30, Z, #0, L_fm_caseTuneUp34
0x4E6C	0x0030139D  JMP	$+8
0x4E70	0x0032DCD3  	#3333331
0x4E74	0x44004000  NOP	
0x4E78	0x44004000  NOP	
;Click_FM_FT90x.c, 301 :: 		fm_endTune( );
0x4E7C	0x00340D91  CALL	_fm_endTune+0
;Click_FM_FT90x.c, 303 :: 		Delay_ms(10);
0x4E80	0x6DC013A6  LPM.L	R28, $+24
0x4E84	0x44004000  NOP	
L_fm_caseTuneUp36:
0x4E88	0x45CE4012  SUB.L	R28, R28, #1
0x4E8C	0x5DEE4002  CMP.L	R28, #0
0x4E90	0x002013A2  JMPC	R30, Z, #0, L_fm_caseTuneUp36
0x4E94	0x003013A7  JMP	$+8
0x4E98	0x00051613  	#333331
0x4E9C	0x44004000  NOP	
0x4EA0	0x44004000  NOP	
;Click_FM_FT90x.c, 305 :: 		receivedSignalStrengthIndicator = fm_getReceivedSignalStrengthIndicator( );
0x4EA4	0x00340DD7  CALL	_fm_getReceivedSignalStrengthIndicator+0
0x4EA8	0xBA000D88  STA.S	_receivedSignalStrengthIndicator+0, R0
;Click_FM_FT90x.c, 306 :: 		channelFrequency_ = fm_getChannelFrequency( );
0x4EAC	0x00340F3B  CALL	_fm_getChannelFrequency+0
0x4EB0	0xBC000D8C  STA.L	_channelFrequency_+0, R0
;Click_FM_FT90x.c, 307 :: 		stationFrequency = fm_getChannel( );
0x4EB4	0x00340F7E  CALL	_fm_getChannel+0
0x4EB8	0xBA000DC2  STA.S	_stationFrequency+0, R0
;Click_FM_FT90x.c, 309 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4EBC	0x640002AD  LDK.L	R0, #?lstr66_Click_FM_FT90x+0
0x4EC0	0x64100002  LDK.L	R1, #2
0x4EC4	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 310 :: 		mikrobus_logWrite( "   *     tune up                            *  ", _LOG_LINE );
0x4EC8	0x640002DD  LDK.L	R0, #?lstr67_Click_FM_FT90x+0
0x4ECC	0x64100002  LDK.L	R1, #2
0x4ED0	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 312 :: 		WordToStr( receivedSignalStrengthIndicator, text );
0x4ED4	0xC2000D88  LDA.S	R0, _receivedSignalStrengthIndicator+0
0x4ED8	0x64100D90  LDK.L	R1, #_text+0
0x4EDC	0x00340F1C  CALL	_WordToStr+0
;Click_FM_FT90x.c, 313 :: 		mikrobus_logWrite( "   *     rssi:", _LOG_TEXT );
0x4EE0	0x6400030D  LDK.L	R0, #?lstr68_Click_FM_FT90x+0
0x4EE4	0x64100001  LDK.L	R1, #1
0x4EE8	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 314 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x4EEC	0x64100001  LDK.L	R1, #1
0x4EF0	0x64000D90  LDK.L	R0, #_text+0
0x4EF4	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 315 :: 		mikrobus_logWrite( " dBuV", _LOG_LINE );
0x4EF8	0x6400031C  LDK.L	R0, #?lstr69_Click_FM_FT90x+0
0x4EFC	0x64100002  LDK.L	R1, #2
0x4F00	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 317 :: 		FloatToStr( channelFrequency_, text );
0x4F04	0xC4000D8C  LDA.L	R0, _channelFrequency_+0
0x4F08	0x64100D90  LDK.L	R1, #_text+0
0x4F0C	0x00340E48  CALL	_FloatToStr+0
;Click_FM_FT90x.c, 318 :: 		mikrobus_logWrite( "   *     tuned frequency:", _LOG_TEXT );
0x4F10	0x64000322  LDK.L	R0, #?lstr70_Click_FM_FT90x+0
0x4F14	0x64100001  LDK.L	R1, #1
0x4F18	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 319 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x4F1C	0x64100001  LDK.L	R1, #1
0x4F20	0x64000D90  LDK.L	R0, #_text+0
0x4F24	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 320 :: 		mikrobus_logWrite( " MHz", _LOG_LINE );
0x4F28	0x6400033C  LDK.L	R0, #?lstr71_Click_FM_FT90x+0
0x4F2C	0x64100002  LDK.L	R1, #2
0x4F30	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 321 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4F34	0x64000341  LDK.L	R0, #?lstr72_Click_FM_FT90x+0
0x4F38	0x64100002  LDK.L	R1, #2
0x4F3C	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 322 :: 		}
L_end_fm_caseTuneUp:
0x4F40	0xA0000000  RETURN	
; end of _fm_caseTuneUp
_fm_fineTuneUp:
;__fm_Driver.c, 832 :: 		uint8_t fm_fineTuneUp( void )
0x3EE8	0x95D00024  LINK	LR, #36
;__fm_Driver.c, 840 :: 		fm_readRegisters( regBuffer );
0x3EEC	0x440FC000  ADD.L	R0, SP, #0
0x3EF0	0x00341199  CALL	_fm_readRegisters+0
;__fm_Driver.c, 842 :: 		s = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x3EF4	0x442FC000  ADD.L	R2, SP, #0
0x3EF8	0x44014060  ADD.L	R0, R2, #6
0x3EFC	0xAA000000  LDI.S	R0, R0, #0
;__fm_Driver.c, 843 :: 		s &= 0x0030;
0x3F00	0x44004304  AND.L	R0, R0, #48
0x3F04	0x4400400D  BEXTU.L	R0, R0, #0
;__fm_Driver.c, 844 :: 		s >>= 4;
0x3F08	0x44004049  LSHR.L	R0, R0, #4
0x3F0C	0x4400400D  BEXTU.L	R0, R0, #0
;__fm_Driver.c, 845 :: 		s &= 0x0003;
0x3F10	0x44104034  AND.L	R1, R0, #3
; s start address is: 0 (R0)
0x3F14	0x4400C00D  BEXTU.L	R0, R1, #0
;__fm_Driver.c, 847 :: 		currentChannel  = regBuffer[_FM_READ_CHANNEL];
0x3F18	0x44214120  ADD.L	R2, R2, #18
0x3F1C	0xAA210000  LDI.S	R2, R2, #0
;__fm_Driver.c, 848 :: 		currentChannel &= 0x03FF;
0x3F20	0x643003FF  LDK.L	R3, #1023
0x3F24	0x44210034  AND.L	R2, R2, R3
; currentChannel start address is: 8 (R2)
;__fm_Driver.c, 850 :: 		if (s == 0)
0x3F28	0x5BE0C002  CMP.S	R1, #0
0x3F2C	0x00200FCF  JMPC	R30, Z, #0, L_fm_fineTuneUp50
; s end address is: 0 (R0)
;__fm_Driver.c, 852 :: 		increment = 1;
0x3F30	0x64000001  LDK.L	R0, #1
0x3F34	0xB3F00020  STI.S	SP, #32, R0
;__fm_Driver.c, 853 :: 		}
0x3F38	0x00300FD8  JMP	L_fm_fineTuneUp51
L_fm_fineTuneUp50:
;__fm_Driver.c, 854 :: 		else if (s == 1)
; s start address is: 0 (R0)
0x3F3C	0x5BE04012  CMP.S	R0, #1
0x3F40	0x00200FD4  JMPC	R30, Z, #0, L_fm_fineTuneUp52
; s end address is: 0 (R0)
;__fm_Driver.c, 856 :: 		increment = 1;
0x3F44	0x64000001  LDK.L	R0, #1
0x3F48	0xB3F00020  STI.S	SP, #32, R0
;__fm_Driver.c, 857 :: 		}
0x3F4C	0x00300FD8  JMP	L_fm_fineTuneUp53
L_fm_fineTuneUp52:
;__fm_Driver.c, 858 :: 		else if (s == 2)
; s start address is: 0 (R0)
0x3F50	0x5BE04022  CMP.S	R0, #2
0x3F54	0x00200FD8  JMPC	R30, Z, #0, L_fm_fineTuneUp54
; s end address is: 0 (R0)
;__fm_Driver.c, 860 :: 		increment = 2;
0x3F58	0x64000002  LDK.L	R0, #2
0x3F5C	0xB3F00020  STI.S	SP, #32, R0
;__fm_Driver.c, 861 :: 		}
L_fm_fineTuneUp54:
L_fm_fineTuneUp53:
L_fm_fineTuneUp51:
;__fm_Driver.c, 863 :: 		channel_ = currentChannel + increment;
0x3F60	0xAA0F8020  LDI.S	R0, SP, #32
0x3F64	0x44010000  ADD.L	R0, R2, R0
; currentChannel end address is: 8 (R2)
; channel_ start address is: 8 (R2)
0x3F68	0x4420400D  BEXTU.L	R2, R0, #0
;__fm_Driver.c, 865 :: 		if (channel_ < 1024)
0x3F6C	0x64100400  LDK.L	R1, #1024
0x3F70	0x5BE00012  CMP.S	R0, R1
0x3F74	0x00600FEF  JMPC	R30, C, #0, L_fm_fineTuneUp55
;__fm_Driver.c, 867 :: 		regBuffer[_FM_CHANNEL] &= 0x0000;
0x3F78	0x440FC000  ADD.L	R0, SP, #0
0x3F7C	0x44104020  ADD.L	R1, R0, #2
0x3F80	0xAA308000  LDI.S	R3, R1, #0
0x3F84	0x4431C004  AND.L	R3, R3, #0
0x3F88	0xB2118000  STI.S	R1, #0, R3
;__fm_Driver.c, 868 :: 		regBuffer[_FM_CHANNEL] |= channel_;
0x3F8C	0x44304020  ADD.L	R3, R0, #2
0x3F90	0xAA118000  LDI.S	R1, R3, #0
0x3F94	0x44108025  OR.L	R1, R1, R2
; channel_ end address is: 8 (R2)
0x3F98	0xB2308000  STI.S	R3, #0, R1
;__fm_Driver.c, 870 :: 		fm_setBits( regBuffer, _FM_CHANNEL, _FM_TUNE_MASK, _FM_TUNE_ENABLE );
0x3F9C	0x64308000  LDK.L	R3, #32768
0x3FA0	0x64207FFF  LDK.L	R2, #32767
0x3FA4	0x64100001  LDK.L	R1, #1
0x3FA8	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 872 :: 		fm_writeRegisters( regBuffer );
0x3FAC	0x440FC000  ADD.L	R0, SP, #0
0x3FB0	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 874 :: 		return 0;
0x3FB4	0x64000000  LDK.L	R0, #0
0x3FB8	0x00300FF0  JMP	L_end_fm_fineTuneUp
;__fm_Driver.c, 875 :: 		}
L_fm_fineTuneUp55:
;__fm_Driver.c, 878 :: 		return 1;
0x3FBC	0x64000001  LDK.L	R0, #1
;__fm_Driver.c, 880 :: 		}
L_end_fm_fineTuneUp:
0x3FC0	0x99D00000  UNLINK	LR
0x3FC4	0xA0000000  RETURN	
; end of _fm_fineTuneUp
_fm_caseTuneDown:
;Click_FM_FT90x.c, 324 :: 		void fm_caseTuneDown( )
;Click_FM_FT90x.c, 326 :: 		fm_fineTuneDown( );
0x4F44	0x00341004  CALL	_fm_fineTuneDown+0
;Click_FM_FT90x.c, 328 :: 		Delay_ms(100);
0x4F48	0x6DC013D8  LPM.L	R28, $+24
0x4F4C	0x44004000  NOP	
L_fm_caseTuneDown38:
0x4F50	0x45CE4012  SUB.L	R28, R28, #1
0x4F54	0x5DEE4002  CMP.L	R28, #0
0x4F58	0x002013D4  JMPC	R30, Z, #0, L_fm_caseTuneDown38
0x4F5C	0x003013D9  JMP	$+8
0x4F60	0x0032DCD3  	#3333331
0x4F64	0x44004000  NOP	
0x4F68	0x44004000  NOP	
;Click_FM_FT90x.c, 330 :: 		fm_endTune( );
0x4F6C	0x00340D91  CALL	_fm_endTune+0
;Click_FM_FT90x.c, 332 :: 		Delay_ms(10);
0x4F70	0x6DC013E2  LPM.L	R28, $+24
0x4F74	0x44004000  NOP	
L_fm_caseTuneDown40:
0x4F78	0x45CE4012  SUB.L	R28, R28, #1
0x4F7C	0x5DEE4002  CMP.L	R28, #0
0x4F80	0x002013DE  JMPC	R30, Z, #0, L_fm_caseTuneDown40
0x4F84	0x003013E3  JMP	$+8
0x4F88	0x00051613  	#333331
0x4F8C	0x44004000  NOP	
0x4F90	0x44004000  NOP	
;Click_FM_FT90x.c, 334 :: 		receivedSignalStrengthIndicator = fm_getReceivedSignalStrengthIndicator( );
0x4F94	0x00340DD7  CALL	_fm_getReceivedSignalStrengthIndicator+0
0x4F98	0xBA000D88  STA.S	_receivedSignalStrengthIndicator+0, R0
;Click_FM_FT90x.c, 335 :: 		channelFrequency_ = fm_getChannelFrequency( );
0x4F9C	0x00340F3B  CALL	_fm_getChannelFrequency+0
0x4FA0	0xBC000D8C  STA.L	_channelFrequency_+0, R0
;Click_FM_FT90x.c, 336 :: 		stationFrequency = fm_getChannel( );
0x4FA4	0x00340F7E  CALL	_fm_getChannel+0
0x4FA8	0xBA000DC2  STA.S	_stationFrequency+0, R0
;Click_FM_FT90x.c, 338 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x4FAC	0x64000AD5  LDK.L	R0, #?lstr73_Click_FM_FT90x+0
0x4FB0	0x64100002  LDK.L	R1, #2
0x4FB4	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 339 :: 		mikrobus_logWrite( "   *     tune down                          *  ", _LOG_LINE );
0x4FB8	0x64000B05  LDK.L	R0, #?lstr74_Click_FM_FT90x+0
0x4FBC	0x64100002  LDK.L	R1, #2
0x4FC0	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 341 :: 		WordToStr( receivedSignalStrengthIndicator, text );
0x4FC4	0xC2000D88  LDA.S	R0, _receivedSignalStrengthIndicator+0
0x4FC8	0x64100D90  LDK.L	R1, #_text+0
0x4FCC	0x00340F1C  CALL	_WordToStr+0
;Click_FM_FT90x.c, 342 :: 		mikrobus_logWrite( "   *     rssi:", _LOG_TEXT );
0x4FD0	0x64000B35  LDK.L	R0, #?lstr75_Click_FM_FT90x+0
0x4FD4	0x64100001  LDK.L	R1, #1
0x4FD8	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 343 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x4FDC	0x64100001  LDK.L	R1, #1
0x4FE0	0x64000D90  LDK.L	R0, #_text+0
0x4FE4	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 344 :: 		mikrobus_logWrite( " dBuV", _LOG_LINE );
0x4FE8	0x64000B44  LDK.L	R0, #?lstr76_Click_FM_FT90x+0
0x4FEC	0x64100002  LDK.L	R1, #2
0x4FF0	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 346 :: 		FloatToStr( channelFrequency_, text );
0x4FF4	0xC4000D8C  LDA.L	R0, _channelFrequency_+0
0x4FF8	0x64100D90  LDK.L	R1, #_text+0
0x4FFC	0x00340E48  CALL	_FloatToStr+0
;Click_FM_FT90x.c, 347 :: 		mikrobus_logWrite( "   *     tuned frequency:", _LOG_TEXT );
0x5000	0x64000B4A  LDK.L	R0, #?lstr77_Click_FM_FT90x+0
0x5004	0x64100001  LDK.L	R1, #1
0x5008	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 348 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x500C	0x64100001  LDK.L	R1, #1
0x5010	0x64000D90  LDK.L	R0, #_text+0
0x5014	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 349 :: 		mikrobus_logWrite( " MHz", _LOG_LINE );
0x5018	0x64000B64  LDK.L	R0, #?lstr78_Click_FM_FT90x+0
0x501C	0x64100002  LDK.L	R1, #2
0x5020	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 350 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x5024	0x64000B69  LDK.L	R0, #?lstr79_Click_FM_FT90x+0
0x5028	0x64100002  LDK.L	R1, #2
0x502C	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 351 :: 		}
L_end_fm_caseTuneDown:
0x5030	0xA0000000  RETURN	
; end of _fm_caseTuneDown
_fm_fineTuneDown:
;__fm_Driver.c, 882 :: 		uint8_t fm_fineTuneDown( void )
0x4010	0x95D00024  LINK	LR, #36
;__fm_Driver.c, 890 :: 		fm_readRegisters( regBuffer );
0x4014	0x440FC000  ADD.L	R0, SP, #0
0x4018	0x00341199  CALL	_fm_readRegisters+0
;__fm_Driver.c, 892 :: 		s = regBuffer[ _FM_SYSTEM_CONFIGURATION_2 ];
0x401C	0x442FC000  ADD.L	R2, SP, #0
0x4020	0x44014060  ADD.L	R0, R2, #6
0x4024	0xAA000000  LDI.S	R0, R0, #0
;__fm_Driver.c, 893 :: 		s &= 0x0030;
0x4028	0x44004304  AND.L	R0, R0, #48
0x402C	0x4400400D  BEXTU.L	R0, R0, #0
;__fm_Driver.c, 894 :: 		s >>= 4;
0x4030	0x44004049  LSHR.L	R0, R0, #4
0x4034	0x4400400D  BEXTU.L	R0, R0, #0
;__fm_Driver.c, 895 :: 		s &= 0x0003;
0x4038	0x44104034  AND.L	R1, R0, #3
; s start address is: 0 (R0)
0x403C	0x4400C00D  BEXTU.L	R0, R1, #0
;__fm_Driver.c, 897 :: 		currentChannel  = regBuffer[_FM_READ_CHANNEL];
0x4040	0x44214120  ADD.L	R2, R2, #18
0x4044	0xAA210000  LDI.S	R2, R2, #0
;__fm_Driver.c, 898 :: 		currentChannel &= 0x03FF;
0x4048	0x643003FF  LDK.L	R3, #1023
0x404C	0x44210034  AND.L	R2, R2, R3
; currentChannel start address is: 8 (R2)
;__fm_Driver.c, 900 :: 		if (s == 0)
0x4050	0x5BE0C002  CMP.S	R1, #0
0x4054	0x00201019  JMPC	R30, Z, #0, L_fm_fineTuneDown57
; s end address is: 0 (R0)
;__fm_Driver.c, 902 :: 		decrement = 1;
0x4058	0x64000001  LDK.L	R0, #1
0x405C	0xB3F00020  STI.S	SP, #32, R0
;__fm_Driver.c, 903 :: 		}
0x4060	0x00301022  JMP	L_fm_fineTuneDown58
L_fm_fineTuneDown57:
;__fm_Driver.c, 904 :: 		else if (s == 1)
; s start address is: 0 (R0)
0x4064	0x5BE04012  CMP.S	R0, #1
0x4068	0x0020101E  JMPC	R30, Z, #0, L_fm_fineTuneDown59
; s end address is: 0 (R0)
;__fm_Driver.c, 906 :: 		decrement = 1;
0x406C	0x64000001  LDK.L	R0, #1
0x4070	0xB3F00020  STI.S	SP, #32, R0
;__fm_Driver.c, 907 :: 		}
0x4074	0x00301022  JMP	L_fm_fineTuneDown60
L_fm_fineTuneDown59:
;__fm_Driver.c, 908 :: 		else if (s == 2)
; s start address is: 0 (R0)
0x4078	0x5BE04022  CMP.S	R0, #2
0x407C	0x00201022  JMPC	R30, Z, #0, L_fm_fineTuneDown61
; s end address is: 0 (R0)
;__fm_Driver.c, 910 :: 		decrement = 2;
0x4080	0x64000002  LDK.L	R0, #2
0x4084	0xB3F00020  STI.S	SP, #32, R0
;__fm_Driver.c, 911 :: 		}
L_fm_fineTuneDown61:
L_fm_fineTuneDown60:
L_fm_fineTuneDown58:
;__fm_Driver.c, 913 :: 		channel_ = currentChannel - decrement;
0x4088	0xAA0F8020  LDI.S	R0, SP, #32
0x408C	0x44010002  SUB.L	R0, R2, R0
; currentChannel end address is: 8 (R2)
; channel_ start address is: 8 (R2)
0x4090	0x4420400D  BEXTU.L	R2, R0, #0
;__fm_Driver.c, 915 :: 		if (channel_ < 1024)
0x4094	0x64100400  LDK.L	R1, #1024
0x4098	0x5BE00012  CMP.S	R0, R1
0x409C	0x00601039  JMPC	R30, C, #0, L_fm_fineTuneDown62
;__fm_Driver.c, 917 :: 		regBuffer[_FM_CHANNEL] &= 0x0000;
0x40A0	0x440FC000  ADD.L	R0, SP, #0
0x40A4	0x44104020  ADD.L	R1, R0, #2
0x40A8	0xAA308000  LDI.S	R3, R1, #0
0x40AC	0x4431C004  AND.L	R3, R3, #0
0x40B0	0xB2118000  STI.S	R1, #0, R3
;__fm_Driver.c, 918 :: 		regBuffer[_FM_CHANNEL] |= channel_;
0x40B4	0x44304020  ADD.L	R3, R0, #2
0x40B8	0xAA118000  LDI.S	R1, R3, #0
0x40BC	0x44108025  OR.L	R1, R1, R2
; channel_ end address is: 8 (R2)
0x40C0	0xB2308000  STI.S	R3, #0, R1
;__fm_Driver.c, 920 :: 		fm_setBits( regBuffer, _FM_CHANNEL, _FM_TUNE_MASK, _FM_TUNE_ENABLE );
0x40C4	0x64308000  LDK.L	R3, #32768
0x40C8	0x64207FFF  LDK.L	R2, #32767
0x40CC	0x64100001  LDK.L	R1, #1
0x40D0	0x003411E4  CALL	_fm_setBits+0
;__fm_Driver.c, 922 :: 		fm_writeRegisters( regBuffer );
0x40D4	0x440FC000  ADD.L	R0, SP, #0
0x40D8	0x00341175  CALL	_fm_writeRegisters+0
;__fm_Driver.c, 924 :: 		return 0;
0x40DC	0x64000000  LDK.L	R0, #0
0x40E0	0x0030103A  JMP	L_end_fm_fineTuneDown
;__fm_Driver.c, 925 :: 		}
L_fm_fineTuneDown62:
;__fm_Driver.c, 928 :: 		return 1;
0x40E4	0x64000001  LDK.L	R0, #1
;__fm_Driver.c, 930 :: 		}
L_end_fm_fineTuneDown:
0x40E8	0x99D00000  UNLINK	LR
0x40EC	0xA0000000  RETURN	
; end of _fm_fineTuneDown
_fm_caseWrongCommand:
;Click_FM_FT90x.c, 353 :: 		void fm_caseWrongCommand( )
;Click_FM_FT90x.c, 355 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x49B0	0x64000C29  LDK.L	R0, #?lstr80_Click_FM_FT90x+0
0x49B4	0x64100002  LDK.L	R1, #2
0x49B8	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 356 :: 		mikrobus_logWrite( "   *     wrong command                      *  ", _LOG_LINE );
0x49BC	0x64000C59  LDK.L	R0, #?lstr81_Click_FM_FT90x+0
0x49C0	0x64100002  LDK.L	R1, #2
0x49C4	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 357 :: 		mikrobus_logWrite( "   ******************************************  ", _LOG_LINE );
0x49C8	0x64000C89  LDK.L	R0, #?lstr82_Click_FM_FT90x+0
0x49CC	0x64100002  LDK.L	R1, #2
0x49D0	0x003414E0  CALL	_mikrobus_logWrite+0
;Click_FM_FT90x.c, 358 :: 		}
L_end_fm_caseWrongCommand:
0x49D4	0xA0000000  RETURN	
; end of _fm_caseWrongCommand
__Lib_System_InitialSetUpCLKPMC:
;__Lib_System.c, 43 :: 		
;__Lib_System.c, 48 :: 		
0x5B98	0x6C0016E9  LPM.L	R0, $+12
0x5B9C	0xBC000E1C  STA.L	___System_CLOCK_IN_KHZ+0, R0
;__Lib_System.c, 52 :: 		
L_end_InitialSetUpCLKPMC:
0x5BA0	0xA0000000  RETURN	
0x5BA4	0x000186A0  	#100000
; end of __Lib_System_InitialSetUpCLKPMC
0x69C4	0x65B00004  LDK.L	R27, #4
0x69C8	0x65A00CC9  LDK.L	R26, #3273
0x69CC	0x65C05BCC  LDK.L	R28, #23500
0x69D0	0x003416C0  CALL	___CC2DB
0x69D4	0x65B00CCC  LDK.L	R27, #3276
0x69D8	0x65A00D88  LDK.L	R26, #3464
0x69DC	0x65C06894  LDK.L	R28, #26772
0x69E0	0x003416C0  CALL	___CC2DB
0x69E4	0xA0000000  RETURN	
0x69E8	0x64000004  LDK.L	R0, #4
0x69EC	0x64100000  LDK.L	R1, #0
0x69F0	0x64200E24  LDK.L	R2, #3620
0x69F4	0xF0008027  MEMSET.B	R0, R1, R2
0x69F8	0xA0000000  RETURN	
;Click_FM_FT90x.c,0 :: ?ICS?lstr45_Click_FM_FT90x [48]
0x5BCC	0x2A202020 ;?ICS?lstr45_Click_FM_FT90x+0
0x5BD0	0x2A2A2A2A ;?ICS?lstr45_Click_FM_FT90x+4
0x5BD4	0x2A2A2A2A ;?ICS?lstr45_Click_FM_FT90x+8
0x5BD8	0x2A2A2A2A ;?ICS?lstr45_Click_FM_FT90x+12
0x5BDC	0x2A2A2A2A ;?ICS?lstr45_Click_FM_FT90x+16
0x5BE0	0x2A2A2A2A ;?ICS?lstr45_Click_FM_FT90x+20
0x5BE4	0x2A2A2A2A ;?ICS?lstr45_Click_FM_FT90x+24
0x5BE8	0x2A2A2A2A ;?ICS?lstr45_Click_FM_FT90x+28
0x5BEC	0x2A2A2A2A ;?ICS?lstr45_Click_FM_FT90x+32
0x5BF0	0x2A2A2A2A ;?ICS?lstr45_Click_FM_FT90x+36
0x5BF4	0x2A2A2A2A ;?ICS?lstr45_Click_FM_FT90x+40
0x5BF8	0x0020202A ;?ICS?lstr45_Click_FM_FT90x+44
; end of ?ICS?lstr45_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr46_Click_FM_FT90x [48]
0x5BFC	0x2A202020 ;?ICS?lstr46_Click_FM_FT90x+0
0x5C00	0x20202020 ;?ICS?lstr46_Click_FM_FT90x+4
0x5C04	0x61747320 ;?ICS?lstr46_Click_FM_FT90x+8
0x5C08	0x6E6F6974 ;?ICS?lstr46_Click_FM_FT90x+12
0x5C0C	0x74203120 ;?ICS?lstr46_Click_FM_FT90x+16
0x5C10	0x64656E75 ;?ICS?lstr46_Click_FM_FT90x+20
0x5C14	0x20202020 ;?ICS?lstr46_Click_FM_FT90x+24
0x5C18	0x20202020 ;?ICS?lstr46_Click_FM_FT90x+28
0x5C1C	0x20202020 ;?ICS?lstr46_Click_FM_FT90x+32
0x5C20	0x20202020 ;?ICS?lstr46_Click_FM_FT90x+36
0x5C24	0x20202020 ;?ICS?lstr46_Click_FM_FT90x+40
0x5C28	0x0020202A ;?ICS?lstr46_Click_FM_FT90x+44
; end of ?ICS?lstr46_Click_FM_FT90x
;,0 :: _initBlock_2 [52]
; Containing: ?ICS?lstr47_Click_FM_FT90x [15]
;             ?ICS?lstr48_Click_FM_FT90x [6]
;             ?ICS?lstr49_Click_FM_FT90x [26]
;             ?ICS?lstr50_Click_FM_FT90x [5]
0x5C2C	0x2A202020 ;_initBlock_2+0 : ?ICS?lstr47_Click_FM_FT90x at 0x5C2C
0x5C30	0x20202020 ;_initBlock_2+4
0x5C34	0x73737220 ;_initBlock_2+8
0x5C38	0x20003A69 ;_initBlock_2+12 : ?ICS?lstr48_Click_FM_FT90x at 0x5C3B
0x5C3C	0x56754264 ;_initBlock_2+16
0x5C40	0x20202000 ;_initBlock_2+20 : ?ICS?lstr49_Click_FM_FT90x at 0x5C41
0x5C44	0x2020202A ;_initBlock_2+24
0x5C48	0x75742020 ;_initBlock_2+28
0x5C4C	0x2064656E ;_initBlock_2+32
0x5C50	0x71657266 ;_initBlock_2+36
0x5C54	0x636E6575 ;_initBlock_2+40
0x5C58	0x20003A79 ;_initBlock_2+44 : ?ICS?lstr50_Click_FM_FT90x at 0x5C5B
0x5C5C	0x007A484D ;_initBlock_2+48
; end of _initBlock_2
;Click_FM_FT90x.c,0 :: ?ICS?lstr51_Click_FM_FT90x [48]
0x5C60	0x2A202020 ;?ICS?lstr51_Click_FM_FT90x+0
0x5C64	0x2A2A2A2A ;?ICS?lstr51_Click_FM_FT90x+4
0x5C68	0x2A2A2A2A ;?ICS?lstr51_Click_FM_FT90x+8
0x5C6C	0x2A2A2A2A ;?ICS?lstr51_Click_FM_FT90x+12
0x5C70	0x2A2A2A2A ;?ICS?lstr51_Click_FM_FT90x+16
0x5C74	0x2A2A2A2A ;?ICS?lstr51_Click_FM_FT90x+20
0x5C78	0x2A2A2A2A ;?ICS?lstr51_Click_FM_FT90x+24
0x5C7C	0x2A2A2A2A ;?ICS?lstr51_Click_FM_FT90x+28
0x5C80	0x2A2A2A2A ;?ICS?lstr51_Click_FM_FT90x+32
0x5C84	0x2A2A2A2A ;?ICS?lstr51_Click_FM_FT90x+36
0x5C88	0x2A2A2A2A ;?ICS?lstr51_Click_FM_FT90x+40
0x5C8C	0x0020202A ;?ICS?lstr51_Click_FM_FT90x+44
; end of ?ICS?lstr51_Click_FM_FT90x
;,0 :: _initBlock_4 [400]
; Containing: ?ICS_mute_ [1]
;             ?ICS?lstr39_Click_FM_FT90x [48]
;             ?ICS?lstr40_Click_FM_FT90x [48]
;             ?ICS?lstr41_Click_FM_FT90x [48]
;             ?ICS?lstr42_Click_FM_FT90x [48]
;             ?ICS?lstr43_Click_FM_FT90x [48]
;             ?ICS?lstr44_Click_FM_FT90x [48]
;             ?ICS?lstr52_Click_FM_FT90x [48]
;             ?ICS?lstr53_Click_FM_FT90x [48]
;             ?ICS?lstr54_Click_FM_FT90x [15]
0x5C90	0x20202000 ;_initBlock_4+0 : ?ICS_mute_ at 0x5C90 : ?ICS?lstr39_Click_FM_FT90x at 0x5C91
0x5C94	0x2A2A2A2A ;_initBlock_4+4
0x5C98	0x2A2A2A2A ;_initBlock_4+8
0x5C9C	0x2A2A2A2A ;_initBlock_4+12
0x5CA0	0x2A2A2A2A ;_initBlock_4+16
0x5CA4	0x2A2A2A2A ;_initBlock_4+20
0x5CA8	0x2A2A2A2A ;_initBlock_4+24
0x5CAC	0x2A2A2A2A ;_initBlock_4+28
0x5CB0	0x2A2A2A2A ;_initBlock_4+32
0x5CB4	0x2A2A2A2A ;_initBlock_4+36
0x5CB8	0x2A2A2A2A ;_initBlock_4+40
0x5CBC	0x20202A2A ;_initBlock_4+44
0x5CC0	0x20202000 ;_initBlock_4+48 : ?ICS?lstr40_Click_FM_FT90x at 0x5CC1
0x5CC4	0x2020202A ;_initBlock_4+52
0x5CC8	0x756D2020 ;_initBlock_4+56
0x5CCC	0x65206574 ;_initBlock_4+60
0x5CD0	0x6C62616E ;_initBlock_4+64
0x5CD4	0x20206465 ;_initBlock_4+68
0x5CD8	0x20202020 ;_initBlock_4+72
0x5CDC	0x20202020 ;_initBlock_4+76
0x5CE0	0x20202020 ;_initBlock_4+80
0x5CE4	0x20202020 ;_initBlock_4+84
0x5CE8	0x20202020 ;_initBlock_4+88
0x5CEC	0x20202A20 ;_initBlock_4+92
0x5CF0	0x20202000 ;_initBlock_4+96 : ?ICS?lstr41_Click_FM_FT90x at 0x5CF1
0x5CF4	0x2A2A2A2A ;_initBlock_4+100
0x5CF8	0x2A2A2A2A ;_initBlock_4+104
0x5CFC	0x2A2A2A2A ;_initBlock_4+108
0x5D00	0x2A2A2A2A ;_initBlock_4+112
0x5D04	0x2A2A2A2A ;_initBlock_4+116
0x5D08	0x2A2A2A2A ;_initBlock_4+120
0x5D0C	0x2A2A2A2A ;_initBlock_4+124
0x5D10	0x2A2A2A2A ;_initBlock_4+128
0x5D14	0x2A2A2A2A ;_initBlock_4+132
0x5D18	0x2A2A2A2A ;_initBlock_4+136
0x5D1C	0x20202A2A ;_initBlock_4+140
0x5D20	0x20202000 ;_initBlock_4+144 : ?ICS?lstr42_Click_FM_FT90x at 0x5D21
0x5D24	0x2A2A2A2A ;_initBlock_4+148
0x5D28	0x2A2A2A2A ;_initBlock_4+152
0x5D2C	0x2A2A2A2A ;_initBlock_4+156
0x5D30	0x2A2A2A2A ;_initBlock_4+160
0x5D34	0x2A2A2A2A ;_initBlock_4+164
0x5D38	0x2A2A2A2A ;_initBlock_4+168
0x5D3C	0x2A2A2A2A ;_initBlock_4+172
0x5D40	0x2A2A2A2A ;_initBlock_4+176
0x5D44	0x2A2A2A2A ;_initBlock_4+180
0x5D48	0x2A2A2A2A ;_initBlock_4+184
0x5D4C	0x20202A2A ;_initBlock_4+188
0x5D50	0x20202000 ;_initBlock_4+192 : ?ICS?lstr43_Click_FM_FT90x at 0x5D51
0x5D54	0x2020202A ;_initBlock_4+196
0x5D58	0x756D2020 ;_initBlock_4+200
0x5D5C	0x64206574 ;_initBlock_4+204
0x5D60	0x62617369 ;_initBlock_4+208
0x5D64	0x2064656C ;_initBlock_4+212
0x5D68	0x20202020 ;_initBlock_4+216
0x5D6C	0x20202020 ;_initBlock_4+220
0x5D70	0x20202020 ;_initBlock_4+224
0x5D74	0x20202020 ;_initBlock_4+228
0x5D78	0x20202020 ;_initBlock_4+232
0x5D7C	0x20202A20 ;_initBlock_4+236
0x5D80	0x20202000 ;_initBlock_4+240 : ?ICS?lstr44_Click_FM_FT90x at 0x5D81
0x5D84	0x2A2A2A2A ;_initBlock_4+244
0x5D88	0x2A2A2A2A ;_initBlock_4+248
0x5D8C	0x2A2A2A2A ;_initBlock_4+252
0x5D90	0x2A2A2A2A ;_initBlock_4+256
0x5D94	0x2A2A2A2A ;_initBlock_4+260
0x5D98	0x2A2A2A2A ;_initBlock_4+264
0x5D9C	0x2A2A2A2A ;_initBlock_4+268
0x5DA0	0x2A2A2A2A ;_initBlock_4+272
0x5DA4	0x2A2A2A2A ;_initBlock_4+276
0x5DA8	0x2A2A2A2A ;_initBlock_4+280
0x5DAC	0x20202A2A ;_initBlock_4+284
0x5DB0	0x20202000 ;_initBlock_4+288 : ?ICS?lstr52_Click_FM_FT90x at 0x5DB1
0x5DB4	0x2A2A2A2A ;_initBlock_4+292
0x5DB8	0x2A2A2A2A ;_initBlock_4+296
0x5DBC	0x2A2A2A2A ;_initBlock_4+300
0x5DC0	0x2A2A2A2A ;_initBlock_4+304
0x5DC4	0x2A2A2A2A ;_initBlock_4+308
0x5DC8	0x2A2A2A2A ;_initBlock_4+312
0x5DCC	0x2A2A2A2A ;_initBlock_4+316
0x5DD0	0x2A2A2A2A ;_initBlock_4+320
0x5DD4	0x2A2A2A2A ;_initBlock_4+324
0x5DD8	0x2A2A2A2A ;_initBlock_4+328
0x5DDC	0x20202A2A ;_initBlock_4+332
0x5DE0	0x20202000 ;_initBlock_4+336 : ?ICS?lstr53_Click_FM_FT90x at 0x5DE1
0x5DE4	0x2020202A ;_initBlock_4+340
0x5DE8	0x74732020 ;_initBlock_4+344
0x5DEC	0x6F697461 ;_initBlock_4+348
0x5DF0	0x2032206E ;_initBlock_4+352
0x5DF4	0x656E7574 ;_initBlock_4+356
0x5DF8	0x20202064 ;_initBlock_4+360
0x5DFC	0x20202020 ;_initBlock_4+364
0x5E00	0x20202020 ;_initBlock_4+368
0x5E04	0x20202020 ;_initBlock_4+372
0x5E08	0x20202020 ;_initBlock_4+376
0x5E0C	0x20202A20 ;_initBlock_4+380
0x5E10	0x20202000 ;_initBlock_4+384 : ?ICS?lstr54_Click_FM_FT90x at 0x5E11
0x5E14	0x2020202A ;_initBlock_4+388
0x5E18	0x73722020 ;_initBlock_4+392
0x5E1C	0x003A6973 ;_initBlock_4+396
; end of _initBlock_4
;Click_FM_FT90x.c,0 :: ?ICS?lstr55_Click_FM_FT90x [6]
0x5E20	0x75426420 ;?ICS?lstr55_Click_FM_FT90x+0
0x5E24	0x0056 ;?ICS?lstr55_Click_FM_FT90x+4
; end of ?ICS?lstr55_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr56_Click_FM_FT90x [26]
0x5E26	0x2A202020 ;?ICS?lstr56_Click_FM_FT90x+0
0x5E2A	0x20202020 ;?ICS?lstr56_Click_FM_FT90x+4
0x5E2E	0x6E757420 ;?ICS?lstr56_Click_FM_FT90x+8
0x5E32	0x66206465 ;?ICS?lstr56_Click_FM_FT90x+12
0x5E36	0x75716572 ;?ICS?lstr56_Click_FM_FT90x+16
0x5E3A	0x79636E65 ;?ICS?lstr56_Click_FM_FT90x+20
0x5E3E	0x003A ;?ICS?lstr56_Click_FM_FT90x+24
; end of ?ICS?lstr56_Click_FM_FT90x
;,0 :: _initBlock_7 [164]
; Containing: ?ICS?lstr57_Click_FM_FT90x [5]
;             ?ICS?lstr58_Click_FM_FT90x [48]
;             ?ICS?lstr66_Click_FM_FT90x [48]
;             ?ICS?lstr67_Click_FM_FT90x [48]
;             ?ICS?lstr68_Click_FM_FT90x [15]
0x5E40	0x7A484D20 ;_initBlock_7+0 : ?ICS?lstr57_Click_FM_FT90x at 0x5E40
0x5E44	0x20202000 ;_initBlock_7+4 : ?ICS?lstr58_Click_FM_FT90x at 0x5E45
0x5E48	0x2A2A2A2A ;_initBlock_7+8
0x5E4C	0x2A2A2A2A ;_initBlock_7+12
0x5E50	0x2A2A2A2A ;_initBlock_7+16
0x5E54	0x2A2A2A2A ;_initBlock_7+20
0x5E58	0x2A2A2A2A ;_initBlock_7+24
0x5E5C	0x2A2A2A2A ;_initBlock_7+28
0x5E60	0x2A2A2A2A ;_initBlock_7+32
0x5E64	0x2A2A2A2A ;_initBlock_7+36
0x5E68	0x2A2A2A2A ;_initBlock_7+40
0x5E6C	0x2A2A2A2A ;_initBlock_7+44
0x5E70	0x20202A2A ;_initBlock_7+48
0x5E74	0x20202000 ;_initBlock_7+52 : ?ICS?lstr66_Click_FM_FT90x at 0x5E75
0x5E78	0x2A2A2A2A ;_initBlock_7+56
0x5E7C	0x2A2A2A2A ;_initBlock_7+60
0x5E80	0x2A2A2A2A ;_initBlock_7+64
0x5E84	0x2A2A2A2A ;_initBlock_7+68
0x5E88	0x2A2A2A2A ;_initBlock_7+72
0x5E8C	0x2A2A2A2A ;_initBlock_7+76
0x5E90	0x2A2A2A2A ;_initBlock_7+80
0x5E94	0x2A2A2A2A ;_initBlock_7+84
0x5E98	0x2A2A2A2A ;_initBlock_7+88
0x5E9C	0x2A2A2A2A ;_initBlock_7+92
0x5EA0	0x20202A2A ;_initBlock_7+96
0x5EA4	0x20202000 ;_initBlock_7+100 : ?ICS?lstr67_Click_FM_FT90x at 0x5EA5
0x5EA8	0x2020202A ;_initBlock_7+104
0x5EAC	0x75742020 ;_initBlock_7+108
0x5EB0	0x7520656E ;_initBlock_7+112
0x5EB4	0x20202070 ;_initBlock_7+116
0x5EB8	0x20202020 ;_initBlock_7+120
0x5EBC	0x20202020 ;_initBlock_7+124
0x5EC0	0x20202020 ;_initBlock_7+128
0x5EC4	0x20202020 ;_initBlock_7+132
0x5EC8	0x20202020 ;_initBlock_7+136
0x5ECC	0x20202020 ;_initBlock_7+140
0x5ED0	0x20202A20 ;_initBlock_7+144
0x5ED4	0x20202000 ;_initBlock_7+148 : ?ICS?lstr68_Click_FM_FT90x at 0x5ED5
0x5ED8	0x2020202A ;_initBlock_7+152
0x5EDC	0x73722020 ;_initBlock_7+156
0x5EE0	0x003A6973 ;_initBlock_7+160
; end of _initBlock_7
;Click_FM_FT90x.c,0 :: ?ICS?lstr69_Click_FM_FT90x [6]
0x5EE4	0x75426420 ;?ICS?lstr69_Click_FM_FT90x+0
0x5EE8	0x0056 ;?ICS?lstr69_Click_FM_FT90x+4
; end of ?ICS?lstr69_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr70_Click_FM_FT90x [26]
0x5EEA	0x2A202020 ;?ICS?lstr70_Click_FM_FT90x+0
0x5EEE	0x20202020 ;?ICS?lstr70_Click_FM_FT90x+4
0x5EF2	0x6E757420 ;?ICS?lstr70_Click_FM_FT90x+8
0x5EF6	0x66206465 ;?ICS?lstr70_Click_FM_FT90x+12
0x5EFA	0x75716572 ;?ICS?lstr70_Click_FM_FT90x+16
0x5EFE	0x79636E65 ;?ICS?lstr70_Click_FM_FT90x+20
0x5F02	0x003A ;?ICS?lstr70_Click_FM_FT90x+24
; end of ?ICS?lstr70_Click_FM_FT90x
;,0 :: _initBlock_10 [164]
; Containing: ?ICS?lstr71_Click_FM_FT90x [5]
;             ?ICS?lstr72_Click_FM_FT90x [48]
;             ?ICS?lstr59_Click_FM_FT90x [48]
;             ?ICS?lstr60_Click_FM_FT90x [48]
;             ?ICS?lstr61_Click_FM_FT90x [15]
0x5F04	0x7A484D20 ;_initBlock_10+0 : ?ICS?lstr71_Click_FM_FT90x at 0x5F04
0x5F08	0x20202000 ;_initBlock_10+4 : ?ICS?lstr72_Click_FM_FT90x at 0x5F09
0x5F0C	0x2A2A2A2A ;_initBlock_10+8
0x5F10	0x2A2A2A2A ;_initBlock_10+12
0x5F14	0x2A2A2A2A ;_initBlock_10+16
0x5F18	0x2A2A2A2A ;_initBlock_10+20
0x5F1C	0x2A2A2A2A ;_initBlock_10+24
0x5F20	0x2A2A2A2A ;_initBlock_10+28
0x5F24	0x2A2A2A2A ;_initBlock_10+32
0x5F28	0x2A2A2A2A ;_initBlock_10+36
0x5F2C	0x2A2A2A2A ;_initBlock_10+40
0x5F30	0x2A2A2A2A ;_initBlock_10+44
0x5F34	0x20202A2A ;_initBlock_10+48
0x5F38	0x20202000 ;_initBlock_10+52 : ?ICS?lstr59_Click_FM_FT90x at 0x5F39
0x5F3C	0x2A2A2A2A ;_initBlock_10+56
0x5F40	0x2A2A2A2A ;_initBlock_10+60
0x5F44	0x2A2A2A2A ;_initBlock_10+64
0x5F48	0x2A2A2A2A ;_initBlock_10+68
0x5F4C	0x2A2A2A2A ;_initBlock_10+72
0x5F50	0x2A2A2A2A ;_initBlock_10+76
0x5F54	0x2A2A2A2A ;_initBlock_10+80
0x5F58	0x2A2A2A2A ;_initBlock_10+84
0x5F5C	0x2A2A2A2A ;_initBlock_10+88
0x5F60	0x2A2A2A2A ;_initBlock_10+92
0x5F64	0x20202A2A ;_initBlock_10+96
0x5F68	0x20202000 ;_initBlock_10+100 : ?ICS?lstr60_Click_FM_FT90x at 0x5F69
0x5F6C	0x2020202A ;_initBlock_10+104
0x5F70	0x74732020 ;_initBlock_10+108
0x5F74	0x6F697461 ;_initBlock_10+112
0x5F78	0x2033206E ;_initBlock_10+116
0x5F7C	0x656E7574 ;_initBlock_10+120
0x5F80	0x20202064 ;_initBlock_10+124
0x5F84	0x20202020 ;_initBlock_10+128
0x5F88	0x20202020 ;_initBlock_10+132
0x5F8C	0x20202020 ;_initBlock_10+136
0x5F90	0x20202020 ;_initBlock_10+140
0x5F94	0x20202A20 ;_initBlock_10+144
0x5F98	0x20202000 ;_initBlock_10+148 : ?ICS?lstr61_Click_FM_FT90x at 0x5F99
0x5F9C	0x2020202A ;_initBlock_10+152
0x5FA0	0x73722020 ;_initBlock_10+156
0x5FA4	0x003A6973 ;_initBlock_10+160
; end of _initBlock_10
;Click_FM_FT90x.c,0 :: ?ICS?lstr62_Click_FM_FT90x [6]
0x5FA8	0x75426420 ;?ICS?lstr62_Click_FM_FT90x+0
0x5FAC	0x0056 ;?ICS?lstr62_Click_FM_FT90x+4
; end of ?ICS?lstr62_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr63_Click_FM_FT90x [26]
0x5FAE	0x2A202020 ;?ICS?lstr63_Click_FM_FT90x+0
0x5FB2	0x20202020 ;?ICS?lstr63_Click_FM_FT90x+4
0x5FB6	0x6E757420 ;?ICS?lstr63_Click_FM_FT90x+8
0x5FBA	0x66206465 ;?ICS?lstr63_Click_FM_FT90x+12
0x5FBE	0x75716572 ;?ICS?lstr63_Click_FM_FT90x+16
0x5FC2	0x79636E65 ;?ICS?lstr63_Click_FM_FT90x+20
0x5FC6	0x003A ;?ICS?lstr63_Click_FM_FT90x+24
; end of ?ICS?lstr63_Click_FM_FT90x
;,0 :: _initBlock_13 [54]
; Containing: ?ICS?lstr64_Click_FM_FT90x [5]
;             ?ICS?lstr65_Click_FM_FT90x [48]
;             ?ICS_memory_ [1]
0x5FC8	0x7A484D20 ;_initBlock_13+0 : ?ICS?lstr64_Click_FM_FT90x at 0x5FC8
0x5FCC	0x20202000 ;_initBlock_13+4 : ?ICS?lstr65_Click_FM_FT90x at 0x5FCD
0x5FD0	0x2A2A2A2A ;_initBlock_13+8
0x5FD4	0x2A2A2A2A ;_initBlock_13+12
0x5FD8	0x2A2A2A2A ;_initBlock_13+16
0x5FDC	0x2A2A2A2A ;_initBlock_13+20
0x5FE0	0x2A2A2A2A ;_initBlock_13+24
0x5FE4	0x2A2A2A2A ;_initBlock_13+28
0x5FE8	0x2A2A2A2A ;_initBlock_13+32
0x5FEC	0x2A2A2A2A ;_initBlock_13+36
0x5FF0	0x2A2A2A2A ;_initBlock_13+40
0x5FF4	0x2A2A2A2A ;_initBlock_13+44
0x5FF8	0x20202A2A ;_initBlock_13+48
0x5FFC	0x0000 ;_initBlock_13+52 : ?ICS_memory_ at 0x5FFD
; end of _initBlock_13
;Click_FM_FT90x.c,0 :: ?ICS?lstr27_Click_FM_FT90x [48]
0x5FFE	0x2A202020 ;?ICS?lstr27_Click_FM_FT90x+0
0x6002	0x2A2A2A2A ;?ICS?lstr27_Click_FM_FT90x+4
0x6006	0x2A2A2A2A ;?ICS?lstr27_Click_FM_FT90x+8
0x600A	0x2A2A2A2A ;?ICS?lstr27_Click_FM_FT90x+12
0x600E	0x2A2A2A2A ;?ICS?lstr27_Click_FM_FT90x+16
0x6012	0x2A2A2A2A ;?ICS?lstr27_Click_FM_FT90x+20
0x6016	0x2A2A2A2A ;?ICS?lstr27_Click_FM_FT90x+24
0x601A	0x2A2A2A2A ;?ICS?lstr27_Click_FM_FT90x+28
0x601E	0x2A2A2A2A ;?ICS?lstr27_Click_FM_FT90x+32
0x6022	0x2A2A2A2A ;?ICS?lstr27_Click_FM_FT90x+36
0x6026	0x2A2A2A2A ;?ICS?lstr27_Click_FM_FT90x+40
0x602A	0x0020202A ;?ICS?lstr27_Click_FM_FT90x+44
; end of ?ICS?lstr27_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr28_Click_FM_FT90x [48]
0x602E	0x2A202020 ;?ICS?lstr28_Click_FM_FT90x+0
0x6032	0x20202020 ;?ICS?lstr28_Click_FM_FT90x+4
0x6036	0x61747320 ;?ICS?lstr28_Click_FM_FT90x+8
0x603A	0x6E6F6974 ;?ICS?lstr28_Click_FM_FT90x+12
0x603E	0x6D203120 ;?ICS?lstr28_Click_FM_FT90x+16
0x6042	0x726F6D65 ;?ICS?lstr28_Click_FM_FT90x+20
0x6046	0x64657A69 ;?ICS?lstr28_Click_FM_FT90x+24
0x604A	0x20202020 ;?ICS?lstr28_Click_FM_FT90x+28
0x604E	0x20202020 ;?ICS?lstr28_Click_FM_FT90x+32
0x6052	0x20202020 ;?ICS?lstr28_Click_FM_FT90x+36
0x6056	0x20202020 ;?ICS?lstr28_Click_FM_FT90x+40
0x605A	0x0020202A ;?ICS?lstr28_Click_FM_FT90x+44
; end of ?ICS?lstr28_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr29_Click_FM_FT90x [48]
0x605E	0x2A202020 ;?ICS?lstr29_Click_FM_FT90x+0
0x6062	0x2A2A2A2A ;?ICS?lstr29_Click_FM_FT90x+4
0x6066	0x2A2A2A2A ;?ICS?lstr29_Click_FM_FT90x+8
0x606A	0x2A2A2A2A ;?ICS?lstr29_Click_FM_FT90x+12
0x606E	0x2A2A2A2A ;?ICS?lstr29_Click_FM_FT90x+16
0x6072	0x2A2A2A2A ;?ICS?lstr29_Click_FM_FT90x+20
0x6076	0x2A2A2A2A ;?ICS?lstr29_Click_FM_FT90x+24
0x607A	0x2A2A2A2A ;?ICS?lstr29_Click_FM_FT90x+28
0x607E	0x2A2A2A2A ;?ICS?lstr29_Click_FM_FT90x+32
0x6082	0x2A2A2A2A ;?ICS?lstr29_Click_FM_FT90x+36
0x6086	0x2A2A2A2A ;?ICS?lstr29_Click_FM_FT90x+40
0x608A	0x0020202A ;?ICS?lstr29_Click_FM_FT90x+44
; end of ?ICS?lstr29_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr30_Click_FM_FT90x [48]
0x608E	0x2A202020 ;?ICS?lstr30_Click_FM_FT90x+0
0x6092	0x2A2A2A2A ;?ICS?lstr30_Click_FM_FT90x+4
0x6096	0x2A2A2A2A ;?ICS?lstr30_Click_FM_FT90x+8
0x609A	0x2A2A2A2A ;?ICS?lstr30_Click_FM_FT90x+12
0x609E	0x2A2A2A2A ;?ICS?lstr30_Click_FM_FT90x+16
0x60A2	0x2A2A2A2A ;?ICS?lstr30_Click_FM_FT90x+20
0x60A6	0x2A2A2A2A ;?ICS?lstr30_Click_FM_FT90x+24
0x60AA	0x2A2A2A2A ;?ICS?lstr30_Click_FM_FT90x+28
0x60AE	0x2A2A2A2A ;?ICS?lstr30_Click_FM_FT90x+32
0x60B2	0x2A2A2A2A ;?ICS?lstr30_Click_FM_FT90x+36
0x60B6	0x2A2A2A2A ;?ICS?lstr30_Click_FM_FT90x+40
0x60BA	0x0020202A ;?ICS?lstr30_Click_FM_FT90x+44
; end of ?ICS?lstr30_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr31_Click_FM_FT90x [48]
0x60BE	0x2A202020 ;?ICS?lstr31_Click_FM_FT90x+0
0x60C2	0x20202020 ;?ICS?lstr31_Click_FM_FT90x+4
0x60C6	0x61747320 ;?ICS?lstr31_Click_FM_FT90x+8
0x60CA	0x6E6F6974 ;?ICS?lstr31_Click_FM_FT90x+12
0x60CE	0x6D203220 ;?ICS?lstr31_Click_FM_FT90x+16
0x60D2	0x726F6D65 ;?ICS?lstr31_Click_FM_FT90x+20
0x60D6	0x64657A69 ;?ICS?lstr31_Click_FM_FT90x+24
0x60DA	0x20202020 ;?ICS?lstr31_Click_FM_FT90x+28
0x60DE	0x20202020 ;?ICS?lstr31_Click_FM_FT90x+32
0x60E2	0x20202020 ;?ICS?lstr31_Click_FM_FT90x+36
0x60E6	0x20202020 ;?ICS?lstr31_Click_FM_FT90x+40
0x60EA	0x0020202A ;?ICS?lstr31_Click_FM_FT90x+44
; end of ?ICS?lstr31_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr32_Click_FM_FT90x [48]
0x60EE	0x2A202020 ;?ICS?lstr32_Click_FM_FT90x+0
0x60F2	0x2A2A2A2A ;?ICS?lstr32_Click_FM_FT90x+4
0x60F6	0x2A2A2A2A ;?ICS?lstr32_Click_FM_FT90x+8
0x60FA	0x2A2A2A2A ;?ICS?lstr32_Click_FM_FT90x+12
0x60FE	0x2A2A2A2A ;?ICS?lstr32_Click_FM_FT90x+16
0x6102	0x2A2A2A2A ;?ICS?lstr32_Click_FM_FT90x+20
0x6106	0x2A2A2A2A ;?ICS?lstr32_Click_FM_FT90x+24
0x610A	0x2A2A2A2A ;?ICS?lstr32_Click_FM_FT90x+28
0x610E	0x2A2A2A2A ;?ICS?lstr32_Click_FM_FT90x+32
0x6112	0x2A2A2A2A ;?ICS?lstr32_Click_FM_FT90x+36
0x6116	0x2A2A2A2A ;?ICS?lstr32_Click_FM_FT90x+40
0x611A	0x0020202A ;?ICS?lstr32_Click_FM_FT90x+44
; end of ?ICS?lstr32_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr33_Click_FM_FT90x [48]
0x611E	0x2A202020 ;?ICS?lstr33_Click_FM_FT90x+0
0x6122	0x2A2A2A2A ;?ICS?lstr33_Click_FM_FT90x+4
0x6126	0x2A2A2A2A ;?ICS?lstr33_Click_FM_FT90x+8
0x612A	0x2A2A2A2A ;?ICS?lstr33_Click_FM_FT90x+12
0x612E	0x2A2A2A2A ;?ICS?lstr33_Click_FM_FT90x+16
0x6132	0x2A2A2A2A ;?ICS?lstr33_Click_FM_FT90x+20
0x6136	0x2A2A2A2A ;?ICS?lstr33_Click_FM_FT90x+24
0x613A	0x2A2A2A2A ;?ICS?lstr33_Click_FM_FT90x+28
0x613E	0x2A2A2A2A ;?ICS?lstr33_Click_FM_FT90x+32
0x6142	0x2A2A2A2A ;?ICS?lstr33_Click_FM_FT90x+36
0x6146	0x2A2A2A2A ;?ICS?lstr33_Click_FM_FT90x+40
0x614A	0x0020202A ;?ICS?lstr33_Click_FM_FT90x+44
; end of ?ICS?lstr33_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr34_Click_FM_FT90x [48]
0x614E	0x2A202020 ;?ICS?lstr34_Click_FM_FT90x+0
0x6152	0x20202020 ;?ICS?lstr34_Click_FM_FT90x+4
0x6156	0x61747320 ;?ICS?lstr34_Click_FM_FT90x+8
0x615A	0x6E6F6974 ;?ICS?lstr34_Click_FM_FT90x+12
0x615E	0x6D203320 ;?ICS?lstr34_Click_FM_FT90x+16
0x6162	0x726F6D65 ;?ICS?lstr34_Click_FM_FT90x+20
0x6166	0x64657A69 ;?ICS?lstr34_Click_FM_FT90x+24
0x616A	0x20202020 ;?ICS?lstr34_Click_FM_FT90x+28
0x616E	0x20202020 ;?ICS?lstr34_Click_FM_FT90x+32
0x6172	0x20202020 ;?ICS?lstr34_Click_FM_FT90x+36
0x6176	0x20202020 ;?ICS?lstr34_Click_FM_FT90x+40
0x617A	0x0020202A ;?ICS?lstr34_Click_FM_FT90x+44
; end of ?ICS?lstr34_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr35_Click_FM_FT90x [48]
0x617E	0x2A202020 ;?ICS?lstr35_Click_FM_FT90x+0
0x6182	0x2A2A2A2A ;?ICS?lstr35_Click_FM_FT90x+4
0x6186	0x2A2A2A2A ;?ICS?lstr35_Click_FM_FT90x+8
0x618A	0x2A2A2A2A ;?ICS?lstr35_Click_FM_FT90x+12
0x618E	0x2A2A2A2A ;?ICS?lstr35_Click_FM_FT90x+16
0x6192	0x2A2A2A2A ;?ICS?lstr35_Click_FM_FT90x+20
0x6196	0x2A2A2A2A ;?ICS?lstr35_Click_FM_FT90x+24
0x619A	0x2A2A2A2A ;?ICS?lstr35_Click_FM_FT90x+28
0x619E	0x2A2A2A2A ;?ICS?lstr35_Click_FM_FT90x+32
0x61A2	0x2A2A2A2A ;?ICS?lstr35_Click_FM_FT90x+36
0x61A6	0x2A2A2A2A ;?ICS?lstr35_Click_FM_FT90x+40
0x61AA	0x0020202A ;?ICS?lstr35_Click_FM_FT90x+44
; end of ?ICS?lstr35_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr36_Click_FM_FT90x [48]
0x61AE	0x2A202020 ;?ICS?lstr36_Click_FM_FT90x+0
0x61B2	0x2A2A2A2A ;?ICS?lstr36_Click_FM_FT90x+4
0x61B6	0x2A2A2A2A ;?ICS?lstr36_Click_FM_FT90x+8
0x61BA	0x2A2A2A2A ;?ICS?lstr36_Click_FM_FT90x+12
0x61BE	0x2A2A2A2A ;?ICS?lstr36_Click_FM_FT90x+16
0x61C2	0x2A2A2A2A ;?ICS?lstr36_Click_FM_FT90x+20
0x61C6	0x2A2A2A2A ;?ICS?lstr36_Click_FM_FT90x+24
0x61CA	0x2A2A2A2A ;?ICS?lstr36_Click_FM_FT90x+28
0x61CE	0x2A2A2A2A ;?ICS?lstr36_Click_FM_FT90x+32
0x61D2	0x2A2A2A2A ;?ICS?lstr36_Click_FM_FT90x+36
0x61D6	0x2A2A2A2A ;?ICS?lstr36_Click_FM_FT90x+40
0x61DA	0x0020202A ;?ICS?lstr36_Click_FM_FT90x+44
; end of ?ICS?lstr36_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr37_Click_FM_FT90x [48]
0x61DE	0x2A202020 ;?ICS?lstr37_Click_FM_FT90x+0
0x61E2	0x20202020 ;?ICS?lstr37_Click_FM_FT90x+4
0x61E6	0x61747320 ;?ICS?lstr37_Click_FM_FT90x+8
0x61EA	0x6E6F6974 ;?ICS?lstr37_Click_FM_FT90x+12
0x61EE	0x6D203120 ;?ICS?lstr37_Click_FM_FT90x+16
0x61F2	0x726F6D65 ;?ICS?lstr37_Click_FM_FT90x+20
0x61F6	0x64657A69 ;?ICS?lstr37_Click_FM_FT90x+24
0x61FA	0x20202020 ;?ICS?lstr37_Click_FM_FT90x+28
0x61FE	0x20202020 ;?ICS?lstr37_Click_FM_FT90x+32
0x6202	0x20202020 ;?ICS?lstr37_Click_FM_FT90x+36
0x6206	0x20202020 ;?ICS?lstr37_Click_FM_FT90x+40
0x620A	0x0020202A ;?ICS?lstr37_Click_FM_FT90x+44
; end of ?ICS?lstr37_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr38_Click_FM_FT90x [48]
0x620E	0x2A202020 ;?ICS?lstr38_Click_FM_FT90x+0
0x6212	0x2A2A2A2A ;?ICS?lstr38_Click_FM_FT90x+4
0x6216	0x2A2A2A2A ;?ICS?lstr38_Click_FM_FT90x+8
0x621A	0x2A2A2A2A ;?ICS?lstr38_Click_FM_FT90x+12
0x621E	0x2A2A2A2A ;?ICS?lstr38_Click_FM_FT90x+16
0x6222	0x2A2A2A2A ;?ICS?lstr38_Click_FM_FT90x+20
0x6226	0x2A2A2A2A ;?ICS?lstr38_Click_FM_FT90x+24
0x622A	0x2A2A2A2A ;?ICS?lstr38_Click_FM_FT90x+28
0x622E	0x2A2A2A2A ;?ICS?lstr38_Click_FM_FT90x+32
0x6232	0x2A2A2A2A ;?ICS?lstr38_Click_FM_FT90x+36
0x6236	0x2A2A2A2A ;?ICS?lstr38_Click_FM_FT90x+40
0x623A	0x0020202A ;?ICS?lstr38_Click_FM_FT90x+44
; end of ?ICS?lstr38_Click_FM_FT90x
;,0 :: _initBlock_26 [2]
; Containing: ?ICS_volumeLevel_ [1]
;             ?ICS_snrThreshold_ [1]
0x623E	0x040A ;_initBlock_26+0 : ?ICS_volumeLevel_ at 0x623E : ?ICS_snrThreshold_ at 0x623F
; end of _initBlock_26
;Click_FM_FT90x.c,0 :: ?ICS_seekThreshold_ [2]
0x6240	0x0019 ;?ICS_seekThreshold_+0
; end of ?ICS_seekThreshold_
;,0 :: _initBlock_28 [832]
; Containing: ?ICS_impulseDetectionThreshold_ [1]
;             ?ICS?lstr86_Click_FM_FT90x [48]
;             ?ICS?lstr87_Click_FM_FT90x [48]
;             ?ICS?lstr88_Click_FM_FT90x [48]
;             ?ICS?lstr1_Click_FM_FT90x [48]
;             ?ICS?lstr2_Click_FM_FT90x [48]
;             ?ICS?lstr3_Click_FM_FT90x [48]
;             ?ICS?lstr4_Click_FM_FT90x [48]
;             ?ICS?lstr5_Click_FM_FT90x [48]
;             ?ICS?lstr6_Click_FM_FT90x [48]
;             ?ICS?lstr7_Click_FM_FT90x [48]
;             ?ICS?lstr8_Click_FM_FT90x [48]
;             ?ICS?lstr9_Click_FM_FT90x [48]
;             ?ICS?lstr10_Click_FM_FT90x [48]
;             ?ICS?lstr11_Click_FM_FT90x [48]
;             ?ICS?lstr12_Click_FM_FT90x [48]
;             ?ICS?lstr20_Click_FM_FT90x [48]
;             ?ICS?lstr21_Click_FM_FT90x [48]
;             ?ICS?lstr22_Click_FM_FT90x [15]
0x6242	0x20202008 ;_initBlock_28+0 : ?ICS_impulseDetectionThreshold_ at 0x6242 : ?ICS?lstr86_Click_FM_FT90x at 0x6243
0x6246	0x2A2A2A2A ;_initBlock_28+4
0x624A	0x2A2A2A2A ;_initBlock_28+8
0x624E	0x2A2A2A2A ;_initBlock_28+12
0x6252	0x2A2A2A2A ;_initBlock_28+16
0x6256	0x2A2A2A2A ;_initBlock_28+20
0x625A	0x2A2A2A2A ;_initBlock_28+24
0x625E	0x2A2A2A2A ;_initBlock_28+28
0x6262	0x2A2A2A2A ;_initBlock_28+32
0x6266	0x2A2A2A2A ;_initBlock_28+36
0x626A	0x2A2A2A2A ;_initBlock_28+40
0x626E	0x20202A2A ;_initBlock_28+44
0x6272	0x20202000 ;_initBlock_28+48 : ?ICS?lstr87_Click_FM_FT90x at 0x6273
0x6276	0x2020202A ;_initBlock_28+52
0x627A	0x70612020 ;_initBlock_28+56
0x627E	0x63696C70 ;_initBlock_28+60
0x6282	0x6F697461 ;_initBlock_28+64
0x6286	0x6E69206E ;_initBlock_28+68
0x628A	0x64207469 ;_initBlock_28+72
0x628E	0x20656E6F ;_initBlock_28+76
0x6292	0x20202020 ;_initBlock_28+80
0x6296	0x20202020 ;_initBlock_28+84
0x629A	0x20202020 ;_initBlock_28+88
0x629E	0x20202A20 ;_initBlock_28+92
0x62A2	0x20202000 ;_initBlock_28+96 : ?ICS?lstr88_Click_FM_FT90x at 0x62A3
0x62A6	0x2A2A2A2A ;_initBlock_28+100
0x62AA	0x2A2A2A2A ;_initBlock_28+104
0x62AE	0x2A2A2A2A ;_initBlock_28+108
0x62B2	0x2A2A2A2A ;_initBlock_28+112
0x62B6	0x2A2A2A2A ;_initBlock_28+116
0x62BA	0x2A2A2A2A ;_initBlock_28+120
0x62BE	0x2A2A2A2A ;_initBlock_28+124
0x62C2	0x2A2A2A2A ;_initBlock_28+128
0x62C6	0x2A2A2A2A ;_initBlock_28+132
0x62CA	0x2A2A2A2A ;_initBlock_28+136
0x62CE	0x20202A2A ;_initBlock_28+140
0x62D2	0x20202000 ;_initBlock_28+144 : ?ICS?lstr1_Click_FM_FT90x at 0x62D3
0x62D6	0x2A2A2A2A ;_initBlock_28+148
0x62DA	0x2A2A2A2A ;_initBlock_28+152
0x62DE	0x2A2A2A2A ;_initBlock_28+156
0x62E2	0x2A2A2A2A ;_initBlock_28+160
0x62E6	0x2A2A2A2A ;_initBlock_28+164
0x62EA	0x2A2A2A2A ;_initBlock_28+168
0x62EE	0x2A2A2A2A ;_initBlock_28+172
0x62F2	0x2A2A2A2A ;_initBlock_28+176
0x62F6	0x2A2A2A2A ;_initBlock_28+180
0x62FA	0x2A2A2A2A ;_initBlock_28+184
0x62FE	0x20202A2A ;_initBlock_28+188
0x6302	0x20202000 ;_initBlock_28+192 : ?ICS?lstr2_Click_FM_FT90x at 0x6303
0x6306	0x2020202A ;_initBlock_28+196
0x630A	0x6F762020 ;_initBlock_28+200
0x630E	0x656D756C ;_initBlock_28+204
0x6312	0x20707520 ;_initBlock_28+208
0x6316	0x20202020 ;_initBlock_28+212
0x631A	0x20202020 ;_initBlock_28+216
0x631E	0x20202020 ;_initBlock_28+220
0x6322	0x20202020 ;_initBlock_28+224
0x6326	0x20202020 ;_initBlock_28+228
0x632A	0x20202020 ;_initBlock_28+232
0x632E	0x20202A20 ;_initBlock_28+236
0x6332	0x20202000 ;_initBlock_28+240 : ?ICS?lstr3_Click_FM_FT90x at 0x6333
0x6336	0x2A2A2A2A ;_initBlock_28+244
0x633A	0x2A2A2A2A ;_initBlock_28+248
0x633E	0x2A2A2A2A ;_initBlock_28+252
0x6342	0x2A2A2A2A ;_initBlock_28+256
0x6346	0x2A2A2A2A ;_initBlock_28+260
0x634A	0x2A2A2A2A ;_initBlock_28+264
0x634E	0x2A2A2A2A ;_initBlock_28+268
0x6352	0x2A2A2A2A ;_initBlock_28+272
0x6356	0x2A2A2A2A ;_initBlock_28+276
0x635A	0x2A2A2A2A ;_initBlock_28+280
0x635E	0x20202A2A ;_initBlock_28+284
0x6362	0x20202000 ;_initBlock_28+288 : ?ICS?lstr4_Click_FM_FT90x at 0x6363
0x6366	0x2A2A2A2A ;_initBlock_28+292
0x636A	0x2A2A2A2A ;_initBlock_28+296
0x636E	0x2A2A2A2A ;_initBlock_28+300
0x6372	0x2A2A2A2A ;_initBlock_28+304
0x6376	0x2A2A2A2A ;_initBlock_28+308
0x637A	0x2A2A2A2A ;_initBlock_28+312
0x637E	0x2A2A2A2A ;_initBlock_28+316
0x6382	0x2A2A2A2A ;_initBlock_28+320
0x6386	0x2A2A2A2A ;_initBlock_28+324
0x638A	0x2A2A2A2A ;_initBlock_28+328
0x638E	0x20202A2A ;_initBlock_28+332
0x6392	0x20202000 ;_initBlock_28+336 : ?ICS?lstr5_Click_FM_FT90x at 0x6393
0x6396	0x2020202A ;_initBlock_28+340
0x639A	0x6F762020 ;_initBlock_28+344
0x639E	0x656D756C ;_initBlock_28+348
0x63A2	0x78616D20 ;_initBlock_28+352
0x63A6	0x20202020 ;_initBlock_28+356
0x63AA	0x20202020 ;_initBlock_28+360
0x63AE	0x20202020 ;_initBlock_28+364
0x63B2	0x20202020 ;_initBlock_28+368
0x63B6	0x20202020 ;_initBlock_28+372
0x63BA	0x20202020 ;_initBlock_28+376
0x63BE	0x20202A20 ;_initBlock_28+380
0x63C2	0x20202000 ;_initBlock_28+384 : ?ICS?lstr6_Click_FM_FT90x at 0x63C3
0x63C6	0x2A2A2A2A ;_initBlock_28+388
0x63CA	0x2A2A2A2A ;_initBlock_28+392
0x63CE	0x2A2A2A2A ;_initBlock_28+396
0x63D2	0x2A2A2A2A ;_initBlock_28+400
0x63D6	0x2A2A2A2A ;_initBlock_28+404
0x63DA	0x2A2A2A2A ;_initBlock_28+408
0x63DE	0x2A2A2A2A ;_initBlock_28+412
0x63E2	0x2A2A2A2A ;_initBlock_28+416
0x63E6	0x2A2A2A2A ;_initBlock_28+420
0x63EA	0x2A2A2A2A ;_initBlock_28+424
0x63EE	0x20202A2A ;_initBlock_28+428
0x63F2	0x20202000 ;_initBlock_28+432 : ?ICS?lstr7_Click_FM_FT90x at 0x63F3
0x63F6	0x2A2A2A2A ;_initBlock_28+436
0x63FA	0x2A2A2A2A ;_initBlock_28+440
0x63FE	0x2A2A2A2A ;_initBlock_28+444
0x6402	0x2A2A2A2A ;_initBlock_28+448
0x6406	0x2A2A2A2A ;_initBlock_28+452
0x640A	0x2A2A2A2A ;_initBlock_28+456
0x640E	0x2A2A2A2A ;_initBlock_28+460
0x6412	0x2A2A2A2A ;_initBlock_28+464
0x6416	0x2A2A2A2A ;_initBlock_28+468
0x641A	0x2A2A2A2A ;_initBlock_28+472
0x641E	0x20202A2A ;_initBlock_28+476
0x6422	0x20202000 ;_initBlock_28+480 : ?ICS?lstr8_Click_FM_FT90x at 0x6423
0x6426	0x2020202A ;_initBlock_28+484
0x642A	0x6F762020 ;_initBlock_28+488
0x642E	0x656D756C ;_initBlock_28+492
0x6432	0x776F6420 ;_initBlock_28+496
0x6436	0x2020206E ;_initBlock_28+500
0x643A	0x20202020 ;_initBlock_28+504
0x643E	0x20202020 ;_initBlock_28+508
0x6442	0x20202020 ;_initBlock_28+512
0x6446	0x20202020 ;_initBlock_28+516
0x644A	0x20202020 ;_initBlock_28+520
0x644E	0x20202A20 ;_initBlock_28+524
0x6452	0x20202000 ;_initBlock_28+528 : ?ICS?lstr9_Click_FM_FT90x at 0x6453
0x6456	0x2A2A2A2A ;_initBlock_28+532
0x645A	0x2A2A2A2A ;_initBlock_28+536
0x645E	0x2A2A2A2A ;_initBlock_28+540
0x6462	0x2A2A2A2A ;_initBlock_28+544
0x6466	0x2A2A2A2A ;_initBlock_28+548
0x646A	0x2A2A2A2A ;_initBlock_28+552
0x646E	0x2A2A2A2A ;_initBlock_28+556
0x6472	0x2A2A2A2A ;_initBlock_28+560
0x6476	0x2A2A2A2A ;_initBlock_28+564
0x647A	0x2A2A2A2A ;_initBlock_28+568
0x647E	0x20202A2A ;_initBlock_28+572
0x6482	0x20202000 ;_initBlock_28+576 : ?ICS?lstr10_Click_FM_FT90x at 0x6483
0x6486	0x2A2A2A2A ;_initBlock_28+580
0x648A	0x2A2A2A2A ;_initBlock_28+584
0x648E	0x2A2A2A2A ;_initBlock_28+588
0x6492	0x2A2A2A2A ;_initBlock_28+592
0x6496	0x2A2A2A2A ;_initBlock_28+596
0x649A	0x2A2A2A2A ;_initBlock_28+600
0x649E	0x2A2A2A2A ;_initBlock_28+604
0x64A2	0x2A2A2A2A ;_initBlock_28+608
0x64A6	0x2A2A2A2A ;_initBlock_28+612
0x64AA	0x2A2A2A2A ;_initBlock_28+616
0x64AE	0x20202A2A ;_initBlock_28+620
0x64B2	0x20202000 ;_initBlock_28+624 : ?ICS?lstr11_Click_FM_FT90x at 0x64B3
0x64B6	0x2020202A ;_initBlock_28+628
0x64BA	0x6F762020 ;_initBlock_28+632
0x64BE	0x656D756C ;_initBlock_28+636
0x64C2	0x6E696D20 ;_initBlock_28+640
0x64C6	0x20202020 ;_initBlock_28+644
0x64CA	0x20202020 ;_initBlock_28+648
0x64CE	0x20202020 ;_initBlock_28+652
0x64D2	0x20202020 ;_initBlock_28+656
0x64D6	0x20202020 ;_initBlock_28+660
0x64DA	0x20202020 ;_initBlock_28+664
0x64DE	0x20202A20 ;_initBlock_28+668
0x64E2	0x20202000 ;_initBlock_28+672 : ?ICS?lstr12_Click_FM_FT90x at 0x64E3
0x64E6	0x2A2A2A2A ;_initBlock_28+676
0x64EA	0x2A2A2A2A ;_initBlock_28+680
0x64EE	0x2A2A2A2A ;_initBlock_28+684
0x64F2	0x2A2A2A2A ;_initBlock_28+688
0x64F6	0x2A2A2A2A ;_initBlock_28+692
0x64FA	0x2A2A2A2A ;_initBlock_28+696
0x64FE	0x2A2A2A2A ;_initBlock_28+700
0x6502	0x2A2A2A2A ;_initBlock_28+704
0x6506	0x2A2A2A2A ;_initBlock_28+708
0x650A	0x2A2A2A2A ;_initBlock_28+712
0x650E	0x20202A2A ;_initBlock_28+716
0x6512	0x20202000 ;_initBlock_28+720 : ?ICS?lstr20_Click_FM_FT90x at 0x6513
0x6516	0x2A2A2A2A ;_initBlock_28+724
0x651A	0x2A2A2A2A ;_initBlock_28+728
0x651E	0x2A2A2A2A ;_initBlock_28+732
0x6522	0x2A2A2A2A ;_initBlock_28+736
0x6526	0x2A2A2A2A ;_initBlock_28+740
0x652A	0x2A2A2A2A ;_initBlock_28+744
0x652E	0x2A2A2A2A ;_initBlock_28+748
0x6532	0x2A2A2A2A ;_initBlock_28+752
0x6536	0x2A2A2A2A ;_initBlock_28+756
0x653A	0x2A2A2A2A ;_initBlock_28+760
0x653E	0x20202A2A ;_initBlock_28+764
0x6542	0x20202000 ;_initBlock_28+768 : ?ICS?lstr21_Click_FM_FT90x at 0x6543
0x6546	0x2020202A ;_initBlock_28+772
0x654A	0x75742020 ;_initBlock_28+776
0x654E	0x6320656E ;_initBlock_28+780
0x6552	0x6C706D6F ;_initBlock_28+784
0x6556	0x20657465 ;_initBlock_28+788
0x655A	0x20202020 ;_initBlock_28+792
0x655E	0x20202020 ;_initBlock_28+796
0x6562	0x20202020 ;_initBlock_28+800
0x6566	0x20202020 ;_initBlock_28+804
0x656A	0x20202020 ;_initBlock_28+808
0x656E	0x20202A20 ;_initBlock_28+812
0x6572	0x20202000 ;_initBlock_28+816 : ?ICS?lstr22_Click_FM_FT90x at 0x6573
0x6576	0x2020202A ;_initBlock_28+820
0x657A	0x73722020 ;_initBlock_28+824
0x657E	0x003A6973 ;_initBlock_28+828
; end of _initBlock_28
;Click_FM_FT90x.c,0 :: ?ICS?lstr23_Click_FM_FT90x [6]
0x6582	0x75426420 ;?ICS?lstr23_Click_FM_FT90x+0
0x6586	0x0056 ;?ICS?lstr23_Click_FM_FT90x+4
; end of ?ICS?lstr23_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr24_Click_FM_FT90x [26]
0x6588	0x2A202020 ;?ICS?lstr24_Click_FM_FT90x+0
0x658C	0x20202020 ;?ICS?lstr24_Click_FM_FT90x+4
0x6590	0x6E757420 ;?ICS?lstr24_Click_FM_FT90x+8
0x6594	0x66206465 ;?ICS?lstr24_Click_FM_FT90x+12
0x6598	0x75716572 ;?ICS?lstr24_Click_FM_FT90x+16
0x659C	0x79636E65 ;?ICS?lstr24_Click_FM_FT90x+20
0x65A0	0x003A ;?ICS?lstr24_Click_FM_FT90x+24
; end of ?ICS?lstr24_Click_FM_FT90x
;,0 :: _initBlock_31 [164]
; Containing: ?ICS?lstr25_Click_FM_FT90x [5]
;             ?ICS?lstr26_Click_FM_FT90x [48]
;             ?ICS?lstr13_Click_FM_FT90x [48]
;             ?ICS?lstr14_Click_FM_FT90x [48]
;             ?ICS?lstr15_Click_FM_FT90x [15]
0x65A2	0x7A484D20 ;_initBlock_31+0 : ?ICS?lstr25_Click_FM_FT90x at 0x65A2
0x65A6	0x20202000 ;_initBlock_31+4 : ?ICS?lstr26_Click_FM_FT90x at 0x65A7
0x65AA	0x2A2A2A2A ;_initBlock_31+8
0x65AE	0x2A2A2A2A ;_initBlock_31+12
0x65B2	0x2A2A2A2A ;_initBlock_31+16
0x65B6	0x2A2A2A2A ;_initBlock_31+20
0x65BA	0x2A2A2A2A ;_initBlock_31+24
0x65BE	0x2A2A2A2A ;_initBlock_31+28
0x65C2	0x2A2A2A2A ;_initBlock_31+32
0x65C6	0x2A2A2A2A ;_initBlock_31+36
0x65CA	0x2A2A2A2A ;_initBlock_31+40
0x65CE	0x2A2A2A2A ;_initBlock_31+44
0x65D2	0x20202A2A ;_initBlock_31+48
0x65D6	0x20202000 ;_initBlock_31+52 : ?ICS?lstr13_Click_FM_FT90x at 0x65D7
0x65DA	0x2A2A2A2A ;_initBlock_31+56
0x65DE	0x2A2A2A2A ;_initBlock_31+60
0x65E2	0x2A2A2A2A ;_initBlock_31+64
0x65E6	0x2A2A2A2A ;_initBlock_31+68
0x65EA	0x2A2A2A2A ;_initBlock_31+72
0x65EE	0x2A2A2A2A ;_initBlock_31+76
0x65F2	0x2A2A2A2A ;_initBlock_31+80
0x65F6	0x2A2A2A2A ;_initBlock_31+84
0x65FA	0x2A2A2A2A ;_initBlock_31+88
0x65FE	0x2A2A2A2A ;_initBlock_31+92
0x6602	0x20202A2A ;_initBlock_31+96
0x6606	0x20202000 ;_initBlock_31+100 : ?ICS?lstr14_Click_FM_FT90x at 0x6607
0x660A	0x2020202A ;_initBlock_31+104
0x660E	0x74732020 ;_initBlock_31+108
0x6612	0x6F697461 ;_initBlock_31+112
0x6616	0x6F66206E ;_initBlock_31+116
0x661A	0x20646E75 ;_initBlock_31+120
0x661E	0x20202020 ;_initBlock_31+124
0x6622	0x20202020 ;_initBlock_31+128
0x6626	0x20202020 ;_initBlock_31+132
0x662A	0x20202020 ;_initBlock_31+136
0x662E	0x20202020 ;_initBlock_31+140
0x6632	0x20202A20 ;_initBlock_31+144
0x6636	0x20202000 ;_initBlock_31+148 : ?ICS?lstr15_Click_FM_FT90x at 0x6637
0x663A	0x2020202A ;_initBlock_31+152
0x663E	0x73722020 ;_initBlock_31+156
0x6642	0x003A6973 ;_initBlock_31+160
; end of _initBlock_31
;Click_FM_FT90x.c,0 :: ?ICS?lstr16_Click_FM_FT90x [6]
0x6646	0x75426420 ;?ICS?lstr16_Click_FM_FT90x+0
0x664A	0x0056 ;?ICS?lstr16_Click_FM_FT90x+4
; end of ?ICS?lstr16_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr17_Click_FM_FT90x [28]
0x664C	0x2A202020 ;?ICS?lstr17_Click_FM_FT90x+0
0x6650	0x20202020 ;?ICS?lstr17_Click_FM_FT90x+4
0x6654	0x61686320 ;?ICS?lstr17_Click_FM_FT90x+8
0x6658	0x6C656E6E ;?ICS?lstr17_Click_FM_FT90x+12
0x665C	0x65726620 ;?ICS?lstr17_Click_FM_FT90x+16
0x6660	0x6E657571 ;?ICS?lstr17_Click_FM_FT90x+20
0x6664	0x003A7963 ;?ICS?lstr17_Click_FM_FT90x+24
; end of ?ICS?lstr17_Click_FM_FT90x
;,0 :: _initBlock_34 [164]
; Containing: ?ICS?lstr18_Click_FM_FT90x [5]
;             ?ICS?lstr19_Click_FM_FT90x [48]
;             ?ICS?lstr73_Click_FM_FT90x [48]
;             ?ICS?lstr74_Click_FM_FT90x [48]
;             ?ICS?lstr75_Click_FM_FT90x [15]
0x6668	0x7A484D20 ;_initBlock_34+0 : ?ICS?lstr18_Click_FM_FT90x at 0x6668
0x666C	0x20202000 ;_initBlock_34+4 : ?ICS?lstr19_Click_FM_FT90x at 0x666D
0x6670	0x2A2A2A2A ;_initBlock_34+8
0x6674	0x2A2A2A2A ;_initBlock_34+12
0x6678	0x2A2A2A2A ;_initBlock_34+16
0x667C	0x2A2A2A2A ;_initBlock_34+20
0x6680	0x2A2A2A2A ;_initBlock_34+24
0x6684	0x2A2A2A2A ;_initBlock_34+28
0x6688	0x2A2A2A2A ;_initBlock_34+32
0x668C	0x2A2A2A2A ;_initBlock_34+36
0x6690	0x2A2A2A2A ;_initBlock_34+40
0x6694	0x2A2A2A2A ;_initBlock_34+44
0x6698	0x20202A2A ;_initBlock_34+48
0x669C	0x20202000 ;_initBlock_34+52 : ?ICS?lstr73_Click_FM_FT90x at 0x669D
0x66A0	0x2A2A2A2A ;_initBlock_34+56
0x66A4	0x2A2A2A2A ;_initBlock_34+60
0x66A8	0x2A2A2A2A ;_initBlock_34+64
0x66AC	0x2A2A2A2A ;_initBlock_34+68
0x66B0	0x2A2A2A2A ;_initBlock_34+72
0x66B4	0x2A2A2A2A ;_initBlock_34+76
0x66B8	0x2A2A2A2A ;_initBlock_34+80
0x66BC	0x2A2A2A2A ;_initBlock_34+84
0x66C0	0x2A2A2A2A ;_initBlock_34+88
0x66C4	0x2A2A2A2A ;_initBlock_34+92
0x66C8	0x20202A2A ;_initBlock_34+96
0x66CC	0x20202000 ;_initBlock_34+100 : ?ICS?lstr74_Click_FM_FT90x at 0x66CD
0x66D0	0x2020202A ;_initBlock_34+104
0x66D4	0x75742020 ;_initBlock_34+108
0x66D8	0x6420656E ;_initBlock_34+112
0x66DC	0x206E776F ;_initBlock_34+116
0x66E0	0x20202020 ;_initBlock_34+120
0x66E4	0x20202020 ;_initBlock_34+124
0x66E8	0x20202020 ;_initBlock_34+128
0x66EC	0x20202020 ;_initBlock_34+132
0x66F0	0x20202020 ;_initBlock_34+136
0x66F4	0x20202020 ;_initBlock_34+140
0x66F8	0x20202A20 ;_initBlock_34+144
0x66FC	0x20202000 ;_initBlock_34+148 : ?ICS?lstr75_Click_FM_FT90x at 0x66FD
0x6700	0x2020202A ;_initBlock_34+152
0x6704	0x73722020 ;_initBlock_34+156
0x6708	0x003A6973 ;_initBlock_34+160
; end of _initBlock_34
;Click_FM_FT90x.c,0 :: ?ICS?lstr76_Click_FM_FT90x [6]
0x670C	0x75426420 ;?ICS?lstr76_Click_FM_FT90x+0
0x6710	0x0056 ;?ICS?lstr76_Click_FM_FT90x+4
; end of ?ICS?lstr76_Click_FM_FT90x
;Click_FM_FT90x.c,0 :: ?ICS?lstr77_Click_FM_FT90x [26]
0x6712	0x2A202020 ;?ICS?lstr77_Click_FM_FT90x+0
0x6716	0x20202020 ;?ICS?lstr77_Click_FM_FT90x+4
0x671A	0x6E757420 ;?ICS?lstr77_Click_FM_FT90x+8
0x671E	0x66206465 ;?ICS?lstr77_Click_FM_FT90x+12
0x6722	0x75716572 ;?ICS?lstr77_Click_FM_FT90x+16
0x6726	0x79636E65 ;?ICS?lstr77_Click_FM_FT90x+20
0x672A	0x003A ;?ICS?lstr77_Click_FM_FT90x+24
; end of ?ICS?lstr77_Click_FM_FT90x
;,0 :: _initBlock_37 [342]
; Containing: ?ICS?lstr78_Click_FM_FT90x [5]
;             ?ICS?lstr79_Click_FM_FT90x [48]
;             ?ICS?lstr83_Click_FM_FT90x [48]
;             ?ICS?lstr84_Click_FM_FT90x [48]
;             ?ICS?lstr85_Click_FM_FT90x [48]
;             ?ICS?lstr80_Click_FM_FT90x [48]
;             ?ICS?lstr81_Click_FM_FT90x [48]
;             ?ICS?lstr82_Click_FM_FT90x [48]
;             ?ICS__fm_Driver_startF [1]
0x672C	0x7A484D20 ;_initBlock_37+0 : ?ICS?lstr78_Click_FM_FT90x at 0x672C
0x6730	0x20202000 ;_initBlock_37+4 : ?ICS?lstr79_Click_FM_FT90x at 0x6731
0x6734	0x2A2A2A2A ;_initBlock_37+8
0x6738	0x2A2A2A2A ;_initBlock_37+12
0x673C	0x2A2A2A2A ;_initBlock_37+16
0x6740	0x2A2A2A2A ;_initBlock_37+20
0x6744	0x2A2A2A2A ;_initBlock_37+24
0x6748	0x2A2A2A2A ;_initBlock_37+28
0x674C	0x2A2A2A2A ;_initBlock_37+32
0x6750	0x2A2A2A2A ;_initBlock_37+36
0x6754	0x2A2A2A2A ;_initBlock_37+40
0x6758	0x2A2A2A2A ;_initBlock_37+44
0x675C	0x20202A2A ;_initBlock_37+48
0x6760	0x20202000 ;_initBlock_37+52 : ?ICS?lstr83_Click_FM_FT90x at 0x6761
0x6764	0x2A2A2A2A ;_initBlock_37+56
0x6768	0x2A2A2A2A ;_initBlock_37+60
0x676C	0x2A2A2A2A ;_initBlock_37+64
0x6770	0x2A2A2A2A ;_initBlock_37+68
0x6774	0x2A2A2A2A ;_initBlock_37+72
0x6778	0x2A2A2A2A ;_initBlock_37+76
0x677C	0x2A2A2A2A ;_initBlock_37+80
0x6780	0x2A2A2A2A ;_initBlock_37+84
0x6784	0x2A2A2A2A ;_initBlock_37+88
0x6788	0x2A2A2A2A ;_initBlock_37+92
0x678C	0x20202A2A ;_initBlock_37+96
0x6790	0x20202000 ;_initBlock_37+100 : ?ICS?lstr84_Click_FM_FT90x at 0x6791
0x6794	0x2020202A ;_initBlock_37+104
0x6798	0x79732020 ;_initBlock_37+108
0x679C	0x6D657473 ;_initBlock_37+112
0x67A0	0x696E6920 ;_initBlock_37+116
0x67A4	0x6F642074 ;_initBlock_37+120
0x67A8	0x2020656E ;_initBlock_37+124
0x67AC	0x20202020 ;_initBlock_37+128
0x67B0	0x20202020 ;_initBlock_37+132
0x67B4	0x20202020 ;_initBlock_37+136
0x67B8	0x20202020 ;_initBlock_37+140
0x67BC	0x20202A20 ;_initBlock_37+144
0x67C0	0x20202000 ;_initBlock_37+148 : ?ICS?lstr85_Click_FM_FT90x at 0x67C1
0x67C4	0x2A2A2A2A ;_initBlock_37+152
0x67C8	0x2A2A2A2A ;_initBlock_37+156
0x67CC	0x2A2A2A2A ;_initBlock_37+160
0x67D0	0x2A2A2A2A ;_initBlock_37+164
0x67D4	0x2A2A2A2A ;_initBlock_37+168
0x67D8	0x2A2A2A2A ;_initBlock_37+172
0x67DC	0x2A2A2A2A ;_initBlock_37+176
0x67E0	0x2A2A2A2A ;_initBlock_37+180
0x67E4	0x2A2A2A2A ;_initBlock_37+184
0x67E8	0x2A2A2A2A ;_initBlock_37+188
0x67EC	0x20202A2A ;_initBlock_37+192
0x67F0	0x20202000 ;_initBlock_37+196 : ?ICS?lstr80_Click_FM_FT90x at 0x67F1
0x67F4	0x2A2A2A2A ;_initBlock_37+200
0x67F8	0x2A2A2A2A ;_initBlock_37+204
0x67FC	0x2A2A2A2A ;_initBlock_37+208
0x6800	0x2A2A2A2A ;_initBlock_37+212
0x6804	0x2A2A2A2A ;_initBlock_37+216
0x6808	0x2A2A2A2A ;_initBlock_37+220
0x680C	0x2A2A2A2A ;_initBlock_37+224
0x6810	0x2A2A2A2A ;_initBlock_37+228
0x6814	0x2A2A2A2A ;_initBlock_37+232
0x6818	0x2A2A2A2A ;_initBlock_37+236
0x681C	0x20202A2A ;_initBlock_37+240
0x6820	0x20202000 ;_initBlock_37+244 : ?ICS?lstr81_Click_FM_FT90x at 0x6821
0x6824	0x2020202A ;_initBlock_37+248
0x6828	0x72772020 ;_initBlock_37+252
0x682C	0x20676E6F ;_initBlock_37+256
0x6830	0x6D6D6F63 ;_initBlock_37+260
0x6834	0x20646E61 ;_initBlock_37+264
0x6838	0x20202020 ;_initBlock_37+268
0x683C	0x20202020 ;_initBlock_37+272
0x6840	0x20202020 ;_initBlock_37+276
0x6844	0x20202020 ;_initBlock_37+280
0x6848	0x20202020 ;_initBlock_37+284
0x684C	0x20202A20 ;_initBlock_37+288
0x6850	0x20202000 ;_initBlock_37+292 : ?ICS?lstr82_Click_FM_FT90x at 0x6851
0x6854	0x2A2A2A2A ;_initBlock_37+296
0x6858	0x2A2A2A2A ;_initBlock_37+300
0x685C	0x2A2A2A2A ;_initBlock_37+304
0x6860	0x2A2A2A2A ;_initBlock_37+308
0x6864	0x2A2A2A2A ;_initBlock_37+312
0x6868	0x2A2A2A2A ;_initBlock_37+316
0x686C	0x2A2A2A2A ;_initBlock_37+320
0x6870	0x2A2A2A2A ;_initBlock_37+324
0x6874	0x2A2A2A2A ;_initBlock_37+328
0x6878	0x2A2A2A2A ;_initBlock_37+332
0x687C	0x20202A2A ;_initBlock_37+336
0x6880	0x0000 ;_initBlock_37+340 : ?ICS__fm_Driver_startF at 0x6881
; end of _initBlock_37
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x6882	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x6886	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x6888	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;__Lib_I2C.c,0 :: ?ICS__Lib_I2C__I2CM_TIMEOUT [4]
0x688C	0x00000000 ;?ICS__Lib_I2C__I2CM_TIMEOUT+0
; end of ?ICS__Lib_I2C__I2CM_TIMEOUT
;__Lib_I2C.c,0 :: ?ICS__Lib_I2C_I2CM_highSpeedStatus [1]
0x6890	0x00 ;?ICS__Lib_I2C_I2CM_highSpeedStatus+0
; end of ?ICS__Lib_I2C_I2CM_highSpeedStatus
;__Lib_I2C.c,0 :: ?ICS__Lib_I2C_i2cm_base [4]
0x6894	0x00010300 ;?ICS__Lib_I2C_i2cm_base+0
; end of ?ICS__Lib_I2C_i2cm_base
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1Struct [88]
0x6898	0x00010320 ;?ICS__Lib_UART_UART1Struct+0
0x689C	0x00010320 ;?ICS__Lib_UART_UART1Struct+4
0x68A0	0x00010321 ;?ICS__Lib_UART_UART1Struct+8
0x68A4	0x00010320 ;?ICS__Lib_UART_UART1Struct+12
0x68A8	0x00010321 ;?ICS__Lib_UART_UART1Struct+16
0x68AC	0x00010322 ;?ICS__Lib_UART_UART1Struct+20
0x68B0	0x00010322 ;?ICS__Lib_UART_UART1Struct+24
0x68B4	0x00010323 ;?ICS__Lib_UART_UART1Struct+28
0x68B8	0x00010324 ;?ICS__Lib_UART_UART1Struct+32
0x68BC	0x00010325 ;?ICS__Lib_UART_UART1Struct+36
0x68C0	0x00010326 ;?ICS__Lib_UART_UART1Struct+40
0x68C4	0x00010327 ;?ICS__Lib_UART_UART1Struct+44
0x68C8	0x00010322 ;?ICS__Lib_UART_UART1Struct+48
0x68CC	0x00010324 ;?ICS__Lib_UART_UART1Struct+52
0x68D0	0x00010325 ;?ICS__Lib_UART_UART1Struct+56
0x68D4	0x00010326 ;?ICS__Lib_UART_UART1Struct+60
0x68D8	0x00010327 ;?ICS__Lib_UART_UART1Struct+64
0x68DC	0x00010321 ;?ICS__Lib_UART_UART1Struct+68
0x68E0	0x00010323 ;?ICS__Lib_UART_UART1Struct+72
0x68E4	0x00010324 ;?ICS__Lib_UART_UART1Struct+76
0x68E8	0x00010325 ;?ICS__Lib_UART_UART1Struct+80
0x68EC	0x00000000 ;?ICS__Lib_UART_UART1Struct+84
; end of ?ICS__Lib_UART_UART1Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2Struct [88]
0x68F0	0x00010330 ;?ICS__Lib_UART_UART2Struct+0
0x68F4	0x00010330 ;?ICS__Lib_UART_UART2Struct+4
0x68F8	0x00010331 ;?ICS__Lib_UART_UART2Struct+8
0x68FC	0x00010330 ;?ICS__Lib_UART_UART2Struct+12
0x6900	0x00010331 ;?ICS__Lib_UART_UART2Struct+16
0x6904	0x00010332 ;?ICS__Lib_UART_UART2Struct+20
0x6908	0x00010332 ;?ICS__Lib_UART_UART2Struct+24
0x690C	0x00010333 ;?ICS__Lib_UART_UART2Struct+28
0x6910	0x00010334 ;?ICS__Lib_UART_UART2Struct+32
0x6914	0x00010335 ;?ICS__Lib_UART_UART2Struct+36
0x6918	0x00010336 ;?ICS__Lib_UART_UART2Struct+40
0x691C	0x00010337 ;?ICS__Lib_UART_UART2Struct+44
0x6920	0x00010332 ;?ICS__Lib_UART_UART2Struct+48
0x6924	0x00010334 ;?ICS__Lib_UART_UART2Struct+52
0x6928	0x00010335 ;?ICS__Lib_UART_UART2Struct+56
0x692C	0x00010336 ;?ICS__Lib_UART_UART2Struct+60
0x6930	0x00010337 ;?ICS__Lib_UART_UART2Struct+64
0x6934	0x00010331 ;?ICS__Lib_UART_UART2Struct+68
0x6938	0x00010333 ;?ICS__Lib_UART_UART2Struct+72
0x693C	0x00010334 ;?ICS__Lib_UART_UART2Struct+76
0x6940	0x00010335 ;?ICS__Lib_UART_UART2Struct+80
0x6944	0x00000000 ;?ICS__Lib_UART_UART2Struct+84
; end of ?ICS__Lib_UART_UART2Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1 [4]
0x6948	0x00000CD0 ;?ICS__Lib_UART_UART1+0
; end of ?ICS__Lib_UART_UART1
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2 [4]
0x694C	0x00000D28 ;?ICS__Lib_UART_UART2+0
; end of ?ICS__Lib_UART_UART2
;easyft90x_v7_FT900.c,47 :: __MIKROBUS1_GPIO [96]
0x6950	0x00003590 ;__MIKROBUS1_GPIO+0
0x6954	0x0000357C ;__MIKROBUS1_GPIO+4
0x6958	0x00003568 ;__MIKROBUS1_GPIO+8
0x695C	0x00003518 ;__MIKROBUS1_GPIO+12
0x6960	0x00003504 ;__MIKROBUS1_GPIO+16
0x6964	0x000034F0 ;__MIKROBUS1_GPIO+20
0x6968	0x00003554 ;__MIKROBUS1_GPIO+24
0x696C	0x00003540 ;__MIKROBUS1_GPIO+28
0x6970	0x0000352C ;__MIKROBUS1_GPIO+32
0x6974	0x00002628 ;__MIKROBUS1_GPIO+36
0x6978	0x00002614 ;__MIKROBUS1_GPIO+40
0x697C	0x00002600 ;__MIKROBUS1_GPIO+44
0x6980	0x00005310 ;__MIKROBUS1_GPIO+48
0x6984	0x00005868 ;__MIKROBUS1_GPIO+52
0x6988	0x00005910 ;__MIKROBUS1_GPIO+56
0x698C	0x0000591C ;__MIKROBUS1_GPIO+60
0x6990	0x00005904 ;__MIKROBUS1_GPIO+64
0x6994	0x000058EC ;__MIKROBUS1_GPIO+68
0x6998	0x000058F8 ;__MIKROBUS1_GPIO+72
0x699C	0x00005928 ;__MIKROBUS1_GPIO+76
0x69A0	0x00005934 ;__MIKROBUS1_GPIO+80
0x69A4	0x00005940 ;__MIKROBUS1_GPIO+84
0x69A8	0x000058E0 ;__MIKROBUS1_GPIO+88
0x69AC	0x0000588C ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;easyft90x_v7_FT900.c,15 :: __MIKROBUS1_I2C [12]
0x69B0	0x000032A0 ;__MIKROBUS1_I2C+0
0x69B4	0x0000160C ;__MIKROBUS1_I2C+4
0x69B8	0x000022FC ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
;Click_FM_FT90x.c,3 :: __FM_I2C_CFG [8]
0x69BC	0x00000000 ;__FM_I2C_CFG+0
0x69C0	0x00000000 ;__FM_I2C_CFG+4
; end of __FM_I2C_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0090     [376]    __Lib_UART_UARTx_Write_Reg
0x0208     [112]    __Lib_UART_UARTx_Write_RegDLM
0x0278     [112]    __Lib_UART_UARTx_Write_RegDLL
0x02E8    [1232]    __Lib_UART_UARTX_Read_Reg550
0x07B8     [176]    __Lib_UART_UARTx_Write_ICR
0x0868     [476]    __Lib_UART_UARTx_Read_Reg
0x0A44     [428]    _I2CM1_Write
0x0BF0     [332]    __Lib_UART_UARTx_Read_ICR
0x0D3C     [440]    _I2CM1_Read
0x0EF4     [180]    __Lib_UART_UARTx_Sys_Init
0x0FA8      [16]    __Lib_UART_UARTx_Soft_Reset
0x0FB8      [36]    __Lib_UART_UARTx_Set_Flow_Control
0x0FDC      [80]    __Lib_UART_UARTx_Set_Stop_Bits
0x102C     [216]    __Lib_UART_UARTx_Set_Data_Bits
0x1104     [272]    __Lib_UART_UARTx_Set_Polarity
0x1214     [836]    __Lib_UART_UARTX_Write_Reg550
0x1558     [180]    __Lib_UART_UARTx_Set_Baud_Rate
0x160C     [768]    _I2CM1_Write_Bytes
0x190C     [596]    _I2CM1_Read_10Bit
0x1B60      [60]    _Get_Peripheral_Clock_kHz
0x1B9C     [148]    __SignedIntegralToFLoat
0x1C30     [832]    __Lib_MathDouble__UnsignedIntegralToFloat
0x1F70     [500]    _GPIO_Config
0x2164       [8]    ___GenExcept
0x216C     [248]    __Lib_UART_UARTx_Init_Advanced
0x2264      [56]    __Lib_UART_UARTx_Write
0x229C      [96]    __Lib_I2C_I2CM1_Pad_Init
0x22FC     [692]    _I2CM1_Read_Bytes
0x25B0      [20]    easyft90x_v7_FT900__setINT_2
0x25C4      [20]    easyft90x_v7_FT900__setPWM_2
0x25D8      [20]    easyft90x_v7_FT900__setMOSI_2
0x25EC      [20]    easyft90x_v7_FT900__setMISO_2
0x2600      [20]    easyft90x_v7_FT900__setSDA_1
0x2614      [20]    easyft90x_v7_FT900__setSCL_1
0x2628      [20]    easyft90x_v7_FT900__setTX_1
0x263C      [20]    easyft90x_v7_FT900__setAN_2
0x2650      [20]    easyft90x_v7_FT900__setSCK_2
0x2664      [20]    easyft90x_v7_FT900__setCS_2
0x2678      [20]    easyft90x_v7_FT900__setRST_2
0x268C      [20]    easyft90x_v7_FT900__setRX_2
0x26A0     [116]    __fm_Driver_hal_i2cRead
0x2714      [16]    __fm_Driver_hal_i2cStart
0x2724      [20]    __Sub_FP
0x2738     [116]    __fm_Driver_hal_i2cWrite
0x27AC     [160]    __FloatToUnsignedIntegral
0x284C     [792]    __Div_FP
0x2B64      [20]    easyft90x_v7_FT900__setSDA_2
0x2B78      [20]    easyft90x_v7_FT900__setSCL_2
0x2B8C      [20]    easyft90x_v7_FT900__setTX_2
0x2BA0      [40]    _Delay_10ms
0x2BC8     [220]    __Compare_FP
0x2CA4      [56]    _strcpy
0x2CDC     [840]    __Add_FP
0x3024     [592]    __Mul_FP
0x3274      [28]    _UART1_Init
0x3290      [16]    _UART1_Write
0x32A0      [20]    _I2CM1_Set_Slave_Address
0x32B4     [448]    _I2CM1_Init
0x3474      [28]    _UART2_Init
0x3490      [20]    _GPIO_Digital_Output
0x34A4      [56]    __Unsigned16IntToFloat
0x34DC      [20]    _GPIO_Digital_Input
0x34F0      [20]    easyft90x_v7_FT900__setMOSI_1
0x3504      [20]    easyft90x_v7_FT900__setMISO_1
0x3518      [20]    easyft90x_v7_FT900__setSCK_1
0x352C      [20]    easyft90x_v7_FT900__setRX_1
0x3540      [20]    easyft90x_v7_FT900__setINT_1
0x3554      [20]    easyft90x_v7_FT900__setPWM_1
0x3568      [20]    easyft90x_v7_FT900__setCS_1
0x357C      [20]    easyft90x_v7_FT900__setRST_1
0x3590      [20]    easyft90x_v7_FT900__setAN_1
0x35A4      [16]    _UART2_Write
0x35B4      [48]    _fm_seek
0x35E4      [48]    _fm_endSeek
0x3614      [48]    _fm_muteEnable
0x3644      [48]    _fm_endTune
0x3674     [116]    _fm_volumeUp
0x36E8     [116]    _fm_volumeDown
0x375C      [40]    _fm_getReceivedSignalStrengthIndicator
0x3784     [348]    _fm_tune
0x38E0      [64]    __Lib_UART_UARTx_Data_Ready
0x3920     [808]    _FloatToStr
0x3C48      [40]    __Lib_UART_UARTx_Tx_Idle
0x3C70     [124]    _WordToStr
0x3CEC     [268]    _fm_getChannelFrequency
0x3DF8      [40]    _fm_getChannel
0x3E20      [76]    __Lib_UART_UARTx_Read
0x3E6C      [20]    easyft90x_v7_FT900__log_initUart
0x3E80      [20]    easyft90x_v7_FT900__log_init2
0x3E94      [28]    easyft90x_v7_FT900__log_write
0x3EB0      [36]    __fm_Driver_hal_i2cMap
0x3ED4      [20]    easyft90x_v7_FT900__log_init1
0x3EE8     [224]    _fm_fineTuneUp
0x3FC8      [36]    easyft90x_v7_FT900__i2cInit_1
0x3FEC      [36]    easyft90x_v7_FT900__i2cInit_2
0x4010     [224]    _fm_fineTuneDown
0x40F0     [600]    easyft90x_v7_FT900__gpioInit_1
0x4348     [600]    easyft90x_v7_FT900__gpioInit_2
0x45A0      [52]    __fm_Driver_hal_gpioMap
0x45D4     [144]    _fm_writeRegisters
0x4664     [300]    _fm_readRegisters
0x4790      [52]    _fm_setBits
0x47C4      [48]    _fm_muteDisable
0x47F4      [40]    _Delay_100ms
0x481C     [104]    _fm_tuneChannel
0x4884      [40]    _Delay_1sec
0x48AC      [44]    __fm_Driver_fm_modeSelect
0x48D8      [12]    easyft90x_v7_FT900__getSCL_2
0x48E4      [12]    easyft90x_v7_FT900__getTX_2
0x48F0      [96]    _fm_caseMinus
0x4950      [96]    _fm_casePlus
0x49B0      [40]    _fm_caseWrongCommand
0x49D8     [240]    _fm_caseSeek
0x4AC8      [12]    easyft90x_v7_FT900__getSDA_2
0x4AD4     [236]    _fm_caseStation1
0x4BC0     [248]    _fm_caseTune
0x4CB8     [128]    _fm_caseMute
0x4D38     [284]    _fm_caseMemorize
0x4E54     [240]    _fm_caseTuneUp
0x4F44     [240]    _fm_caseTuneDown
0x5034     [236]    _fm_caseStation2
0x5120     [236]    _fm_caseStation3
0x520C      [12]    easyft90x_v7_FT900__getRX_2
0x5218      [12]    _UART1_Read
0x5224      [12]    _UART1_Data_Ready
0x5230     [104]    _fm_setSeekThreshold
0x5298      [96]    _fm_setSeekImpulseDetectionThreshold
0x52F8      [12]    _UART1_Tx_Idle
0x5304      [12]    _UART2_Tx_Idle
0x5310      [12]    easyft90x_v7_FT900__getAN_1
0x531C      [12]    _UART2_Read
0x5328      [12]    _UART2_Data_Ready
0x5334      [76]    _mikrobus_gpioInit
0x5380     [196]    _mikrobus_logWrite
0x5444      [88]    _mikrobus_logInit
0x549C      [72]    _mikrobus_i2cInit
0x54E4      [28]    _fm_i2cDriverInit
0x5500      [96]    _fm_setVolume
0x5560     [108]    _fm_setSnrThreshold
0x55CC     [160]    _fm_powerup
0x566C     [508]    _fm_basicSettings
0x5868      [12]    easyft90x_v7_FT900__getRST_1
0x5874      [12]    easyft90x_v7_FT900__getRST_2
0x5880      [12]    easyft90x_v7_FT900__getCS_2
0x588C      [12]    easyft90x_v7_FT900__getSDA_1
0x5898      [12]    easyft90x_v7_FT900__getAN_2
0x58A4      [12]    easyft90x_v7_FT900__getSCK_2
0x58B0      [12]    easyft90x_v7_FT900__getPWM_2
0x58BC      [12]    easyft90x_v7_FT900__getINT_2
0x58C8      [12]    easyft90x_v7_FT900__getMISO_2
0x58D4      [12]    easyft90x_v7_FT900__getMOSI_2
0x58E0      [12]    easyft90x_v7_FT900__getSCL_1
0x58EC      [12]    easyft90x_v7_FT900__getMOSI_1
0x58F8      [12]    easyft90x_v7_FT900__getPWM_1
0x5904      [12]    easyft90x_v7_FT900__getMISO_1
0x5910      [12]    easyft90x_v7_FT900__getCS_1
0x591C      [12]    easyft90x_v7_FT900__getSCK_1
0x5928      [12]    easyft90x_v7_FT900__getINT_1
0x5934      [12]    easyft90x_v7_FT900__getRX_1
0x5940      [12]    easyft90x_v7_FT900__getTX_1
0x594C     [272]    _applicationTask
0x5A5C     [164]    _systemInit
0x5B00      [28]    ___CC2DB
0x5B1C     [124]    _applicationInit
0x5B98      [16]    __Lib_System_InitialSetUpCLKPMC
0x5BA8      [36]    _main
0x69C4      [36]    _InitStaticLink
0x69E8      [20]    _ZeroStaticLink
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0004      [48]    ?lstr45_Click_FM_FT90x
0x0034      [48]    ?lstr46_Click_FM_FT90x
0x0064      [15]    ?lstr47_Click_FM_FT90x
0x0073       [6]    ?lstr48_Click_FM_FT90x
0x0079      [26]    ?lstr49_Click_FM_FT90x
0x0093       [5]    ?lstr50_Click_FM_FT90x
0x0098      [48]    ?lstr51_Click_FM_FT90x
0x00C8       [1]    _mute_
0x00C9      [48]    ?lstr39_Click_FM_FT90x
0x00F9      [48]    ?lstr40_Click_FM_FT90x
0x0129      [48]    ?lstr41_Click_FM_FT90x
0x0159      [48]    ?lstr42_Click_FM_FT90x
0x0189      [48]    ?lstr43_Click_FM_FT90x
0x01B9      [48]    ?lstr44_Click_FM_FT90x
0x01E9      [48]    ?lstr52_Click_FM_FT90x
0x0219      [48]    ?lstr53_Click_FM_FT90x
0x0249      [15]    ?lstr54_Click_FM_FT90x
0x0258       [6]    ?lstr55_Click_FM_FT90x
0x025E      [26]    ?lstr56_Click_FM_FT90x
0x0278       [5]    ?lstr57_Click_FM_FT90x
0x027D      [48]    ?lstr58_Click_FM_FT90x
0x02AD      [48]    ?lstr66_Click_FM_FT90x
0x02DD      [48]    ?lstr67_Click_FM_FT90x
0x030D      [15]    ?lstr68_Click_FM_FT90x
0x031C       [6]    ?lstr69_Click_FM_FT90x
0x0322      [26]    ?lstr70_Click_FM_FT90x
0x033C       [5]    ?lstr71_Click_FM_FT90x
0x0341      [48]    ?lstr72_Click_FM_FT90x
0x0371      [48]    ?lstr59_Click_FM_FT90x
0x03A1      [48]    ?lstr60_Click_FM_FT90x
0x03D1      [15]    ?lstr61_Click_FM_FT90x
0x03E0       [6]    ?lstr62_Click_FM_FT90x
0x03E6      [26]    ?lstr63_Click_FM_FT90x
0x0400       [5]    ?lstr64_Click_FM_FT90x
0x0405      [48]    ?lstr65_Click_FM_FT90x
0x0435       [1]    _memory_
0x0436      [48]    ?lstr27_Click_FM_FT90x
0x0466      [48]    ?lstr28_Click_FM_FT90x
0x0496      [48]    ?lstr29_Click_FM_FT90x
0x04C6      [48]    ?lstr30_Click_FM_FT90x
0x04F6      [48]    ?lstr31_Click_FM_FT90x
0x0526      [48]    ?lstr32_Click_FM_FT90x
0x0556      [48]    ?lstr33_Click_FM_FT90x
0x0586      [48]    ?lstr34_Click_FM_FT90x
0x05B6      [48]    ?lstr35_Click_FM_FT90x
0x05E6      [48]    ?lstr36_Click_FM_FT90x
0x0616      [48]    ?lstr37_Click_FM_FT90x
0x0646      [48]    ?lstr38_Click_FM_FT90x
0x0676       [1]    _volumeLevel_
0x0677       [1]    _snrThreshold_
0x0678       [2]    _seekThreshold_
0x067A       [1]    _impulseDetectionThreshold_
0x067B      [48]    ?lstr86_Click_FM_FT90x
0x06AB      [48]    ?lstr87_Click_FM_FT90x
0x06DB      [48]    ?lstr88_Click_FM_FT90x
0x070B      [48]    ?lstr1_Click_FM_FT90x
0x073B      [48]    ?lstr2_Click_FM_FT90x
0x076B      [48]    ?lstr3_Click_FM_FT90x
0x079B      [48]    ?lstr4_Click_FM_FT90x
0x07CB      [48]    ?lstr5_Click_FM_FT90x
0x07FB      [48]    ?lstr6_Click_FM_FT90x
0x082B      [48]    ?lstr7_Click_FM_FT90x
0x085B      [48]    ?lstr8_Click_FM_FT90x
0x088B      [48]    ?lstr9_Click_FM_FT90x
0x08BB      [48]    ?lstr10_Click_FM_FT90x
0x08EB      [48]    ?lstr11_Click_FM_FT90x
0x091B      [48]    ?lstr12_Click_FM_FT90x
0x094B      [48]    ?lstr20_Click_FM_FT90x
0x097B      [48]    ?lstr21_Click_FM_FT90x
0x09AB      [15]    ?lstr22_Click_FM_FT90x
0x09BA       [6]    ?lstr23_Click_FM_FT90x
0x09C0      [26]    ?lstr24_Click_FM_FT90x
0x09DA       [5]    ?lstr25_Click_FM_FT90x
0x09DF      [48]    ?lstr26_Click_FM_FT90x
0x0A0F      [48]    ?lstr13_Click_FM_FT90x
0x0A3F      [48]    ?lstr14_Click_FM_FT90x
0x0A6F      [15]    ?lstr15_Click_FM_FT90x
0x0A7E       [6]    ?lstr16_Click_FM_FT90x
0x0A84      [28]    ?lstr17_Click_FM_FT90x
0x0AA0       [5]    ?lstr18_Click_FM_FT90x
0x0AA5      [48]    ?lstr19_Click_FM_FT90x
0x0AD5      [48]    ?lstr73_Click_FM_FT90x
0x0B05      [48]    ?lstr74_Click_FM_FT90x
0x0B35      [15]    ?lstr75_Click_FM_FT90x
0x0B44       [6]    ?lstr76_Click_FM_FT90x
0x0B4A      [26]    ?lstr77_Click_FM_FT90x
0x0B64       [5]    ?lstr78_Click_FM_FT90x
0x0B69      [48]    ?lstr79_Click_FM_FT90x
0x0B99      [48]    ?lstr83_Click_FM_FT90x
0x0BC9      [48]    ?lstr84_Click_FM_FT90x
0x0BF9      [48]    ?lstr85_Click_FM_FT90x
0x0C29      [48]    ?lstr80_Click_FM_FT90x
0x0C59      [48]    ?lstr81_Click_FM_FT90x
0x0C89      [48]    ?lstr82_Click_FM_FT90x
0x0CB9       [1]    __fm_Driver_startF
0x0CBA       [4]    ?lstr1___Lib_Conversions
0x0CBE       [2]    ?lstr2___Lib_Conversions
0x0CC0       [4]    ?lstr3___Lib_Conversions
0x0CC4       [4]    __Lib_I2C__I2CM_TIMEOUT
0x0CC8       [1]    __Lib_I2C_I2CM_highSpeedStatus
0x0CC9       [1]    _errorFlag
0x0CCA       [2]    _station1
0x0CCC       [4]    __Lib_I2C_i2cm_base
0x0CD0      [88]    __Lib_UART_UART1Struct
0x0D28      [88]    __Lib_UART_UART2Struct
0x0D80       [4]    __Lib_UART_UART1
0x0D84       [4]    __Lib_UART_UART2
0x0D88       [2]    _receivedSignalStrengthIndicator
0x0D8A       [2]    _station2
0x0D8C       [4]    _channelFrequency_
0x0D90      [50]    _text
0x0DC2       [2]    _stationFrequency
0x0DC4       [2]    _station3
0x0DC6       [1]    _dataReady
0x0DC7       [1]    _receivedData
0x0DC8       [4]    _tunedFrequency_
0x0DCC       [4]    _UART_Rdy_Ptr
0x0DD0       [4]    _UART_Rd_Ptr
0x0DD4       [4]    _logger
0x0DD8       [4]    __fm_Driver_fp_i2cStart
0x0DDC       [4]    __fm_Driver_fp_i2cWrite
0x0DE0       [4]    __fm_Driver_hal_gpio_rstSet
0x0DE4       [4]    __fm_Driver_hal_gpio_csSet
0x0DE8       [1]    __fm_Driver__slaveAddress
0x0DEC       [4]    __fm_Driver_fp_i2cRead
0x0DF0       [4]    __fm_Driver_hal_gpio_anGet
0x0DF4       [4]    __fm_Driver_hal_gpio_intGet
0x0DF8       [4]    _I2CM_Timeout_Ptr
0x0DFC       [4]    _I2CM_Soft_Reset_Ptr
0x0E00       [4]    _I2CM_Set_Slave_Address_Ptr
0x0E04       [4]    _I2CM_Write_Ptr
0x0E08       [4]    _I2CM_Write_10Bit_Ptr
0x0E0C       [4]    _I2CM_Write_Bytes_Ptr
0x0E10       [4]    _I2CM_Read_Ptr
0x0E14       [4]    _I2CM_Read_10Bit_Ptr
0x0E18       [4]    _I2CM_Read_Bytes_Ptr
0x0E1C       [4]    ___System_CLOCK_IN_KHZ
0x0E20       [4]    _UART_Wr_Ptr
0x0E24       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x5BCC      [48]    ?ICS?lstr45_Click_FM_FT90x
0x5BFC      [48]    ?ICS?lstr46_Click_FM_FT90x
0x5C2C      [15]    ?ICS?lstr47_Click_FM_FT90x
0x5C3B       [6]    ?ICS?lstr48_Click_FM_FT90x
0x5C41      [26]    ?ICS?lstr49_Click_FM_FT90x
0x5C5B       [5]    ?ICS?lstr50_Click_FM_FT90x
0x5C60      [48]    ?ICS?lstr51_Click_FM_FT90x
0x5C90       [1]    ?ICS_mute_
0x5C91      [48]    ?ICS?lstr39_Click_FM_FT90x
0x5CC1      [48]    ?ICS?lstr40_Click_FM_FT90x
0x5CF1      [48]    ?ICS?lstr41_Click_FM_FT90x
0x5D21      [48]    ?ICS?lstr42_Click_FM_FT90x
0x5D51      [48]    ?ICS?lstr43_Click_FM_FT90x
0x5D81      [48]    ?ICS?lstr44_Click_FM_FT90x
0x5DB1      [48]    ?ICS?lstr52_Click_FM_FT90x
0x5DE1      [48]    ?ICS?lstr53_Click_FM_FT90x
0x5E11      [15]    ?ICS?lstr54_Click_FM_FT90x
0x5E20       [6]    ?ICS?lstr55_Click_FM_FT90x
0x5E26      [26]    ?ICS?lstr56_Click_FM_FT90x
0x5E40       [5]    ?ICS?lstr57_Click_FM_FT90x
0x5E45      [48]    ?ICS?lstr58_Click_FM_FT90x
0x5E75      [48]    ?ICS?lstr66_Click_FM_FT90x
0x5EA5      [48]    ?ICS?lstr67_Click_FM_FT90x
0x5ED5      [15]    ?ICS?lstr68_Click_FM_FT90x
0x5EE4       [6]    ?ICS?lstr69_Click_FM_FT90x
0x5EEA      [26]    ?ICS?lstr70_Click_FM_FT90x
0x5F04       [5]    ?ICS?lstr71_Click_FM_FT90x
0x5F09      [48]    ?ICS?lstr72_Click_FM_FT90x
0x5F39      [48]    ?ICS?lstr59_Click_FM_FT90x
0x5F69      [48]    ?ICS?lstr60_Click_FM_FT90x
0x5F99      [15]    ?ICS?lstr61_Click_FM_FT90x
0x5FA8       [6]    ?ICS?lstr62_Click_FM_FT90x
0x5FAE      [26]    ?ICS?lstr63_Click_FM_FT90x
0x5FC8       [5]    ?ICS?lstr64_Click_FM_FT90x
0x5FCD      [48]    ?ICS?lstr65_Click_FM_FT90x
0x5FFD       [1]    ?ICS_memory_
0x5FFE      [48]    ?ICS?lstr27_Click_FM_FT90x
0x602E      [48]    ?ICS?lstr28_Click_FM_FT90x
0x605E      [48]    ?ICS?lstr29_Click_FM_FT90x
0x608E      [48]    ?ICS?lstr30_Click_FM_FT90x
0x60BE      [48]    ?ICS?lstr31_Click_FM_FT90x
0x60EE      [48]    ?ICS?lstr32_Click_FM_FT90x
0x611E      [48]    ?ICS?lstr33_Click_FM_FT90x
0x614E      [48]    ?ICS?lstr34_Click_FM_FT90x
0x617E      [48]    ?ICS?lstr35_Click_FM_FT90x
0x61AE      [48]    ?ICS?lstr36_Click_FM_FT90x
0x61DE      [48]    ?ICS?lstr37_Click_FM_FT90x
0x620E      [48]    ?ICS?lstr38_Click_FM_FT90x
0x623E       [1]    ?ICS_volumeLevel_
0x623F       [1]    ?ICS_snrThreshold_
0x6240       [2]    ?ICS_seekThreshold_
0x6242       [1]    ?ICS_impulseDetectionThreshold_
0x6243      [48]    ?ICS?lstr86_Click_FM_FT90x
0x6273      [48]    ?ICS?lstr87_Click_FM_FT90x
0x62A3      [48]    ?ICS?lstr88_Click_FM_FT90x
0x62D3      [48]    ?ICS?lstr1_Click_FM_FT90x
0x6303      [48]    ?ICS?lstr2_Click_FM_FT90x
0x6333      [48]    ?ICS?lstr3_Click_FM_FT90x
0x6363      [48]    ?ICS?lstr4_Click_FM_FT90x
0x6393      [48]    ?ICS?lstr5_Click_FM_FT90x
0x63C3      [48]    ?ICS?lstr6_Click_FM_FT90x
0x63F3      [48]    ?ICS?lstr7_Click_FM_FT90x
0x6423      [48]    ?ICS?lstr8_Click_FM_FT90x
0x6453      [48]    ?ICS?lstr9_Click_FM_FT90x
0x6483      [48]    ?ICS?lstr10_Click_FM_FT90x
0x64B3      [48]    ?ICS?lstr11_Click_FM_FT90x
0x64E3      [48]    ?ICS?lstr12_Click_FM_FT90x
0x6513      [48]    ?ICS?lstr20_Click_FM_FT90x
0x6543      [48]    ?ICS?lstr21_Click_FM_FT90x
0x6573      [15]    ?ICS?lstr22_Click_FM_FT90x
0x6582       [6]    ?ICS?lstr23_Click_FM_FT90x
0x6588      [26]    ?ICS?lstr24_Click_FM_FT90x
0x65A2       [5]    ?ICS?lstr25_Click_FM_FT90x
0x65A7      [48]    ?ICS?lstr26_Click_FM_FT90x
0x65D7      [48]    ?ICS?lstr13_Click_FM_FT90x
0x6607      [48]    ?ICS?lstr14_Click_FM_FT90x
0x6637      [15]    ?ICS?lstr15_Click_FM_FT90x
0x6646       [6]    ?ICS?lstr16_Click_FM_FT90x
0x664C      [28]    ?ICS?lstr17_Click_FM_FT90x
0x6668       [5]    ?ICS?lstr18_Click_FM_FT90x
0x666D      [48]    ?ICS?lstr19_Click_FM_FT90x
0x669D      [48]    ?ICS?lstr73_Click_FM_FT90x
0x66CD      [48]    ?ICS?lstr74_Click_FM_FT90x
0x66FD      [15]    ?ICS?lstr75_Click_FM_FT90x
0x670C       [6]    ?ICS?lstr76_Click_FM_FT90x
0x6712      [26]    ?ICS?lstr77_Click_FM_FT90x
0x672C       [5]    ?ICS?lstr78_Click_FM_FT90x
0x6731      [48]    ?ICS?lstr79_Click_FM_FT90x
0x6761      [48]    ?ICS?lstr83_Click_FM_FT90x
0x6791      [48]    ?ICS?lstr84_Click_FM_FT90x
0x67C1      [48]    ?ICS?lstr85_Click_FM_FT90x
0x67F1      [48]    ?ICS?lstr80_Click_FM_FT90x
0x6821      [48]    ?ICS?lstr81_Click_FM_FT90x
0x6851      [48]    ?ICS?lstr82_Click_FM_FT90x
0x6881       [1]    ?ICS__fm_Driver_startF
0x6882       [4]    ?ICS?lstr1___Lib_Conversions
0x6886       [2]    ?ICS?lstr2___Lib_Conversions
0x6888       [4]    ?ICS?lstr3___Lib_Conversions
0x688C       [4]    ?ICS__Lib_I2C__I2CM_TIMEOUT
0x6890       [1]    ?ICS__Lib_I2C_I2CM_highSpeedStatus
0x6894       [4]    ?ICS__Lib_I2C_i2cm_base
0x6898      [88]    ?ICS__Lib_UART_UART1Struct
0x68F0      [88]    ?ICS__Lib_UART_UART2Struct
0x6948       [4]    ?ICS__Lib_UART_UART1
0x694C       [4]    ?ICS__Lib_UART_UART2
0x6950      [96]    __MIKROBUS1_GPIO
0x69B0      [12]    __MIKROBUS1_I2C
0x69BC       [8]    __FM_I2C_CFG
