<stg><name>omp_reconstruction_Pipeline_mult_theta</name>


<trans_list>

<trans id="190" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %b_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_7_reload

]]></Node>
<StgValue><ssdm name="b_7_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %G_inv_63_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_63_load

]]></Node>
<StgValue><ssdm name="G_inv_63_load_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %G_inv_55_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_55_load

]]></Node>
<StgValue><ssdm name="G_inv_55_load_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %G_inv_47_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_47_load

]]></Node>
<StgValue><ssdm name="G_inv_47_load_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %G_inv_39_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_39_load

]]></Node>
<StgValue><ssdm name="G_inv_39_load_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %G_inv_31_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_31_load

]]></Node>
<StgValue><ssdm name="G_inv_31_load_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %G_inv_23_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_23_load

]]></Node>
<StgValue><ssdm name="G_inv_23_load_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %G_inv_15_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_15_load

]]></Node>
<StgValue><ssdm name="G_inv_15_load_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %G_inv_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_7_load

]]></Node>
<StgValue><ssdm name="G_inv_7_load_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %b_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_6_reload

]]></Node>
<StgValue><ssdm name="b_6_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %G_inv_62_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_62_load

]]></Node>
<StgValue><ssdm name="G_inv_62_load_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %G_inv_54_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_54_load

]]></Node>
<StgValue><ssdm name="G_inv_54_load_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %G_inv_46_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_46_load

]]></Node>
<StgValue><ssdm name="G_inv_46_load_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %G_inv_38_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_38_load

]]></Node>
<StgValue><ssdm name="G_inv_38_load_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %G_inv_30_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_30_load

]]></Node>
<StgValue><ssdm name="G_inv_30_load_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %G_inv_22_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_22_load

]]></Node>
<StgValue><ssdm name="G_inv_22_load_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %G_inv_14_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_14_load

]]></Node>
<StgValue><ssdm name="G_inv_14_load_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %G_inv_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_6_load

]]></Node>
<StgValue><ssdm name="G_inv_6_load_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %b_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_5_reload

]]></Node>
<StgValue><ssdm name="b_5_reload_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %G_inv_61_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_61_load

]]></Node>
<StgValue><ssdm name="G_inv_61_load_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %G_inv_53_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_53_load

]]></Node>
<StgValue><ssdm name="G_inv_53_load_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %G_inv_45_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_45_load

]]></Node>
<StgValue><ssdm name="G_inv_45_load_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %G_inv_37_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_37_load

]]></Node>
<StgValue><ssdm name="G_inv_37_load_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %G_inv_29_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_29_load

]]></Node>
<StgValue><ssdm name="G_inv_29_load_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %G_inv_21_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_21_load

]]></Node>
<StgValue><ssdm name="G_inv_21_load_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %G_inv_13_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_13_load

]]></Node>
<StgValue><ssdm name="G_inv_13_load_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %G_inv_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_5_load

]]></Node>
<StgValue><ssdm name="G_inv_5_load_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %b_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_4_reload

]]></Node>
<StgValue><ssdm name="b_4_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %G_inv_60_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_60_load

]]></Node>
<StgValue><ssdm name="G_inv_60_load_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %G_inv_52_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_52_load

]]></Node>
<StgValue><ssdm name="G_inv_52_load_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %G_inv_44_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_44_load

]]></Node>
<StgValue><ssdm name="G_inv_44_load_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %G_inv_36_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_36_load

]]></Node>
<StgValue><ssdm name="G_inv_36_load_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %G_inv_28_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_28_load

]]></Node>
<StgValue><ssdm name="G_inv_28_load_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %G_inv_20_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_20_load

]]></Node>
<StgValue><ssdm name="G_inv_20_load_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %G_inv_12_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_12_load

]]></Node>
<StgValue><ssdm name="G_inv_12_load_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %G_inv_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_4_load

]]></Node>
<StgValue><ssdm name="G_inv_4_load_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %b_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_3_reload

]]></Node>
<StgValue><ssdm name="b_3_reload_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %G_inv_59_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_59_load

]]></Node>
<StgValue><ssdm name="G_inv_59_load_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %G_inv_51_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_51_load

]]></Node>
<StgValue><ssdm name="G_inv_51_load_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %G_inv_43_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_43_load

]]></Node>
<StgValue><ssdm name="G_inv_43_load_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %G_inv_35_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_35_load

]]></Node>
<StgValue><ssdm name="G_inv_35_load_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %G_inv_27_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_27_load

]]></Node>
<StgValue><ssdm name="G_inv_27_load_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %G_inv_19_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_19_load

]]></Node>
<StgValue><ssdm name="G_inv_19_load_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %G_inv_11_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_11_load

]]></Node>
<StgValue><ssdm name="G_inv_11_load_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %G_inv_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_3_load

]]></Node>
<StgValue><ssdm name="G_inv_3_load_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %b_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_2_reload

]]></Node>
<StgValue><ssdm name="b_2_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %G_inv_58_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_58_load

]]></Node>
<StgValue><ssdm name="G_inv_58_load_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %G_inv_50_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_50_load

]]></Node>
<StgValue><ssdm name="G_inv_50_load_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %G_inv_42_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_42_load

]]></Node>
<StgValue><ssdm name="G_inv_42_load_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %G_inv_34_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_34_load

]]></Node>
<StgValue><ssdm name="G_inv_34_load_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %G_inv_26_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_26_load

]]></Node>
<StgValue><ssdm name="G_inv_26_load_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %G_inv_18_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_18_load

]]></Node>
<StgValue><ssdm name="G_inv_18_load_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %G_inv_10_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_10_load

]]></Node>
<StgValue><ssdm name="G_inv_10_load_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54 %G_inv_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_2_load

]]></Node>
<StgValue><ssdm name="G_inv_2_load_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:55 %b_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_1_reload

]]></Node>
<StgValue><ssdm name="b_1_reload_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:56 %G_inv_57_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_57_load

]]></Node>
<StgValue><ssdm name="G_inv_57_load_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:57 %G_inv_49_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_49_load

]]></Node>
<StgValue><ssdm name="G_inv_49_load_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:58 %G_inv_41_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_41_load

]]></Node>
<StgValue><ssdm name="G_inv_41_load_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:59 %G_inv_33_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_33_load

]]></Node>
<StgValue><ssdm name="G_inv_33_load_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:60 %G_inv_25_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_25_load

]]></Node>
<StgValue><ssdm name="G_inv_25_load_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:61 %G_inv_17_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_17_load

]]></Node>
<StgValue><ssdm name="G_inv_17_load_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:62 %G_inv_9_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_9_load

]]></Node>
<StgValue><ssdm name="G_inv_9_load_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:63 %G_inv_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_1_load

]]></Node>
<StgValue><ssdm name="G_inv_1_load_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:64 %b_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_reload

]]></Node>
<StgValue><ssdm name="b_reload_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:65 %G_inv_56_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_56_load

]]></Node>
<StgValue><ssdm name="G_inv_56_load_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:66 %G_inv_48_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_48_load

]]></Node>
<StgValue><ssdm name="G_inv_48_load_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:67 %G_inv_40_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_40_load

]]></Node>
<StgValue><ssdm name="G_inv_40_load_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:68 %G_inv_32_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_32_load

]]></Node>
<StgValue><ssdm name="G_inv_32_load_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:69 %G_inv_24_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_24_load

]]></Node>
<StgValue><ssdm name="G_inv_24_load_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:70 %G_inv_16_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_16_load

]]></Node>
<StgValue><ssdm name="G_inv_16_load_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:71 %G_inv_8_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_8_load

]]></Node>
<StgValue><ssdm name="G_inv_8_load_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:72 %G_inv_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %G_inv_load

]]></Node>
<StgValue><ssdm name="G_inv_load_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:73 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:74 %br_ln0 = br void %for.inc199

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc199:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc199:1 %icmp_ln294 = icmp_eq  i4 %i_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln294"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc199:2 %add_ln294 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln294"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc199:3 %br_ln294 = br i1 %icmp_ln294, void %for.inc199.split, void %for.inc218.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="4">
<![CDATA[
for.inc199.split:4 %trunc_ln296 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln296"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc199.split:5 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_load_read, i32 %G_inv_8_load_read, i32 %G_inv_16_load_read, i32 %G_inv_24_load_read, i32 %G_inv_32_load_read, i32 %G_inv_40_load_read, i32 %G_inv_48_load_read, i32 %G_inv_56_load_read, i3 %trunc_ln296

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:6 %mul1 = fmul i32 %tmp_5, i32 %b_reload_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc199.split:31 %store_ln294 = store i4 %add_ln294, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="104" st_id="2" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:6 %mul1 = fmul i32 %tmp_5, i32 %b_reload_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="105" st_id="3" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:7 %sum = fadd i32 %mul1, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc199.split:8 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_1_load_read, i32 %G_inv_9_load_read, i32 %G_inv_17_load_read, i32 %G_inv_25_load_read, i32 %G_inv_33_load_read, i32 %G_inv_41_load_read, i32 %G_inv_49_load_read, i32 %G_inv_57_load_read, i3 %trunc_ln296

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:9 %mul198_1 = fmul i32 %tmp_6, i32 %b_1_reload_read

]]></Node>
<StgValue><ssdm name="mul198_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="108" st_id="4" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:7 %sum = fadd i32 %mul1, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:9 %mul198_1 = fmul i32 %tmp_6, i32 %b_1_reload_read

]]></Node>
<StgValue><ssdm name="mul198_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="110" st_id="5" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:10 %sum_1 = fadd i32 %sum, i32 %mul198_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc199.split:11 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_2_load_read, i32 %G_inv_10_load_read, i32 %G_inv_18_load_read, i32 %G_inv_26_load_read, i32 %G_inv_34_load_read, i32 %G_inv_42_load_read, i32 %G_inv_50_load_read, i32 %G_inv_58_load_read, i3 %trunc_ln296

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:12 %mul198_2 = fmul i32 %tmp_7, i32 %b_2_reload_read

]]></Node>
<StgValue><ssdm name="mul198_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="113" st_id="6" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:10 %sum_1 = fadd i32 %sum, i32 %mul198_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:12 %mul198_2 = fmul i32 %tmp_7, i32 %b_2_reload_read

]]></Node>
<StgValue><ssdm name="mul198_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="115" st_id="7" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:13 %sum_2 = fadd i32 %sum_1, i32 %mul198_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc199.split:14 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_3_load_read, i32 %G_inv_11_load_read, i32 %G_inv_19_load_read, i32 %G_inv_27_load_read, i32 %G_inv_35_load_read, i32 %G_inv_43_load_read, i32 %G_inv_51_load_read, i32 %G_inv_59_load_read, i3 %trunc_ln296

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:15 %mul198_3 = fmul i32 %tmp_8, i32 %b_3_reload_read

]]></Node>
<StgValue><ssdm name="mul198_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="118" st_id="8" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:13 %sum_2 = fadd i32 %sum_1, i32 %mul198_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:15 %mul198_3 = fmul i32 %tmp_8, i32 %b_3_reload_read

]]></Node>
<StgValue><ssdm name="mul198_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="120" st_id="9" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:16 %sum_3 = fadd i32 %sum_2, i32 %mul198_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc199.split:17 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_4_load_read, i32 %G_inv_12_load_read, i32 %G_inv_20_load_read, i32 %G_inv_28_load_read, i32 %G_inv_36_load_read, i32 %G_inv_44_load_read, i32 %G_inv_52_load_read, i32 %G_inv_60_load_read, i3 %trunc_ln296

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:18 %mul198_4 = fmul i32 %tmp_9, i32 %b_4_reload_read

]]></Node>
<StgValue><ssdm name="mul198_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="123" st_id="10" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:16 %sum_3 = fadd i32 %sum_2, i32 %mul198_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:18 %mul198_4 = fmul i32 %tmp_9, i32 %b_4_reload_read

]]></Node>
<StgValue><ssdm name="mul198_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="125" st_id="11" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:19 %sum_4 = fadd i32 %sum_3, i32 %mul198_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc199.split:20 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_5_load_read, i32 %G_inv_13_load_read, i32 %G_inv_21_load_read, i32 %G_inv_29_load_read, i32 %G_inv_37_load_read, i32 %G_inv_45_load_read, i32 %G_inv_53_load_read, i32 %G_inv_61_load_read, i3 %trunc_ln296

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:21 %mul198_5 = fmul i32 %tmp_s, i32 %b_5_reload_read

]]></Node>
<StgValue><ssdm name="mul198_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="128" st_id="12" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:19 %sum_4 = fadd i32 %sum_3, i32 %mul198_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:21 %mul198_5 = fmul i32 %tmp_s, i32 %b_5_reload_read

]]></Node>
<StgValue><ssdm name="mul198_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="130" st_id="13" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:22 %sum_5 = fadd i32 %sum_4, i32 %mul198_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc199.split:23 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_6_load_read, i32 %G_inv_14_load_read, i32 %G_inv_22_load_read, i32 %G_inv_30_load_read, i32 %G_inv_38_load_read, i32 %G_inv_46_load_read, i32 %G_inv_54_load_read, i32 %G_inv_62_load_read, i3 %trunc_ln296

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:24 %mul198_6 = fmul i32 %tmp_1, i32 %b_6_reload_read

]]></Node>
<StgValue><ssdm name="mul198_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="133" st_id="14" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:22 %sum_5 = fadd i32 %sum_4, i32 %mul198_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:24 %mul198_6 = fmul i32 %tmp_1, i32 %b_6_reload_read

]]></Node>
<StgValue><ssdm name="mul198_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="135" st_id="15" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:25 %sum_6 = fadd i32 %sum_5, i32 %mul198_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc199.split:26 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %G_inv_7_load_read, i32 %G_inv_15_load_read, i32 %G_inv_23_load_read, i32 %G_inv_31_load_read, i32 %G_inv_39_load_read, i32 %G_inv_47_load_read, i32 %G_inv_55_load_read, i32 %G_inv_63_load_read, i3 %trunc_ln296

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:27 %mul198_7 = fmul i32 %tmp_3, i32 %b_7_reload_read

]]></Node>
<StgValue><ssdm name="mul198_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="138" st_id="16" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:25 %sum_6 = fadd i32 %sum_5, i32 %mul198_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:27 %mul198_7 = fmul i32 %tmp_3, i32 %b_7_reload_read

]]></Node>
<StgValue><ssdm name="mul198_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="140" st_id="17" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:28 %sum_7 = fadd i32 %sum_6, i32 %mul198_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0">
<![CDATA[
for.inc218.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="4">
<![CDATA[
for.inc199.split:0 %zext_ln294 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln294"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc199.split:1 %specpipeline_ln295 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln295"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc199.split:2 %speclooptripcount_ln296 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln296"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc199.split:3 %specloopname_ln294 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln294"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc199.split:28 %sum_7 = fadd i32 %sum_6, i32 %mul198_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc199.split:29 %theta_addr = getelementptr i32 %theta, i64 0, i64 %zext_ln294

]]></Node>
<StgValue><ssdm name="theta_addr"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
for.inc199.split:30 %store_ln300 = store i32 %sum_7, i3 %theta_addr

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
for.inc199.split:32 %br_ln294 = br void %for.inc199

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
