// Seed: 2893373045
module module_0 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    output tri id_3,
    output wand id_4,
    input wire id_5,
    input wor id_6,
    output supply0 id_7,
    input uwire id_8,
    output uwire id_9,
    input uwire id_10,
    input uwire id_11
    , id_33,
    input supply0 id_12,
    output tri id_13,
    input tri id_14,
    input supply1 id_15,
    output wire id_16,
    input wire id_17,
    output supply1 id_18,
    output wand id_19,
    input supply1 id_20,
    output supply0 id_21,
    input supply1 id_22,
    output tri id_23
    , id_34,
    input wor id_24,
    output tri1 id_25,
    output tri id_26,
    output wand id_27,
    input supply1 id_28,
    input wand id_29,
    input wire id_30,
    input wand id_31
);
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output wire id_2,
    input wire id_3,
    input wor id_4,
    input tri0 id_5,
    output tri id_6,
    output uwire id_7,
    output wire id_8,
    input tri id_9,
    input supply1 id_10,
    input uwire id_11,
    input tri id_12,
    output uwire id_13
);
  assign id_13 = 1'b0;
  wire id_15;
  wire id_16;
  module_0(
      id_9,
      id_10,
      id_10,
      id_8,
      id_13,
      id_3,
      id_11,
      id_6,
      id_0,
      id_8,
      id_12,
      id_0,
      id_9,
      id_13,
      id_1,
      id_11,
      id_6,
      id_3,
      id_8,
      id_7,
      id_3,
      id_13,
      id_9,
      id_7,
      id_5,
      id_13,
      id_6,
      id_2,
      id_0,
      id_12,
      id_12,
      id_9
  ); id_17(
      id_6 + id_3, id_1
  );
  wire id_18;
endmodule
