<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ChibiOS/HAL: STM32_DMA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">6.0.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___s_t_m32___d_m_a.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">STM32_DMA</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>DMA sharing helper driver. In the STM32 the DMA streams are a shared resource, this driver allows to allocate and free DMA streams at runtime in order to allow all the other device drivers to coordinate the access to the resource. </p><dl class="section note"><dt>Note</dt><dd>The DMA ISR handlers are all declared into this module because sharing, the various device drivers can associate a callback to ISRs when allocating streams. </dd></dl>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabd60a32bc34143f331245b8a514c25e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gabd60a32bc34143f331245b8a514c25e9">STM32_DMA1_STREAMS_MASK</a>&#160;&#160;&#160;((1U &lt;&lt; STM32_DMA1_NUM_CHANNELS) - 1U)</td></tr>
<tr class="memdesc:gabd60a32bc34143f331245b8a514c25e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of the DMA1 streams in <code>dma_streams_mask</code>.  <a href="#gabd60a32bc34143f331245b8a514c25e9">More...</a><br /></td></tr>
<tr class="separator:gabd60a32bc34143f331245b8a514c25e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526ff809b4d88dedf8e96bc0367407b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga526ff809b4d88dedf8e96bc0367407b1">STM32_DMA2_STREAMS_MASK</a></td></tr>
<tr class="memdesc:ga526ff809b4d88dedf8e96bc0367407b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of the DMA2 streams in <code>dma_streams_mask</code>.  <a href="#ga526ff809b4d88dedf8e96bc0367407b1">More...</a><br /></td></tr>
<tr class="separator:ga526ff809b4d88dedf8e96bc0367407b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9378f6eff563ad2c40b5d19c85641ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gab9378f6eff563ad2c40b5d19c85641ea">STM32_DMA_CCR_RESET_VALUE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:gab9378f6eff563ad2c40b5d19c85641ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post-reset value of the stream CCR register.  <a href="#gab9378f6eff563ad2c40b5d19c85641ea">More...</a><br /></td></tr>
<tr class="separator:gab9378f6eff563ad2c40b5d19c85641ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga938a163e21b2e86a3936e0119bb3c312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga938a163e21b2e86a3936e0119bb3c312">STM32_DMA_ADVANCED</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga938a163e21b2e86a3936e0119bb3c312"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA capability.  <a href="#ga938a163e21b2e86a3936e0119bb3c312">More...</a><br /></td></tr>
<tr class="separator:ga938a163e21b2e86a3936e0119bb3c312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8306e23aca0da961317c182201dbaa90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a></td></tr>
<tr class="memdesc:ga8306e23aca0da961317c182201dbaa90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of DMA streams.  <a href="#ga8306e23aca0da961317c182201dbaa90">More...</a><br /></td></tr>
<tr class="separator:ga8306e23aca0da961317c182201dbaa90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237d6322efa2980b375d17c6ea357e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga237d6322efa2980b375d17c6ea357e97">STM32_DMA_ISR_MASK</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="memdesc:ga237d6322efa2980b375d17c6ea357e97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of the ISR bits passed to the DMA callback functions.  <a href="#ga237d6322efa2980b375d17c6ea357e97">More...</a><br /></td></tr>
<tr class="separator:ga237d6322efa2980b375d17c6ea357e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63b9896bead8261d039f8d3e8917b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gac63b9896bead8261d039f8d3e8917b87">STM32_DMA_ISR_SHIFT</a>(stream)&#160;&#160;&#160;(((stream) - 1U) * 4U)</td></tr>
<tr class="memdesc:gac63b9896bead8261d039f8d3e8917b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">From stream number to shift factor in <code>ISR</code> and <code>IFCR</code> registers.  <a href="#gac63b9896bead8261d039f8d3e8917b87">More...</a><br /></td></tr>
<tr class="separator:gac63b9896bead8261d039f8d3e8917b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3029eae0c98778e502b98cec436623e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga3029eae0c98778e502b98cec436623e8">STM32_DMA_GETCHANNEL</a>(id,  c)&#160;&#160;&#160;(((c) &gt;&gt; (((id) % 7U) * 4U)) &amp; 15U)</td></tr>
<tr class="memdesc:ga3029eae0c98778e502b98cec436623e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the request line associated to the specified stream.  <a href="#ga3029eae0c98778e502b98cec436623e8">More...</a><br /></td></tr>
<tr class="separator:ga3029eae0c98778e502b98cec436623e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f066c01359b6a1481cd779822297a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2f066c01359b6a1481cd779822297a66">STM32_DMA_IS_VALID_PRIORITY</a>(prio)&#160;&#160;&#160;(((prio) &gt;= 0U) &amp;&amp; ((prio) &lt;= 3U))</td></tr>
<tr class="memdesc:ga2f066c01359b6a1481cd779822297a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if a DMA priority is within the valid range.  <a href="#ga2f066c01359b6a1481cd779822297a66">More...</a><br /></td></tr>
<tr class="separator:ga2f066c01359b6a1481cd779822297a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cc72041d54eab7787cc29f85309f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(<a class="el" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>,  stream)&#160;&#160;&#160;((((<a class="el" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>) - 1U) * 7U) + ((stream) - 1U))</td></tr>
<tr class="memdesc:ga39cc72041d54eab7787cc29f85309f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an unique numeric identifier for a DMA stream.  <a href="#ga39cc72041d54eab7787cc29f85309f31">More...</a><br /></td></tr>
<tr class="separator:ga39cc72041d54eab7787cc29f85309f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656433ede85fb38fbe0283f168272299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(<a class="el" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>,  stream)&#160;&#160;&#160;(1U &lt;&lt; STM32_DMA_STREAM_ID(dma, stream))</td></tr>
<tr class="memdesc:ga656433ede85fb38fbe0283f168272299"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a DMA stream identifier mask.  <a href="#ga656433ede85fb38fbe0283f168272299">More...</a><br /></td></tr>
<tr class="separator:ga656433ede85fb38fbe0283f168272299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874544891d188450b025f0836b6823dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga874544891d188450b025f0836b6823dd">STM32_DMA_IS_VALID_ID</a>(id,  mask)&#160;&#160;&#160;(((1U &lt;&lt; (id)) &amp; (mask)))</td></tr>
<tr class="memdesc:ga874544891d188450b025f0836b6823dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if a DMA stream unique identifier belongs to a mask.  <a href="#ga874544891d188450b025f0836b6823dd">More...</a><br /></td></tr>
<tr class="separator:ga874544891d188450b025f0836b6823dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DMA streams identifiers</h2></td></tr>
<tr class="memitem:ga59f4501b9ff663ae21951824eb75b2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(id)&#160;&#160;&#160;(&amp;<a class="el" href="group___s_t_m32___d_m_a.html#ga2c3920c6621e5edadca1d565d19adb30">_stm32_dma_streams</a>[id])</td></tr>
<tr class="memdesc:ga59f4501b9ff663ae21951824eb75b2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure.  <a href="#ga59f4501b9ff663ae21951824eb75b2b9">More...</a><br /></td></tr>
<tr class="separator:ga59f4501b9ff663ae21951824eb75b2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a66f5e059a9ba8d7e7cc105f48d5b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83a66f5e059a9ba8d7e7cc105f48d5b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM1</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(0)</td></tr>
<tr class="separator:ga83a66f5e059a9ba8d7e7cc105f48d5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1d5ce9a8d7499f0967732a1d175f68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e1d5ce9a8d7499f0967732a1d175f68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM2</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(1)</td></tr>
<tr class="separator:ga3e1d5ce9a8d7499f0967732a1d175f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34540a358c188eacc68ef9e9fc657e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac34540a358c188eacc68ef9e9fc657e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM3</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(2)</td></tr>
<tr class="separator:gac34540a358c188eacc68ef9e9fc657e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae698d5156d5bccb74daa336dda809ac6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae698d5156d5bccb74daa336dda809ac6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM4</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(3)</td></tr>
<tr class="separator:gae698d5156d5bccb74daa336dda809ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a532d34a4343494b6c3058f12081df2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a532d34a4343494b6c3058f12081df2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM5</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(4)</td></tr>
<tr class="separator:ga5a532d34a4343494b6c3058f12081df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7a8fde85803d424db9c255b16809c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc7a8fde85803d424db9c255b16809c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM6</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(5)</td></tr>
<tr class="separator:gabc7a8fde85803d424db9c255b16809c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5529f5cb12cf2063dd0e81e673809fc5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5529f5cb12cf2063dd0e81e673809fc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_STREAM7</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(6)</td></tr>
<tr class="separator:ga5529f5cb12cf2063dd0e81e673809fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec939823aa5ade9ba8e2d77f2eff413"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ec939823aa5ade9ba8e2d77f2eff413"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM1</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(7)</td></tr>
<tr class="separator:ga7ec939823aa5ade9ba8e2d77f2eff413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eda4f3e78e187df9fb1799e55de48a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4eda4f3e78e187df9fb1799e55de48a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM2</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(8)</td></tr>
<tr class="separator:ga4eda4f3e78e187df9fb1799e55de48a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab024f5ed92c804a5800f99544d55591f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab024f5ed92c804a5800f99544d55591f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM3</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(9)</td></tr>
<tr class="separator:gab024f5ed92c804a5800f99544d55591f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39dbddde107c4c6f89e3d44a17bce084"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39dbddde107c4c6f89e3d44a17bce084"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM4</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(10)</td></tr>
<tr class="separator:ga39dbddde107c4c6f89e3d44a17bce084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac230ecbfaa87bdb151b7be287ffb0ffc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac230ecbfaa87bdb151b7be287ffb0ffc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM5</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(11)</td></tr>
<tr class="separator:gac230ecbfaa87bdb151b7be287ffb0ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2083b11e03ade4d052ba7e0ed666efd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2083b11e03ade4d052ba7e0ed666efd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM6</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(12)</td></tr>
<tr class="separator:ga2083b11e03ade4d052ba7e0ed666efd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591ca9548c1394901f72a7db2ba086c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga591ca9548c1394901f72a7db2ba086c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_STREAM7</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga59f4501b9ff663ae21951824eb75b2b9">STM32_DMA_STREAM</a>(13)</td></tr>
<tr class="separator:ga591ca9548c1394901f72a7db2ba086c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CR register constants common to all DMA types</h2></td></tr>
<tr class="memitem:gaf53af8834530fb9be02bf1ecd3fc9abf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf53af8834530fb9be02bf1ecd3fc9abf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_EN</b>&#160;&#160;&#160;DMA_CCR_EN</td></tr>
<tr class="separator:gaf53af8834530fb9be02bf1ecd3fc9abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6a00983cc2de7062b55c7e04d34cce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee6a00983cc2de7062b55c7e04d34cce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_TEIE</b>&#160;&#160;&#160;DMA_CCR_TEIE</td></tr>
<tr class="separator:gaee6a00983cc2de7062b55c7e04d34cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d65d1013afef382e24f64c18ef24490"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d65d1013afef382e24f64c18ef24490"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_HTIE</b>&#160;&#160;&#160;DMA_CCR_HTIE</td></tr>
<tr class="separator:ga7d65d1013afef382e24f64c18ef24490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d24afd17670351c5f4dc9bffc56c818"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d24afd17670351c5f4dc9bffc56c818"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_TCIE</b>&#160;&#160;&#160;DMA_CCR_TCIE</td></tr>
<tr class="separator:ga4d24afd17670351c5f4dc9bffc56c818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43d77e8230eb29e7a302d0bc7399e73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa43d77e8230eb29e7a302d0bc7399e73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_MASK</b>&#160;&#160;&#160;(DMA_CCR_DIR | DMA_CCR_MEM2MEM)</td></tr>
<tr class="separator:gaa43d77e8230eb29e7a302d0bc7399e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b4dc44cea031844ed6c353f7153810"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga85b4dc44cea031844ed6c353f7153810"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_P2M</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga85b4dc44cea031844ed6c353f7153810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac56a0f280c4ba92ce9f430b0532e8550"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac56a0f280c4ba92ce9f430b0532e8550"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_M2P</b>&#160;&#160;&#160;DMA_CCR_DIR</td></tr>
<tr class="separator:gac56a0f280c4ba92ce9f430b0532e8550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552155c72c9b5d4bb069bfd88f79d8c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga552155c72c9b5d4bb069bfd88f79d8c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_DIR_M2M</b>&#160;&#160;&#160;DMA_CCR_MEM2MEM</td></tr>
<tr class="separator:ga552155c72c9b5d4bb069bfd88f79d8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42615c40eb5828b08ed209f303a4866c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42615c40eb5828b08ed209f303a4866c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_CIRC</b>&#160;&#160;&#160;DMA_CCR_CIRC</td></tr>
<tr class="separator:ga42615c40eb5828b08ed209f303a4866c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5ab7cbf599d02af404d40582c51e55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a5ab7cbf599d02af404d40582c51e55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PINC</b>&#160;&#160;&#160;DMA_CCR_PINC</td></tr>
<tr class="separator:ga6a5ab7cbf599d02af404d40582c51e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29a65969726d051b3f236d14e21aa4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf29a65969726d051b3f236d14e21aa4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MINC</b>&#160;&#160;&#160;DMA_CCR_MINC</td></tr>
<tr class="separator:gaf29a65969726d051b3f236d14e21aa4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340c05a25916642f8895e9ced865387f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga340c05a25916642f8895e9ced865387f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_MASK</b>&#160;&#160;&#160;DMA_CCR_PSIZE</td></tr>
<tr class="separator:ga340c05a25916642f8895e9ced865387f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea4f3342cb105fc8566baf4f9f21eccf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea4f3342cb105fc8566baf4f9f21eccf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_BYTE</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gaea4f3342cb105fc8566baf4f9f21eccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12efd13438d026d370d6b57dede95d34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12efd13438d026d370d6b57dede95d34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_HWORD</b>&#160;&#160;&#160;DMA_CCR_PSIZE_0</td></tr>
<tr class="separator:ga12efd13438d026d370d6b57dede95d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f62c03f80c539df31cd13fd1b4cc536"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f62c03f80c539df31cd13fd1b4cc536"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PSIZE_WORD</b>&#160;&#160;&#160;DMA_CCR_PSIZE_1</td></tr>
<tr class="separator:ga8f62c03f80c539df31cd13fd1b4cc536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80be7e0879182a68181f518c7e4e700c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80be7e0879182a68181f518c7e4e700c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_MASK</b>&#160;&#160;&#160;DMA_CCR_MSIZE</td></tr>
<tr class="separator:ga80be7e0879182a68181f518c7e4e700c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d5dccf22c5beff17027357c5a46df1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3d5dccf22c5beff17027357c5a46df1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_BYTE</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gad3d5dccf22c5beff17027357c5a46df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1414fcd05fd44094fe3efd13c825dac1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1414fcd05fd44094fe3efd13c825dac1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_HWORD</b>&#160;&#160;&#160;DMA_CCR_MSIZE_0</td></tr>
<tr class="separator:ga1414fcd05fd44094fe3efd13c825dac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8b548f492bbfda73a791c8d772c2fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f8b548f492bbfda73a791c8d772c2fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_MSIZE_WORD</b>&#160;&#160;&#160;DMA_CCR_MSIZE_1</td></tr>
<tr class="separator:ga3f8b548f492bbfda73a791c8d772c2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477c976c3e914570f5c6d784f9906b01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga477c976c3e914570f5c6d784f9906b01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_SIZE_MASK</b></td></tr>
<tr class="separator:ga477c976c3e914570f5c6d784f9906b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36be4a6e0a4b4e70443e1b4d35e4eb17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36be4a6e0a4b4e70443e1b4d35e4eb17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PL_MASK</b>&#160;&#160;&#160;DMA_CCR_PL</td></tr>
<tr class="separator:ga36be4a6e0a4b4e70443e1b4d35e4eb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd623b26cd7bc8183aab37b0dec5454"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7cd623b26cd7bc8183aab37b0dec5454"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_PL</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 12U)</td></tr>
<tr class="separator:ga7cd623b26cd7bc8183aab37b0dec5454"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Request line selector macro</h2></td></tr>
<tr class="memitem:ga7c46d07effcaa6f62c31ec5f0d85ae3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c46d07effcaa6f62c31ec5f0d85ae3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_CHSEL_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 16U)</td></tr>
<tr class="separator:ga7c46d07effcaa6f62c31ec5f0d85ae3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8c78268a73f76b24beb60edef7a597"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a8c78268a73f76b24beb60edef7a597"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CR_CHSEL</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 16U)</td></tr>
<tr class="separator:ga1a8c78268a73f76b24beb60edef7a597"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CR register constants only found in enhanced DMA</h2></td></tr>
<tr class="memitem:ga6452a152680448d642add5202980e45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga6452a152680448d642add5202980e45d">STM32_DMA_CR_DMEIE</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga6452a152680448d642add5202980e45d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ignored by normal DMA.  <a href="#ga6452a152680448d642add5202980e45d">More...</a><br /></td></tr>
<tr class="separator:ga6452a152680448d642add5202980e45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Status flags passed to the ISR callbacks</h2></td></tr>
<tr class="memitem:ga0b2be4a2c4c5b7fcaddec17444bd51f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b2be4a2c4c5b7fcaddec17444bd51f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_FEIF</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga0b2be4a2c4c5b7fcaddec17444bd51f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b81119d145f10b4f89ad3aa88ce20bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b81119d145f10b4f89ad3aa88ce20bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_DMEIF</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga0b81119d145f10b4f89ad3aa88ce20bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e513ca8cd600adfbb34a0ab38aae14c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e513ca8cd600adfbb34a0ab38aae14c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_TEIF</b>&#160;&#160;&#160;DMA_ISR_TEIF1</td></tr>
<tr class="separator:ga9e513ca8cd600adfbb34a0ab38aae14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace06e230342a7834eaa9cefff2f14f1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace06e230342a7834eaa9cefff2f14f1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_HTIF</b>&#160;&#160;&#160;DMA_ISR_HTIF1</td></tr>
<tr class="separator:gace06e230342a7834eaa9cefff2f14f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3081cb8d428c80ac010d746cfa5dc80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3081cb8d428c80ac010d746cfa5dc80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_ISR_TCIF</b>&#160;&#160;&#160;DMA_ISR_TCIF1</td></tr>
<tr class="separator:gae3081cb8d428c80ac010d746cfa5dc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Macro Functions</h2></td></tr>
<tr class="memitem:gacdb854e2d6d37b0075af10000f6ea91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a>(dmastp,  addr)</td></tr>
<tr class="memdesc:gacdb854e2d6d37b0075af10000f6ea91b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Associates a peripheral data register to a DMA stream.  <a href="#gacdb854e2d6d37b0075af10000f6ea91b">More...</a><br /></td></tr>
<tr class="separator:gacdb854e2d6d37b0075af10000f6ea91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6862a2cc69df434d4e20861b0712696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a>(dmastp,  addr)</td></tr>
<tr class="memdesc:gaa6862a2cc69df434d4e20861b0712696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Associates a memory destination to a DMA stream.  <a href="#gaa6862a2cc69df434d4e20861b0712696">More...</a><br /></td></tr>
<tr class="separator:gaa6862a2cc69df434d4e20861b0712696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad60a96fb0f48bd276cb15af058656e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a>(dmastp,  size)</td></tr>
<tr class="memdesc:ga2ad60a96fb0f48bd276cb15af058656e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the number of transfers to be performed.  <a href="#ga2ad60a96fb0f48bd276cb15af058656e">More...</a><br /></td></tr>
<tr class="separator:ga2ad60a96fb0f48bd276cb15af058656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82284b4479d26ae6fa4351227dcc9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaa82284b4479d26ae6fa4351227dcc9c7">dmaStreamGetTransactionSize</a>(dmastp)&#160;&#160;&#160;((size_t)((dmastp)-&gt;channel-&gt;CNDTR))</td></tr>
<tr class="memdesc:gaa82284b4479d26ae6fa4351227dcc9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of transfers to be performed.  <a href="#gaa82284b4479d26ae6fa4351227dcc9c7">More...</a><br /></td></tr>
<tr class="separator:gaa82284b4479d26ae6fa4351227dcc9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c328a560450555e91ccab4e90ce23d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a>(dmastp,  mode)</td></tr>
<tr class="memdesc:ga0c328a560450555e91ccab4e90ce23d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programs the stream mode settings.  <a href="#ga0c328a560450555e91ccab4e90ce23d0">More...</a><br /></td></tr>
<tr class="separator:ga0c328a560450555e91ccab4e90ce23d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38612b9b7bc723229284468b9c1ae479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga38612b9b7bc723229284468b9c1ae479">dmaStreamEnable</a>(dmastp)</td></tr>
<tr class="memdesc:ga38612b9b7bc723229284468b9c1ae479"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA stream enable.  <a href="#ga38612b9b7bc723229284468b9c1ae479">More...</a><br /></td></tr>
<tr class="separator:ga38612b9b7bc723229284468b9c1ae479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c635c5c2baaf634036e4a0d71f92a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a>(dmastp)</td></tr>
<tr class="memdesc:ga9c635c5c2baaf634036e4a0d71f92a53"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA stream disable.  <a href="#ga9c635c5c2baaf634036e4a0d71f92a53">More...</a><br /></td></tr>
<tr class="separator:ga9c635c5c2baaf634036e4a0d71f92a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7deabf8a871af095b5dfffd91b3ad3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gae7deabf8a871af095b5dfffd91b3ad3e">dmaStreamClearInterrupt</a>(dmastp)</td></tr>
<tr class="memdesc:gae7deabf8a871af095b5dfffd91b3ad3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA stream interrupt sources clear.  <a href="#gae7deabf8a871af095b5dfffd91b3ad3e">More...</a><br /></td></tr>
<tr class="separator:gae7deabf8a871af095b5dfffd91b3ad3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a9d820558dcddb367433260a114f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaa5a9d820558dcddb367433260a114f7e">dmaStartMemCopy</a>(dmastp,  mode,  src,  dst,  n)</td></tr>
<tr class="memdesc:gaa5a9d820558dcddb367433260a114f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts a memory to memory operation using the specified stream.  <a href="#gaa5a9d820558dcddb367433260a114f7e">More...</a><br /></td></tr>
<tr class="separator:gaa5a9d820558dcddb367433260a114f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cc27c1741fb2d5d6a057c323a9f24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gab1cc27c1741fb2d5d6a057c323a9f24b">dmaWaitCompletion</a>(dmastp)</td></tr>
<tr class="memdesc:gab1cc27c1741fb2d5d6a057c323a9f24b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Polled wait for DMA transfer end.  <a href="#gab1cc27c1741fb2d5d6a057c323a9f24b">More...</a><br /></td></tr>
<tr class="separator:gab1cc27c1741fb2d5d6a057c323a9f24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5b3cd06e8d4fd7df57f2563428d857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>(dmastp)</td></tr>
<tr class="memdesc:ga2d5b3cd06e8d4fd7df57f2563428d857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serves a DMA IRQ.  <a href="#ga2d5b3cd06e8d4fd7df57f2563428d857">More...</a><br /></td></tr>
<tr class="separator:ga2d5b3cd06e8d4fd7df57f2563428d857"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga40c8c690b645654163ea9c3ec935fd9f"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>) (void *p, uint32_t flags)</td></tr>
<tr class="memdesc:ga40c8c690b645654163ea9c3ec935fd9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 DMA ISR function type.  <a href="#ga40c8c690b645654163ea9c3ec935fd9f">More...</a><br /></td></tr>
<tr class="separator:ga40c8c690b645654163ea9c3ec935fd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 DMA stream descriptor structure.  <a href="structstm32__dma__stream__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma__isr__redir__t.html">dma_isr_redir_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA ISR redirector type.  <a href="structdma__isr__redir__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga54100f4936583d675c07bdeef662e0aa"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga54100f4936583d675c07bdeef662e0aa">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH1_HANDLER)</td></tr>
<tr class="memdesc:ga54100f4936583d675c07bdeef662e0aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 1 shared ISR.  <a href="#ga54100f4936583d675c07bdeef662e0aa">More...</a><br /></td></tr>
<tr class="separator:ga54100f4936583d675c07bdeef662e0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7bd1d142150e3cd87283ade87d209e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaef7bd1d142150e3cd87283ade87d209e">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH2_HANDLER)</td></tr>
<tr class="memdesc:gaef7bd1d142150e3cd87283ade87d209e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 2 shared ISR.  <a href="#gaef7bd1d142150e3cd87283ade87d209e">More...</a><br /></td></tr>
<tr class="separator:gaef7bd1d142150e3cd87283ade87d209e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60133cff62003bc1969c4a3e4c69d2c1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga60133cff62003bc1969c4a3e4c69d2c1">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH3_HANDLER)</td></tr>
<tr class="memdesc:ga60133cff62003bc1969c4a3e4c69d2c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 3 shared ISR.  <a href="#ga60133cff62003bc1969c4a3e4c69d2c1">More...</a><br /></td></tr>
<tr class="separator:ga60133cff62003bc1969c4a3e4c69d2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bfbf2ae481bf981303745bbe8304088"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga3bfbf2ae481bf981303745bbe8304088">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH4_HANDLER)</td></tr>
<tr class="memdesc:ga3bfbf2ae481bf981303745bbe8304088"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 4 shared ISR.  <a href="#ga3bfbf2ae481bf981303745bbe8304088">More...</a><br /></td></tr>
<tr class="separator:ga3bfbf2ae481bf981303745bbe8304088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96bf8e6a8f07305dae411ca33f5e74d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gad96bf8e6a8f07305dae411ca33f5e74d">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH5_HANDLER)</td></tr>
<tr class="memdesc:gad96bf8e6a8f07305dae411ca33f5e74d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 5 shared ISR.  <a href="#gad96bf8e6a8f07305dae411ca33f5e74d">More...</a><br /></td></tr>
<tr class="separator:gad96bf8e6a8f07305dae411ca33f5e74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d7a01dadb6cd6e47fb2b1b22ca272f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga00d7a01dadb6cd6e47fb2b1b22ca272f">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH6_HANDLER)</td></tr>
<tr class="memdesc:ga00d7a01dadb6cd6e47fb2b1b22ca272f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 6 shared ISR.  <a href="#ga00d7a01dadb6cd6e47fb2b1b22ca272f">More...</a><br /></td></tr>
<tr class="separator:ga00d7a01dadb6cd6e47fb2b1b22ca272f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea6944487df5f2a717cc3a8c57c110c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga5ea6944487df5f2a717cc3a8c57c110c">OSAL_IRQ_HANDLER</a> (STM32_DMA1_CH7_HANDLER)</td></tr>
<tr class="memdesc:ga5ea6944487df5f2a717cc3a8c57c110c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA1 stream 7 shared ISR.  <a href="#ga5ea6944487df5f2a717cc3a8c57c110c">More...</a><br /></td></tr>
<tr class="separator:ga5ea6944487df5f2a717cc3a8c57c110c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0780e7c61348d2dc7aff5d410868bc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga1f0780e7c61348d2dc7aff5d410868bc">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH1_HANDLER)</td></tr>
<tr class="memdesc:ga1f0780e7c61348d2dc7aff5d410868bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 1 shared ISR.  <a href="#ga1f0780e7c61348d2dc7aff5d410868bc">More...</a><br /></td></tr>
<tr class="separator:ga1f0780e7c61348d2dc7aff5d410868bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace13547137b9e5a9321c88a106b0d035"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gace13547137b9e5a9321c88a106b0d035">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH2_HANDLER)</td></tr>
<tr class="memdesc:gace13547137b9e5a9321c88a106b0d035"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 2 shared ISR.  <a href="#gace13547137b9e5a9321c88a106b0d035">More...</a><br /></td></tr>
<tr class="separator:gace13547137b9e5a9321c88a106b0d035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf56ea20e023686972f33b563206250"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga4cf56ea20e023686972f33b563206250">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH3_HANDLER)</td></tr>
<tr class="memdesc:ga4cf56ea20e023686972f33b563206250"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 3 shared ISR.  <a href="#ga4cf56ea20e023686972f33b563206250">More...</a><br /></td></tr>
<tr class="separator:ga4cf56ea20e023686972f33b563206250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27370db4a68a7970e12afcfd8fa3c103"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga27370db4a68a7970e12afcfd8fa3c103">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH4_HANDLER)</td></tr>
<tr class="memdesc:ga27370db4a68a7970e12afcfd8fa3c103"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 4 shared ISR.  <a href="#ga27370db4a68a7970e12afcfd8fa3c103">More...</a><br /></td></tr>
<tr class="separator:ga27370db4a68a7970e12afcfd8fa3c103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43758cde6116be10a6a65fe9bbb6320"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#gaa43758cde6116be10a6a65fe9bbb6320">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH5_HANDLER)</td></tr>
<tr class="memdesc:gaa43758cde6116be10a6a65fe9bbb6320"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 5 shared ISR.  <a href="#gaa43758cde6116be10a6a65fe9bbb6320">More...</a><br /></td></tr>
<tr class="separator:gaa43758cde6116be10a6a65fe9bbb6320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f067175c576b087530657b2295a2ac3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga4f067175c576b087530657b2295a2ac3">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH6_HANDLER)</td></tr>
<tr class="memdesc:ga4f067175c576b087530657b2295a2ac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 6 shared ISR.  <a href="#ga4f067175c576b087530657b2295a2ac3">More...</a><br /></td></tr>
<tr class="separator:ga4f067175c576b087530657b2295a2ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0692ffda69aaa18b576a3279b11a99cc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga0692ffda69aaa18b576a3279b11a99cc">OSAL_IRQ_HANDLER</a> (STM32_DMA2_CH7_HANDLER)</td></tr>
<tr class="memdesc:ga0692ffda69aaa18b576a3279b11a99cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA2 stream 7 shared ISR.  <a href="#ga0692ffda69aaa18b576a3279b11a99cc">More...</a><br /></td></tr>
<tr class="separator:ga0692ffda69aaa18b576a3279b11a99cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efa21dedda1992b5cb10ca9335d17f2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit</a> (void)</td></tr>
<tr class="memdesc:ga2efa21dedda1992b5cb10ca9335d17f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 DMA helper initialization.  <a href="#ga2efa21dedda1992b5cb10ca9335d17f2">More...</a><br /></td></tr>
<tr class="separator:ga2efa21dedda1992b5cb10ca9335d17f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2779cd46d0f5e9d7a6e549391e05cdd0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate</a> (const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *dmastp, uint32_t priority, <a class="el" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a> func, void *param)</td></tr>
<tr class="memdesc:ga2779cd46d0f5e9d7a6e549391e05cdd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocates a DMA stream.  <a href="#ga2779cd46d0f5e9d7a6e549391e05cdd0">More...</a><br /></td></tr>
<tr class="separator:ga2779cd46d0f5e9d7a6e549391e05cdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6427d36d4aba6469fd46e53bf972211e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease</a> (const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *dmastp)</td></tr>
<tr class="memdesc:ga6427d36d4aba6469fd46e53bf972211e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Releases a DMA stream.  <a href="#ga6427d36d4aba6469fd46e53bf972211e">More...</a><br /></td></tr>
<tr class="separator:ga6427d36d4aba6469fd46e53bf972211e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga2c3920c6621e5edadca1d565d19adb30"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga2c3920c6621e5edadca1d565d19adb30">_stm32_dma_streams</a> [<a class="el" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>]</td></tr>
<tr class="memdesc:ga2c3920c6621e5edadca1d565d19adb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA streams descriptors.  <a href="#ga2c3920c6621e5edadca1d565d19adb30">More...</a><br /></td></tr>
<tr class="separator:ga2c3920c6621e5edadca1d565d19adb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bddfe7df96dff33f26355e14168dab6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structdma__isr__redir__t.html">dma_isr_redir_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga7bddfe7df96dff33f26355e14168dab6">_stm32_dma_isr_redir</a> [<a class="el" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>]</td></tr>
<tr class="memdesc:ga7bddfe7df96dff33f26355e14168dab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA IRQ redirectors.  <a href="#ga7bddfe7df96dff33f26355e14168dab6">More...</a><br /></td></tr>
<tr class="separator:ga7bddfe7df96dff33f26355e14168dab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3689954a1ba4a8ba4a6df895570235b1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ga98de30410b840511915d84e55b57c5ec"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="stm32__dma_8c.html#af603d6679403a64f3877b9ca79313aa8">streams_mask</a></td></tr>
<tr class="memdesc:ga98de30410b840511915d84e55b57c5ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of the enabled streams.  <a href="group___s_t_m32___d_m_a.html#ga98de30410b840511915d84e55b57c5ec">More...</a><br /></td></tr>
<tr class="separator:ga98de30410b840511915d84e55b57c5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37d552de6eb99940036cc5d19043135"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="stm32__dma_8c.html#a14cc4970a8ad2d8ea98f997514db88d2">isr_mask</a></td></tr>
<tr class="memdesc:gaf37d552de6eb99940036cc5d19043135"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask of the enabled stream ISRs.  <a href="group___s_t_m32___d_m_a.html#gaf37d552de6eb99940036cc5d19043135">More...</a><br /></td></tr>
<tr class="separator:gaf37d552de6eb99940036cc5d19043135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3689954a1ba4a8ba4a6df895570235b1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a></td></tr>
<tr class="memdesc:ga3689954a1ba4a8ba4a6df895570235b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks regarding the allocated streams.  <a href="#ga3689954a1ba4a8ba4a6df895570235b1">More...</a><br /></td></tr>
<tr class="separator:ga3689954a1ba4a8ba4a6df895570235b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gabd60a32bc34143f331245b8a514c25e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA1_STREAMS_MASK&#160;&#160;&#160;((1U &lt;&lt; STM32_DMA1_NUM_CHANNELS) - 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask of the DMA1 streams in <code>dma_streams_mask</code>. </p>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00045">45</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>Referenced by <a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate()</a>, and <a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease()</a>.</p>

</div>
</div>
<a class="anchor" id="ga526ff809b4d88dedf8e96bc0367407b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA2_STREAMS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((1U &lt;&lt; STM32_DMA2_NUM_CHANNELS) -     \</div><div class="line">                                     1U) &lt;&lt; STM32_DMA1_NUM_CHANNELS)</div></div><!-- fragment -->
<p>Mask of the DMA2 streams in <code>dma_streams_mask</code>. </p>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00050">50</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>Referenced by <a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate()</a>, and <a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease()</a>.</p>

</div>
</div>
<a class="anchor" id="gab9378f6eff563ad2c40b5d19c85641ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_CCR_RESET_VALUE&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Post-reset value of the stream CCR register. </p>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00056">56</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>Referenced by <a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate()</a>.</p>

</div>
</div>
<a class="anchor" id="ga938a163e21b2e86a3936e0119bb3c312"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_ADVANCED&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA capability. </p>
<p>if <code>TRUE</code> then the DMA is able of burst transfers, FIFOs, scatter gather and other advanced features. </p>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00039">39</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8306e23aca0da961317c182201dbaa90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_STREAMS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(STM32_DMA1_NUM_CHANNELS +              \</div><div class="line">                                     STM32_DMA2_NUM_CHANNELS)</div></div><!-- fragment -->
<p>Total number of DMA streams. </p>
<p>This is the total number of streams among all the DMA units. </p>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00045">45</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ga237d6322efa2980b375d17c6ea357e97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_ISR_MASK&#160;&#160;&#160;0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask of the ISR bits passed to the DMA callback functions. </p>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00051">51</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac63b9896bead8261d039f8d3e8917b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_ISR_SHIFT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">stream</td><td>)</td>
          <td>&#160;&#160;&#160;(((stream) - 1U) * 4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>From stream number to shift factor in <code>ISR</code> and <code>IFCR</code> registers. </p>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00056">56</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3029eae0c98778e502b98cec436623e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_GETCHANNEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">c&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((c) &gt;&gt; (((id) % 7U) * 4U)) &amp; 15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the request line associated to the specified stream. </p>
<dl class="section note"><dt>Note</dt><dd>In some STM32 manuals the request line is named confusingly channel.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>the unique numeric stream identifier </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">c</td><td>a stream/request association word, one request per nibble </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns the request associated to the stream. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00068">68</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f066c01359b6a1481cd779822297a66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_IS_VALID_PRIORITY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">prio</td><td>)</td>
          <td>&#160;&#160;&#160;(((prio) &gt;= 0U) &amp;&amp; ((prio) &lt;= 3U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if a DMA priority is within the valid range. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">prio</td><td>DMA priority</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>check result. </td></tr>
    <tr><td class="paramname">false</td><td>invalid DMA priority. </td></tr>
    <tr><td class="paramname">true</td><td>correct DMA priority. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00078">78</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39cc72041d54eab7787cc29f85309f31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_STREAM_ID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">stream&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((((<a class="el" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>) - 1U) * 7U) + ((stream) - 1U))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns an unique numeric identifier for a DMA stream. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>the DMA unit number </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>the stream number </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>An unique numeric stream identifier. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00087">87</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga656433ede85fb38fbe0283f168272299"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_STREAM_ID_MSK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">stream&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(1U &lt;&lt; STM32_DMA_STREAM_ID(dma, stream))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a DMA stream identifier mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>the DMA unit number </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">stream</td><td>the stream number </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A DMA stream identifier mask. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00097">97</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga874544891d188450b025f0836b6823dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_IS_VALID_ID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((1U &lt;&lt; (id)) &amp; (mask)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if a DMA stream unique identifier belongs to a mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>the stream numeric identifier </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>the stream numeric identifiers mask</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>check result. </td></tr>
    <tr><td class="paramname">false</td><td>id does not belong to the mask. </td></tr>
    <tr><td class="paramname">true</td><td>id belongs to the mask. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00110">110</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59f4501b9ff663ae21951824eb75b2b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_STREAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id</td><td>)</td>
          <td>&#160;&#160;&#160;(&amp;<a class="el" href="group___s_t_m32___d_m_a.html#ga2c3920c6621e5edadca1d565d19adb30">_stm32_dma_streams</a>[id])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>the stream numeric identifier </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A pointer to the <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> constant structure associated to the DMA stream. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00123">123</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___i2_c.html#gaae1796056a2fa05caa11a243183b19c2">i2c_lld_init()</a>, <a class="el" href="group___i2_s.html#ga3fd2b5511428130331bc4ba5dd3253ee">i2s_lld_init()</a>, <a class="el" href="group___s_p_i.html#ga5bdaf423b4fa6a78a1689b5a7721ea7e">spi_lld_init()</a>, and <a class="el" href="group___u_a_r_t.html#gabce7508e49fa785d88c1cf47abf43758">uart_lld_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6452a152680448d642add5202980e45d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_DMA_CR_DMEIE&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ignored by normal DMA. </p>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00187">187</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___d_a_c.html#ga7c5de728c19f53855c8361d2dc6c5926">dac_lld_start_conversion()</a>, <a class="el" href="group___i2_c.html#ga8fd0ebb0927e07541283b693749a6e01">i2c_lld_start()</a>, <a class="el" href="group___i2_s.html#ga3fd2b5511428130331bc4ba5dd3253ee">i2s_lld_init()</a>, <a class="el" href="group___s_p_i.html#ga5bdaf423b4fa6a78a1689b5a7721ea7e">spi_lld_init()</a>, and <a class="el" href="group___u_a_r_t.html#gabce7508e49fa785d88c1cf47abf43758">uart_lld_init()</a>.</p>

</div>
</div>
<a class="anchor" id="gacdb854e2d6d37b0075af10000f6ea91b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamSetPeripheral</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                              \</div><div class="line">  (dmastp)-&gt;channel-&gt;CPAR  = (uint32_t)(addr);                              \</div><div class="line">}</div></div><!-- fragment -->
<p>Associates a peripheral data register to a DMA stream. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>value to be written in the CPAR register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00276">276</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___a_d_c.html#ga9114c26236516afddb6add35ee3251f3">adc_lld_start()</a>, <a class="el" href="group___d_a_c.html#ga7c5de728c19f53855c8361d2dc6c5926">dac_lld_start_conversion()</a>, <a class="el" href="group___i2_c.html#ga8fd0ebb0927e07541283b693749a6e01">i2c_lld_start()</a>, <a class="el" href="group___i2_s.html#gab8edcf64a1bb18c1fccdb5f2f8181e5b">i2s_lld_start_exchange()</a>, <a class="el" href="group___s_p_i.html#gaf35495bd4459608ae22a3f728fd4697b">spi_lld_start()</a>, and <a class="el" href="group___u_a_r_t.html#ga3d362eceb6050bf012b52a61a669674d">uart_lld_start()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6862a2cc69df434d4e20861b0712696"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamSetMemory0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                 \</div><div class="line">  (dmastp)-&gt;channel-&gt;CMAR  = (uint32_t)(addr);                              \</div><div class="line">}</div></div><!-- fragment -->
<p>Associates a memory destination to a DMA stream. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>value to be written in the CMAR register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00291">291</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___a_d_c.html#ga5a23ece28ce81cc00e2ddb614d656339">adc_lld_start_conversion()</a>, <a class="el" href="group___d_a_c.html#ga7c5de728c19f53855c8361d2dc6c5926">dac_lld_start_conversion()</a>, <a class="el" href="group___i2_c.html#ga315c38a6d88db1009de65b2d0437f3d1">i2c_lld_master_receive_timeout()</a>, <a class="el" href="group___i2_c.html#gada9b7dc1dd377413d29fe17341b145ea">i2c_lld_master_transmit_timeout()</a>, <a class="el" href="group___i2_s.html#gab8edcf64a1bb18c1fccdb5f2f8181e5b">i2s_lld_start_exchange()</a>, <a class="el" href="group___s_p_i.html#ga61b61b0999c813c1d8a3ddc415e8b0c7">spi_lld_exchange()</a>, <a class="el" href="group___s_p_i.html#ga076fdc5d74009a7917723b663984d502">spi_lld_ignore()</a>, <a class="el" href="group___s_p_i.html#ga5b608b91dcec69818b2b3977a0d98bcb">spi_lld_receive()</a>, <a class="el" href="group___s_p_i.html#gaa460d53de2de1c3bac67f95fe04da0fe">spi_lld_send()</a>, <a class="el" href="group___u_a_r_t.html#gac51617b9c08f922aed2a951a23001af7">uart_enter_rx_idle_loop()</a>, <a class="el" href="group___u_a_r_t.html#gaeeef4ed85ed76c1e916c77d4efb8b9c2">uart_lld_start_receive()</a>, and <a class="el" href="group___u_a_r_t.html#ga1e25c8da94128f260d3d8683db114326">uart_lld_start_send()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ad60a96fb0f48bd276cb15af058656e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamSetTransactionSize</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">size&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                         \</div><div class="line">  (dmastp)-&gt;channel-&gt;CNDTR  = (uint32_t)(size);                             \</div><div class="line">}</div></div><!-- fragment -->
<p>Sets the number of transfers to be performed. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>value to be written in the CNDTR register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00306">306</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___a_d_c.html#ga5a23ece28ce81cc00e2ddb614d656339">adc_lld_start_conversion()</a>, <a class="el" href="group___d_a_c.html#ga7c5de728c19f53855c8361d2dc6c5926">dac_lld_start_conversion()</a>, <a class="el" href="group___i2_c.html#ga315c38a6d88db1009de65b2d0437f3d1">i2c_lld_master_receive_timeout()</a>, <a class="el" href="group___i2_c.html#gada9b7dc1dd377413d29fe17341b145ea">i2c_lld_master_transmit_timeout()</a>, <a class="el" href="group___i2_s.html#gab8edcf64a1bb18c1fccdb5f2f8181e5b">i2s_lld_start_exchange()</a>, <a class="el" href="group___s_p_i.html#ga61b61b0999c813c1d8a3ddc415e8b0c7">spi_lld_exchange()</a>, <a class="el" href="group___s_p_i.html#ga076fdc5d74009a7917723b663984d502">spi_lld_ignore()</a>, <a class="el" href="group___s_p_i.html#ga5b608b91dcec69818b2b3977a0d98bcb">spi_lld_receive()</a>, <a class="el" href="group___s_p_i.html#gaa460d53de2de1c3bac67f95fe04da0fe">spi_lld_send()</a>, <a class="el" href="group___u_a_r_t.html#gac51617b9c08f922aed2a951a23001af7">uart_enter_rx_idle_loop()</a>, <a class="el" href="group___u_a_r_t.html#gaeeef4ed85ed76c1e916c77d4efb8b9c2">uart_lld_start_receive()</a>, and <a class="el" href="group___u_a_r_t.html#ga1e25c8da94128f260d3d8683db114326">uart_lld_start_send()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa82284b4479d26ae6fa4351227dcc9c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamGetTransactionSize</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp</td><td>)</td>
          <td>&#160;&#160;&#160;((size_t)((dmastp)-&gt;channel-&gt;CNDTR))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the number of transfers to be performed. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The number of transfers to be performed.</dd></dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00321">321</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___i2_c.html#gae8c207372cfd66a821a384af37547160">i2c_lld_serve_event_interrupt()</a>, <a class="el" href="group___u_a_r_t.html#gaf6eeebdeb91ad7e692d73ceefa9eafb7">uart_lld_stop_receive()</a>, and <a class="el" href="group___u_a_r_t.html#gaec269894b7a38cc224a92469728dac28">uart_lld_stop_send()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c328a560450555e91ccab4e90ce23d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamSetMode</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mode&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                    \</div><div class="line">  uint32_t cselr = *(dmastp)-&gt;cselr;                                        \</div><div class="line">  cselr &amp;= ~(0x0000000FU &lt;&lt; (dmastp)-&gt;shift);                               \</div><div class="line">  cselr |=  (((uint32_t)(mode) &gt;&gt; 16U) &lt;&lt; (dmastp)-&gt;shift);                 \</div><div class="line">  *(dmastp)-&gt;cselr = cselr;                                                 \</div><div class="line">  (dmastp)-&gt;channel-&gt;CCR  = (uint32_t)(mode);                               \</div><div class="line">}</div></div><!-- fragment -->
<p>Programs the stream mode settings. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>value to be written in the CCR register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00335">335</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___a_d_c.html#ga5a23ece28ce81cc00e2ddb614d656339">adc_lld_start_conversion()</a>, <a class="el" href="group___d_a_c.html#ga7c5de728c19f53855c8361d2dc6c5926">dac_lld_start_conversion()</a>, <a class="el" href="group___i2_c.html#ga315c38a6d88db1009de65b2d0437f3d1">i2c_lld_master_receive_timeout()</a>, <a class="el" href="group___i2_c.html#gada9b7dc1dd377413d29fe17341b145ea">i2c_lld_master_transmit_timeout()</a>, <a class="el" href="group___i2_s.html#gab8edcf64a1bb18c1fccdb5f2f8181e5b">i2s_lld_start_exchange()</a>, <a class="el" href="group___s_p_i.html#ga61b61b0999c813c1d8a3ddc415e8b0c7">spi_lld_exchange()</a>, <a class="el" href="group___s_p_i.html#ga076fdc5d74009a7917723b663984d502">spi_lld_ignore()</a>, <a class="el" href="group___s_p_i.html#ga5b608b91dcec69818b2b3977a0d98bcb">spi_lld_receive()</a>, <a class="el" href="group___s_p_i.html#gaa460d53de2de1c3bac67f95fe04da0fe">spi_lld_send()</a>, <a class="el" href="group___u_a_r_t.html#gac51617b9c08f922aed2a951a23001af7">uart_enter_rx_idle_loop()</a>, <a class="el" href="group___u_a_r_t.html#gaeeef4ed85ed76c1e916c77d4efb8b9c2">uart_lld_start_receive()</a>, and <a class="el" href="group___u_a_r_t.html#ga1e25c8da94128f260d3d8683db114326">uart_lld_start_send()</a>.</p>

</div>
</div>
<a class="anchor" id="ga38612b9b7bc723229284468b9c1ae479"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamEnable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                           \</div><div class="line">  (dmastp)-&gt;channel-&gt;CCR |= STM32_DMA_CR_EN;                                \</div><div class="line">}</div></div><!-- fragment -->
<p>DMA stream enable. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00358">358</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___a_d_c.html#ga5a23ece28ce81cc00e2ddb614d656339">adc_lld_start_conversion()</a>, <a class="el" href="group___d_a_c.html#ga7c5de728c19f53855c8361d2dc6c5926">dac_lld_start_conversion()</a>, <a class="el" href="group___i2_c.html#gae8c207372cfd66a821a384af37547160">i2c_lld_serve_event_interrupt()</a>, <a class="el" href="group___i2_s.html#gab8edcf64a1bb18c1fccdb5f2f8181e5b">i2s_lld_start_exchange()</a>, <a class="el" href="group___s_p_i.html#ga61b61b0999c813c1d8a3ddc415e8b0c7">spi_lld_exchange()</a>, <a class="el" href="group___s_p_i.html#ga076fdc5d74009a7917723b663984d502">spi_lld_ignore()</a>, <a class="el" href="group___s_p_i.html#ga5b608b91dcec69818b2b3977a0d98bcb">spi_lld_receive()</a>, <a class="el" href="group___s_p_i.html#gaa460d53de2de1c3bac67f95fe04da0fe">spi_lld_send()</a>, <a class="el" href="group___u_a_r_t.html#gac51617b9c08f922aed2a951a23001af7">uart_enter_rx_idle_loop()</a>, <a class="el" href="group___u_a_r_t.html#gaeeef4ed85ed76c1e916c77d4efb8b9c2">uart_lld_start_receive()</a>, and <a class="el" href="group___u_a_r_t.html#ga1e25c8da94128f260d3d8683db114326">uart_lld_start_send()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c635c5c2baaf634036e4a0d71f92a53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamDisable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                          \</div><div class="line">  (dmastp)-&gt;channel-&gt;CCR &amp;= ~(STM32_DMA_CR_TCIE | STM32_DMA_CR_HTIE |       \</div><div class="line">                              STM32_DMA_CR_TEIE | STM32_DMA_CR_EN);         <a class="code" href="group___s_t_m32___d_m_a.html#gae7deabf8a871af095b5dfffd91b3ad3e">\</a></div><div class="line"><a class="code" href="group___s_t_m32___d_m_a.html#gae7deabf8a871af095b5dfffd91b3ad3e">  dmaStreamClearInterrupt</a>(dmastp);                                          \</div><div class="line">}</div><div class="ttc" id="group___s_t_m32___d_m_a_html_gae7deabf8a871af095b5dfffd91b3ad3e"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#gae7deabf8a871af095b5dfffd91b3ad3e">dmaStreamClearInterrupt</a></div><div class="ttdeci">#define dmaStreamClearInterrupt(dmastp)</div><div class="ttdoc">DMA stream interrupt sources clear. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00392">stm32_dma.h:392</a></div></div>
</div><!-- fragment -->
<p>DMA stream disable. </p>
<p>The function disables the specified stream and then clears any pending interrupt. </p><dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd>
<dd>
Interrupts enabling flags are set to zero after this call, see bug 3607518. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00376">376</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___a_d_c.html#ga16ce41e3fdca5b04f046f1e9099f3e92">adc_lld_stop_conversion()</a>, <a class="el" href="group___d_a_c.html#gadf3109fdce52cf6ea5d6cd5fb19eb5ed">dac_lld_stop_conversion()</a>, <a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate()</a>, <a class="el" href="group___i2_c.html#gac29c287a6a2bf5bdda0e727e0afa3215">i2c_lld_abort_operation()</a>, <a class="el" href="group___i2_c.html#gae200eee6d8780135ce19210cb5065ddd">i2c_lld_serve_error_interrupt()</a>, <a class="el" href="group___i2_c.html#gab6485e0b29b2c9b4e4f3254322262d94">i2c_lld_serve_rx_end_irq()</a>, <a class="el" href="group___i2_c.html#ga90a18948b13b59657b2be3cdaed81dbf">i2c_lld_serve_tx_end_irq()</a>, <a class="el" href="group___i2_s.html#ga92bd2e8011e0c860d428cca9f22b2998">i2s_lld_stop_exchange()</a>, <a class="el" href="group___s_p_i.html#ga310f1e846d00dba377b3274e11044694">spi_lld_abort()</a>, <a class="el" href="group___s_p_i.html#gaba8e1940da653bc6ef925c2c2bcc6336">spi_lld_serve_rx_interrupt()</a>, <a class="el" href="group___u_a_r_t.html#gaf65dea7ee4566c3a457f6bb1407de4c2">uart_lld_serve_rx_end_irq()</a>, <a class="el" href="group___u_a_r_t.html#ga39788ecd6679f3d4388ac36cfc04d072">uart_lld_serve_tx_end_irq()</a>, <a class="el" href="group___u_a_r_t.html#gaeeef4ed85ed76c1e916c77d4efb8b9c2">uart_lld_start_receive()</a>, <a class="el" href="group___u_a_r_t.html#gaf6eeebdeb91ad7e692d73ceefa9eafb7">uart_lld_stop_receive()</a>, <a class="el" href="group___u_a_r_t.html#gaec269894b7a38cc224a92469728dac28">uart_lld_stop_send()</a>, and <a class="el" href="group___u_a_r_t.html#ga588507f9d46743f8433952ad9085018b">usart_stop()</a>.</p>

</div>
</div>
<a class="anchor" id="gae7deabf8a871af095b5dfffd91b3ad3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStreamClearInterrupt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                   \</div><div class="line">  (dmastp)-&gt;<a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>-&gt;IFCR = <a class="code" href="group___s_t_m32___d_m_a.html#ga237d6322efa2980b375d17c6ea357e97">STM32_DMA_ISR_MASK</a> &lt;&lt; (dmastp)-&gt;shift;              \</div><div class="line">}</div><div class="ttc" id="group___s_t_m32___d_m_a_html_ga237d6322efa2980b375d17c6ea357e97"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga237d6322efa2980b375d17c6ea357e97">STM32_DMA_ISR_MASK</a></div><div class="ttdeci">#define STM32_DMA_ISR_MASK</div><div class="ttdoc">Mask of the ISR bits passed to the DMA callback functions. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00051">stm32_dma.h:51</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga3689954a1ba4a8ba4a6df895570235b1"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a></div><div class="ttdeci">static struct @22 dma</div><div class="ttdoc">Masks regarding the allocated streams. </div></div>
</div><!-- fragment -->
<p>DMA stream interrupt sources clear. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00392">392</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa5a9d820558dcddb367433260a114f7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaStartMemCopy</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mode, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">src, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dst, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                        <a class="code" href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">\</a></div><div class="line"><a class="code" href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">  dmaStreamSetPeripheral</a>(dmastp, src);                                      <a class="code" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">\</a></div><div class="line"><a class="code" href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">  dmaStreamSetMemory0</a>(dmastp, dst);                                         <a class="code" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">\</a></div><div class="line"><a class="code" href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">  dmaStreamSetTransactionSize</a>(dmastp, n);                                   <a class="code" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">\</a></div><div class="line"><a class="code" href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">  dmaStreamSetMode</a>(dmastp, (mode) |                                         \</div><div class="line">                           STM32_DMA_CR_MINC | STM32_DMA_CR_PINC |          \</div><div class="line">                           STM32_DMA_CR_DIR_M2M | STM32_DMA_CR_EN);         \</div><div class="line">}</div><div class="ttc" id="group___s_t_m32___d_m_a_html_ga0c328a560450555e91ccab4e90ce23d0"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga0c328a560450555e91ccab4e90ce23d0">dmaStreamSetMode</a></div><div class="ttdeci">#define dmaStreamSetMode(dmastp, mode)</div><div class="ttdoc">Programs the stream mode settings. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00335">stm32_dma.h:335</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_gacdb854e2d6d37b0075af10000f6ea91b"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#gacdb854e2d6d37b0075af10000f6ea91b">dmaStreamSetPeripheral</a></div><div class="ttdeci">#define dmaStreamSetPeripheral(dmastp, addr)</div><div class="ttdoc">Associates a peripheral data register to a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00276">stm32_dma.h:276</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_gaa6862a2cc69df434d4e20861b0712696"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#gaa6862a2cc69df434d4e20861b0712696">dmaStreamSetMemory0</a></div><div class="ttdeci">#define dmaStreamSetMemory0(dmastp, addr)</div><div class="ttdoc">Associates a memory destination to a DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00291">stm32_dma.h:291</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga2ad60a96fb0f48bd276cb15af058656e"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga2ad60a96fb0f48bd276cb15af058656e">dmaStreamSetTransactionSize</a></div><div class="ttdeci">#define dmaStreamSetTransactionSize(dmastp, size)</div><div class="ttdoc">Sets the number of transfers to be performed. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00306">stm32_dma.h:306</a></div></div>
</div><!-- fragment -->
<p>Starts a memory to memory operation using the specified stream. </p>
<dl class="section note"><dt>Note</dt><dd>The default transfer data mode is "byte to byte" but it can be changed by specifying extra options in the <code>mode</code> parameter. </dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>value to be written in the CCR register, this value is implicitly ORed with:<ul>
<li><code>STM32_DMA_CR_MINC</code> </li>
<li><code>STM32_DMA_CR_PINC</code> </li>
<li><code>STM32_DMA_CR_DIR_M2M</code> </li>
<li><code>STM32_DMA_CR_EN</code> </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">src</td><td>source address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dst</td><td>destination address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">n</td><td>number of data units to copy </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00415">415</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1cc27c1741fb2d5d6a057c323a9f24b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaWaitCompletion</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                         \</div><div class="line">  while ((dmastp)-&gt;channel-&gt;CNDTR &gt; 0U)                                     \</div><div class="line">    ;                                                                       <a class="code" href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">\</a></div><div class="line"><a class="code" href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">  dmaStreamDisable</a>(dmastp);                                                 \</div><div class="line">}</div><div class="ttc" id="group___s_t_m32___d_m_a_html_ga9c635c5c2baaf634036e4a0d71f92a53"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a></div><div class="ttdeci">#define dmaStreamDisable(dmastp)</div><div class="ttdoc">DMA stream disable. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00376">stm32_dma.h:376</a></div></div>
</div><!-- fragment -->
<p>Polled wait for DMA transfer end. </p>
<dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>After use the stream can be released using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00431">431</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d5b3cd06e8d4fd7df57f2563428d857"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define dmaServeInterrupt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dmastp</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                                         \</div><div class="line">  uint32_t flags;                                                           \</div><div class="line">  uint32_t idx = (dmastp)-&gt;selfindex;                                       \</div><div class="line">                                                                            \</div><div class="line">  flags = ((dmastp)-&gt;<a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>-&gt;ISR &gt;&gt; (dmastp)-&gt;shift) &amp; <a class="code" href="group___s_t_m32___d_m_a.html#ga237d6322efa2980b375d17c6ea357e97">STM32_DMA_ISR_MASK</a>;     \</div><div class="line">  if (flags &amp; (dmastp)-&gt;channel-&gt;CCR) {                                     \</div><div class="line">    (dmastp)-&gt;<a class="code" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>-&gt;IFCR = flags &lt;&lt; (dmastp)-&gt;shift;                         \</div><div class="line">    if (<a class="code" href="group___s_t_m32___d_m_a.html#ga7bddfe7df96dff33f26355e14168dab6">_stm32_dma_isr_redir</a>[idx].dma_func) {                               <a class="code" href="group___s_t_m32___d_m_a.html#ga7bddfe7df96dff33f26355e14168dab6">\</a></div><div class="line"><a class="code" href="group___s_t_m32___d_m_a.html#ga7bddfe7df96dff33f26355e14168dab6">      _stm32_dma_isr_redir</a>[idx].<a class="code" href="structdma__isr__redir__t.html#a73ab9039daf3b7db038ec106d985e858">dma_func</a>(<a class="code" href="group___s_t_m32___d_m_a.html#ga7bddfe7df96dff33f26355e14168dab6">_stm32_dma_isr_redir</a>[idx].dma_param, flags); \</div><div class="line">    }                                                                       \</div><div class="line">  }                                                                         \</div><div class="line">}</div><div class="ttc" id="group___s_t_m32___d_m_a_html_ga237d6322efa2980b375d17c6ea357e97"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga237d6322efa2980b375d17c6ea357e97">STM32_DMA_ISR_MASK</a></div><div class="ttdeci">#define STM32_DMA_ISR_MASK</div><div class="ttdoc">Mask of the ISR bits passed to the DMA callback functions. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00051">stm32_dma.h:51</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga3689954a1ba4a8ba4a6df895570235b1"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a></div><div class="ttdeci">static struct @22 dma</div><div class="ttdoc">Masks regarding the allocated streams. </div></div>
<div class="ttc" id="structdma__isr__redir__t_html_a73ab9039daf3b7db038ec106d985e858"><div class="ttname"><a href="structdma__isr__redir__t.html#a73ab9039daf3b7db038ec106d985e858">dma_isr_redir_t::dma_func</a></div><div class="ttdeci">stm32_dmaisr_t dma_func</div><div class="ttdoc">DMA callback function. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8h_source.html#l00253">stm32_dma.h:253</a></div></div>
<div class="ttc" id="group___s_t_m32___d_m_a_html_ga7bddfe7df96dff33f26355e14168dab6"><div class="ttname"><a href="group___s_t_m32___d_m_a.html#ga7bddfe7df96dff33f26355e14168dab6">_stm32_dma_isr_redir</a></div><div class="ttdeci">dma_isr_redir_t _stm32_dma_isr_redir[STM32_DMA_STREAMS]</div><div class="ttdoc">DMA IRQ redirectors. </div><div class="ttdef"><b>Definition:</b> <a href="stm32__dma_8c_source.html#l00179">stm32_dma.c:179</a></div></div>
</div><!-- fragment -->
<p>Serves a DMA IRQ. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00442">442</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#ga42a2a97a1663329ec78b8b9a629f7344">OSAL_IRQ_HANDLER()</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga40c8c690b645654163ea9c3ec935fd9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* stm32_dmaisr_t) (void *p, uint32_t flags)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32 DMA ISR function type. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p</td><td>parameter for the registered function </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">flags</td><td>pre-shifted content of the ISR register, the bits are aligned to bit zero </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32__dma_8h_source.html#l00247">247</a> of file <a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga54100f4936583d675c07bdeef662e0aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA1_CH1_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 stream 1 shared ISR. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00213">213</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>, <a class="el" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>, and <a class="el" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>.</p>

</div>
</div>
<a class="anchor" id="gaef7bd1d142150e3cd87283ade87d209e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA1_CH2_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 stream 2 shared ISR. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00229">229</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>, <a class="el" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>, and <a class="el" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>.</p>

</div>
</div>
<a class="anchor" id="ga60133cff62003bc1969c4a3e4c69d2c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA1_CH3_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 stream 3 shared ISR. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00245">245</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>, <a class="el" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>, and <a class="el" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bfbf2ae481bf981303745bbe8304088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA1_CH4_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 stream 4 shared ISR. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00261">261</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>, <a class="el" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>, and <a class="el" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>.</p>

</div>
</div>
<a class="anchor" id="gad96bf8e6a8f07305dae411ca33f5e74d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA1_CH5_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 stream 5 shared ISR. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00277">277</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>, <a class="el" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>, and <a class="el" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>.</p>

</div>
</div>
<a class="anchor" id="ga00d7a01dadb6cd6e47fb2b1b22ca272f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA1_CH6_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 stream 6 shared ISR. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00293">293</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>, <a class="el" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>, and <a class="el" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ea6944487df5f2a717cc3a8c57c110c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA1_CH7_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA1 stream 7 shared ISR. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00309">309</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>, <a class="el" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>, and <a class="el" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f0780e7c61348d2dc7aff5d410868bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA2_CH1_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 stream 1 shared ISR. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00325">325</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>, <a class="el" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>, and <a class="el" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>.</p>

</div>
</div>
<a class="anchor" id="gace13547137b9e5a9321c88a106b0d035"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA2_CH2_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 stream 2 shared ISR. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00341">341</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>, <a class="el" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>, and <a class="el" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>.</p>

</div>
</div>
<a class="anchor" id="ga4cf56ea20e023686972f33b563206250"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA2_CH3_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 stream 3 shared ISR. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00357">357</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>, <a class="el" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>, and <a class="el" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>.</p>

</div>
</div>
<a class="anchor" id="ga27370db4a68a7970e12afcfd8fa3c103"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA2_CH4_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 stream 4 shared ISR. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00373">373</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>, <a class="el" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>, and <a class="el" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>.</p>

</div>
</div>
<a class="anchor" id="gaa43758cde6116be10a6a65fe9bbb6320"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA2_CH5_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 stream 5 shared ISR. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00389">389</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>, <a class="el" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>, and <a class="el" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f067175c576b087530657b2295a2ac3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA2_CH6_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 stream 6 shared ISR. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00405">405</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>, <a class="el" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>, and <a class="el" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>.</p>

</div>
</div>
<a class="anchor" id="ga0692ffda69aaa18b576a3279b11a99cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">OSAL_IRQ_HANDLER </td>
          <td>(</td>
          <td class="paramtype">STM32_DMA2_CH7_HANDLER&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA2 stream 7 shared ISR. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Interrupt handler, this function should not be directly invoked. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00421">421</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="group___s_t_m32___d_m_a.html#ga2d5b3cd06e8d4fd7df57f2563428d857">dmaServeInterrupt</a>, <a class="el" href="group___o_s_a_l.html#gaf70587090fd563e3c69a296d0742f0e6">OSAL_IRQ_EPILOGUE</a>, and <a class="el" href="group___o_s_a_l.html#gaa2e747522ae34aeb4fffd35ce5aae88e">OSAL_IRQ_PROLOGUE</a>.</p>

</div>
</div>
<a class="anchor" id="ga2efa21dedda1992b5cb10ca9335d17f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dmaInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32 DMA helper initialization. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Initializer, this function just initializes an object and can be invoked before the kernel is initialized. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00440">440</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="structstm32__dma__stream__t.html#ad71d1530bdc239ca7df56f7d057d47d2">stm32_dma_stream_t::channel</a>, <a class="el" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>, <a class="el" href="structdma__isr__redir__t.html#a73ab9039daf3b7db038ec106d985e858">dma_isr_redir_t::dma_func</a>, and <a class="el" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2779cd46d0f5e9d7a6e549391e05cdd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dmaStreamAllocate </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *&#160;</td>
          <td class="paramname"><em>dmastp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>priority</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___s_t_m32___d_m_a.html#ga40c8c690b645654163ea9c3ec935fd9f">stm32_dmaisr_t</a>&#160;</td>
          <td class="paramname"><em>func</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>param</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Allocates a DMA stream. </p>
<p>The stream is allocated and, if required, the DMA clock enabled. The function also enables the IRQ vector associated to the stream and initializes its priority. </p><dl class="section pre"><dt>Precondition</dt><dd>The stream must not be already in use or an error is returned. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>The stream is allocated and the default ISR handler redirected to the specified function. </dd>
<dd>
The stream ISR vector is enabled and its priority configured. </dd>
<dd>
The stream must be freed using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e" title="Releases a DMA stream. ">dmaStreamRelease()</a></code> before it can be reused with another peripheral. </dd>
<dd>
The stream is in its post-reset state. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">priority</td><td>IRQ priority for the DMA stream </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">func</td><td>handling function pointer, can be <code>NULL</code> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">param</td><td>a parameter to be passed to the handling function </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The operation status. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">false</td><td>no error, stream taken. </td></tr>
    <tr><td class="paramname">true</td><td>error, stream already taken.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00479">479</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="structstm32__dma__stream__t.html#ad71d1530bdc239ca7df56f7d057d47d2">stm32_dma_stream_t::channel</a>, <a class="el" href="structstm32__dma__stream__t.html#a002357f79bdbd11707af1ed45644b8c8">stm32_dma_stream_t::cmask</a>, <a class="el" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>, <a class="el" href="structdma__isr__redir__t.html#a73ab9039daf3b7db038ec106d985e858">dma_isr_redir_t::dma_func</a>, <a class="el" href="structdma__isr__redir__t.html#a5ae27a064d7ad4a9de75b89deb169fed">dma_isr_redir_t::dma_param</a>, <a class="el" href="group___s_t_m32___d_m_a.html#ga9c635c5c2baaf634036e4a0d71f92a53">dmaStreamDisable</a>, <a class="el" href="group___o_s_a_l.html#gadf56fc259582a041ae47bcabe5f49b00">osalDbgCheck</a>, <a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaf8c09ac2912a6b387e10aaf6a466a855">rccEnableDMA1</a>, <a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gaa5e5d06b905fb51ccd93d568f3f6cfd8">rccEnableDMA2</a>, <a class="el" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">stm32_dma_stream_t::selfindex</a>, <a class="el" href="group___s_t_m32___d_m_a.html#gabd60a32bc34143f331245b8a514c25e9">STM32_DMA1_STREAMS_MASK</a>, <a class="el" href="group___s_t_m32___d_m_a.html#ga526ff809b4d88dedf8e96bc0367407b1">STM32_DMA2_STREAMS_MASK</a>, <a class="el" href="group___s_t_m32___d_m_a.html#gab9378f6eff563ad2c40b5d19c85641ea">STM32_DMA_CCR_RESET_VALUE</a>, and <a class="el" href="structstm32__dma__stream__t.html#a7621f3cd29c412773b1f7449dbd4dc5f">stm32_dma_stream_t::vector</a>.</p>

<p>Referenced by <a class="el" href="group___a_d_c.html#ga9114c26236516afddb6add35ee3251f3">adc_lld_start()</a>, <a class="el" href="group___d_a_c.html#ga7c5de728c19f53855c8361d2dc6c5926">dac_lld_start_conversion()</a>, <a class="el" href="group___i2_c.html#ga8fd0ebb0927e07541283b693749a6e01">i2c_lld_start()</a>, <a class="el" href="group___i2_s.html#gac29220167e0419922766bbeae8a8c5e6">i2s_lld_start()</a>, <a class="el" href="group___s_p_i.html#gaf35495bd4459608ae22a3f728fd4697b">spi_lld_start()</a>, and <a class="el" href="group___u_a_r_t.html#ga3d362eceb6050bf012b52a61a669674d">uart_lld_start()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6427d36d4aba6469fd46e53bf972211e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dmaStreamRelease </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> *&#160;</td>
          <td class="paramname"><em>dmastp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Releases a DMA stream. </p>
<p>The stream is freed and, if required, the DMA clock disabled. Trying to release a unallocated stream is an illegal operation and is trapped if assertions are enabled. </p><dl class="section pre"><dt>Precondition</dt><dd>The stream must have been allocated using <code><a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0" title="Allocates a DMA stream. ">dmaStreamAllocate()</a></code>. </dd></dl>
<dl class="section post"><dt>Postcondition</dt><dd>The stream is again available. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function can be invoked in both ISR or thread context.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dmastp</td><td>pointer to a <a class="el" href="structstm32__dma__stream__t.html" title="STM32 DMA stream descriptor structure. ">stm32_dma_stream_t</a> structure</td></tr>
  </table>
  </dd>
</dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00536">536</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

<p>References <a class="el" href="structstm32__dma__stream__t.html#a002357f79bdbd11707af1ed45644b8c8">stm32_dma_stream_t::cmask</a>, <a class="el" href="group___s_t_m32___d_m_a.html#ga3689954a1ba4a8ba4a6df895570235b1">dma</a>, <a class="el" href="structdma__isr__redir__t.html#a73ab9039daf3b7db038ec106d985e858">dma_isr_redir_t::dma_func</a>, <a class="el" href="structdma__isr__redir__t.html#a5ae27a064d7ad4a9de75b89deb169fed">dma_isr_redir_t::dma_param</a>, <a class="el" href="group___o_s_a_l.html#gad2c73ec79f38fe705784c3b51426fef7">osalDbgAssert</a>, <a class="el" href="group___o_s_a_l.html#gadf56fc259582a041ae47bcabe5f49b00">osalDbgCheck</a>, <a class="el" href="group___s_t_m32_f1xx___r_c_c.html#gae98ea90a07b334ebc4e09d28ccebdb13">rccDisableDMA1</a>, <a class="el" href="group___s_t_m32_f1xx___r_c_c.html#ga5008bbe9ac21040b68e2db1fd834d60e">rccDisableDMA2</a>, <a class="el" href="structstm32__dma__stream__t.html#a0cd018dab9fa10ec2b780e49f560be57">stm32_dma_stream_t::selfindex</a>, <a class="el" href="group___s_t_m32___d_m_a.html#gabd60a32bc34143f331245b8a514c25e9">STM32_DMA1_STREAMS_MASK</a>, <a class="el" href="group___s_t_m32___d_m_a.html#ga526ff809b4d88dedf8e96bc0367407b1">STM32_DMA2_STREAMS_MASK</a>, and <a class="el" href="structstm32__dma__stream__t.html#a7621f3cd29c412773b1f7449dbd4dc5f">stm32_dma_stream_t::vector</a>.</p>

<p>Referenced by <a class="el" href="group___a_d_c.html#ga5f4152006602b187c745bb32f915d679">adc_lld_stop()</a>, <a class="el" href="group___d_a_c.html#gadf3109fdce52cf6ea5d6cd5fb19eb5ed">dac_lld_stop_conversion()</a>, <a class="el" href="group___i2_c.html#ga1f4077630d5bfcc44699b2a9c6622bda">i2c_lld_stop()</a>, <a class="el" href="group___i2_s.html#ga3a8cc1fe9eb29ab73b55e1ec076777d5">i2s_lld_stop()</a>, <a class="el" href="group___s_p_i.html#ga8d6b2e0764d39b892b51e6abe4923f80">spi_lld_stop()</a>, and <a class="el" href="group___u_a_r_t.html#gafaad3561e487c2b75aa394c9f4249342">uart_lld_stop()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ga2c3920c6621e5edadca1d565d19adb30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structstm32__dma__stream__t.html">stm32_dma_stream_t</a> _stm32_dma_streams[<a class="el" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">  {DMA1, DMA1_Channel1, DMA1_CH1_CMASK, ADDR_DMA1_CSELR,  0,  0, STM32_DMA1_CH1_NUMBER},</div><div class="line">  {DMA1, DMA1_Channel2, DMA1_CH2_CMASK, ADDR_DMA1_CSELR,  4,  1, STM32_DMA1_CH2_NUMBER},</div><div class="line">  {DMA1, DMA1_Channel3, DMA1_CH3_CMASK, ADDR_DMA1_CSELR,  8,  2, STM32_DMA1_CH3_NUMBER},</div><div class="line">  {DMA1, DMA1_Channel4, DMA1_CH4_CMASK, ADDR_DMA1_CSELR, 12,  3, STM32_DMA1_CH4_NUMBER},</div><div class="line">  {DMA1, DMA1_Channel5, DMA1_CH5_CMASK, ADDR_DMA1_CSELR, 16,  4, STM32_DMA1_CH5_NUMBER},</div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line"></div><div class="line">}</div></div><!-- fragment -->
<p>DMA streams descriptors. </p>
<p>This table keeps the association between an unique stream identifier and the involved physical registers. </p><dl class="section note"><dt>Note</dt><dd>Don't use this array directly, use the appropriate wrapper macros instead: <code>STM32_DMA1_STREAM1</code>, <code>STM32_DMA1_STREAM2</code> etc. </dd></dl>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00149">149</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga7bddfe7df96dff33f26355e14168dab6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structdma__isr__redir__t.html">dma_isr_redir_t</a> _stm32_dma_isr_redir[<a class="el" href="group___s_t_m32___d_m_a.html#ga8306e23aca0da961317c182201dbaa90">STM32_DMA_STREAMS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA IRQ redirectors. </p>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00179">179</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3689954a1ba4a8ba4a6df895570235b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   dma</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Masks regarding the allocated streams. </p>

<p>Referenced by <a class="el" href="group___s_t_m32___d_m_a.html#ga2efa21dedda1992b5cb10ca9335d17f2">dmaInit()</a>, <a class="el" href="group___s_t_m32___d_m_a.html#ga2779cd46d0f5e9d7a6e549391e05cdd0">dmaStreamAllocate()</a>, and <a class="el" href="group___s_t_m32___d_m_a.html#ga6427d36d4aba6469fd46e53bf972211e">dmaStreamRelease()</a>.</p>

</div>
</div>
<a class="anchor" id="ga98de30410b840511915d84e55b57c5ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } streams_mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask of the enabled streams. </p>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00192">192</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaf37d552de6eb99940036cc5d19043135"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } isr_mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask of the enabled stream ISRs. </p>

<p>Definition at line <a class="el" href="stm32__dma_8c_source.html#l00196">196</a> of file <a class="el" href="stm32__dma_8c_source.html">stm32_dma.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Sun May 13 2018 00:51:43 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
