library ieee;
use ieee.std_logic_1164.all;

entity MUX_4X1_4Bit is 
	port (In4, In3, In2, In1: in std_logic_vector(3 downto 0); S2, S1: in std_logic;
			Y : out std_logic_vector(3 downto 0)); 
end entity;
			
architecture Structure of MUX_4X1_4Bit is
component MUX_4X1 is 
	port (In4, In3, In2, In1, S2, S1 : in std_logic;
			Y : out std_logic); 
end component;
			
begin

	process(S2, S1)
	begin
	if (S2 = '1' and S1 = '1') then
	Y <= In4;
	elsif (S2 = '1' and S1 = '0') then
	Y <= In3;
	elsif (S2 = '0' and S1 = '1') then
	Y <= In2;
	else
	Y <= In1;
	end if;
	end process;
	
end Structure;