<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinxtrng.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>uart_and_fifo_uart_tx_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>uart_fifo_if</spirit:name>
      <spirit:displayName>uart_fifo_if</spirit:displayName>
      <spirit:description>UART FIFO Interface</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="fifo_read" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="fifo_read_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RD_DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>char_fifo_dout</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RD_EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>char_fifo_rd_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EMPTY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>char_fifo_empty</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_tx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_clk_tx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>char_fifo_empty</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>char_fifo_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>char_fifo_rd_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>txd_tx</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>BAUD_RATE</spirit:name>
        <spirit:displayName>Baud Rate</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BAUD_RATE">115200</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>CLOCK_RATE</spirit:name>
        <spirit:displayName>Clock Rate</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CLOCK_RATE">166667000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:description>UART transmitter with FIFO interface</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>BAUD_RATE</spirit:name>
      <spirit:displayName>Baud Rate</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BAUD_RATE">115200</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CLOCK_RATE</spirit:name>
      <spirit:displayName>Clock Rate</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CLOCK_RATE">166667000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">uart_and_fifo_uart_tx_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>uart_tx_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44622a13_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16660b16_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c02d8f1_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@663530d6_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50817412_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@391eac3a_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@499607a0_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19777fec_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@421966bb_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@302b38cc_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b84ae0b_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6495b7b9_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@730ad991_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@403c5bc7_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@394061ed_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75a44f0d_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37954e86_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f7bc777_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a957af0_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c760c7a_ARCHIVE_LOCATION">c:/ECE520/Lab7/Part2/Custom_IP/Custom_IP/xilinxtrng_ip_repo/uart_tx</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.BAUD_RATE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.CLOCK_RATE" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="51eb4550"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="887cd27a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f78c64f1"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="36ce0b45"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="15ab2fc2"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
