v 20070216 1
C 40000 40000 0 0 0 title-B.sym
T 50000 40700 9 10 1 0 0 0 3
Pulse Programmer
West Island Board
Clock Fanout Buffer Subsheet
T 50000 40400 9 10 1 0 0 0 1
island-west-clock.sch
T 50000 40100 9 10 1 0 0 0 1
3
T 51500 40100 9 10 1 0 0 0 1
3
T 53300 40700 9 10 1 0 0 0 1
http://local-box.org
T 54000 40400 9 10 1 0 0 0 1
A
T 54000 40100 9 10 1 0 0 0 1
Paul T. Pham
T 40800 46600 8 10 0 0 0 0 1
device=HEADER26
T 57800 50800 8 10 0 0 270 0 1
device=RJ45
T 57600 50800 8 10 0 0 270 0 1
footprint=RJ45_VERT
T 57800 47800 8 10 0 0 270 0 1
device=RJ45
T 57600 47800 8 10 0 0 270 0 1
footprint=RJ45_VERT
C 42700 50100 1 0 0 input-1.sym
{
T 42700 50400 5 10 0 0 0 0 1
device=INPUT
T 42200 50100 5 10 1 1 0 0 1
refdes=GND
}
C 42700 50500 1 0 0 input-1.sym
{
T 42700 50800 5 10 0 0 0 0 1
device=INPUT
T 42100 50500 5 10 1 1 0 0 1
refdes=+3.3V
}
C 43600 49900 1 0 0 gnd-1.sym
{
T 43800 49900 5 10 1 1 0 0 1
netname=GND
}
N 43500 50600 44600 50600 4
{
T 44100 50400 5 10 1 1 0 0 1
netname=+3.3V
}
N 43500 50200 43700 50200 4
C 44400 43000 1 0 0 PCK9446.sym
{
T 48200 46600 5 10 1 1 0 6 1
refdes=U2
T 44800 48300 5 10 0 0 0 0 1
device=PCK9446
T 44800 48500 5 10 0 0 0 0 1
footprint=LQFP-32
}
C 43600 45300 1 0 0 input-1.sym
{
T 43600 45600 5 10 0 0 0 0 1
device=INPUT
T 42700 45300 5 10 1 1 0 0 1
refdes=CLK_IN0
}
N 44400 45400 44500 45400 4
N 45600 43100 45600 43000 4
N 46200 43100 46200 43000 4
N 46800 43100 46800 43000 4
N 47400 43100 47400 43000 4
N 48200 44500 48300 44500 4
N 48200 45100 48300 45100 4
N 48200 45700 48500 45700 4
{
T 48600 45600 5 10 1 1 0 0 1
netname=CLK6
}
N 47200 47100 47200 47300 4
{
T 47100 47900 5 10 1 1 270 0 1
netname=CLK7
}
N 46600 47100 46600 47300 4
{
T 46500 47900 5 10 1 1 270 0 1
netname=CLK8
}
N 46000 47100 46000 47300 4
{
T 45900 47900 5 10 1 1 270 0 1
netname=CLK9
}
N 44500 45700 41700 45700 4
{
T 41700 45800 5 10 1 1 0 0 1
netname=+3.3V
}
C 44500 46000 1 90 0 connector2-2.sym
{
T 43000 46700 5 10 1 1 180 6 1
refdes=J20
T 43600 46800 5 10 1 1 0 0 1
value=640452-2
T 43250 46300 5 10 0 0 90 0 1
device=CONNECTOR_2
T 43050 46300 5 10 0 0 90 0 1
footprint=JUMPER2
}
N 46500 43100 46500 40800 4
{
T 46600 40100 5 10 1 1 90 0 1
netname=+3.3V
}
N 48200 44200 51100 44200 4
{
T 51700 44300 5 10 1 1 180 0 1
netname=+3.3V
}
N 48200 43900 49500 43900 4
{
T 48800 43800 5 10 1 1 180 0 1
netname=+3.3V
}
N 48200 45400 51100 45400 4
{
T 51700 45500 5 10 1 1 180 0 1
netname=+3.3V
}
N 47500 47100 47500 48800 4
{
T 47600 48800 5 10 1 1 270 0 1
netname=+3.3V
}
N 46300 47100 46300 48800 4
{
T 46400 48800 5 10 1 1 270 0 1
netname=+3.3V
}
C 44000 43600 1 0 0 gnd-1.sym
{
T 44200 43600 5 10 1 1 0 0 1
netname=GND
}
C 47000 40600 1 0 0 gnd-1.sym
{
T 47200 40100 5 10 1 1 90 0 1
netname=GND
}
C 45800 40600 1 0 0 gnd-1.sym
{
T 46000 40100 5 10 1 1 90 0 1
netname=GND
}
N 45300 43100 45300 40700 4
{
T 45400 40100 5 10 1 1 90 0 1
netname=+3.3V
}
C 51100 44700 1 90 0 gnd-1.sym
{
T 51600 44900 5 10 1 1 180 0 1
netname=GND
}
C 51100 45900 1 90 0 gnd-1.sym
{
T 51600 46100 5 10 1 1 180 0 1
netname=GND
}
C 47000 48900 1 180 0 gnd-1.sym
{
T 46800 49400 5 10 1 1 270 0 1
netname=GND
}
C 45800 48900 1 180 0 gnd-1.sym
{
T 45600 49400 5 10 1 1 270 0 1
netname=GND
}
N 45900 43100 45900 40900 4
N 47100 43100 47100 40900 4
N 48200 44800 50800 44800 4
N 48200 46000 50800 46000 4
N 46900 48600 46900 47100 4
N 45700 48600 45700 47100 4
C 45100 41100 1 0 0 cap-small.sym
{
T 45520 41000 5 10 1 1 90 6 1
refdes=C4
T 45500 41580 5 10 0 0 0 0 1
device=Cap Small
T 45800 40800 5 10 1 1 90 0 1
value=0.1u
T 45100 41100 5 10 0 0 0 0 1
footprint=0402
}
N 45300 41300 45400 41300 4
N 45700 41300 45900 41300 4
C 45700 41100 1 0 0 cap-small.sym
{
T 46120 41000 5 10 1 1 90 6 1
refdes=C5
T 46100 41580 5 10 0 0 0 0 1
device=Cap Small
T 46400 40800 5 10 1 1 90 0 1
value=0.1u
T 45700 41100 5 10 0 0 0 0 1
footprint=0402
}
N 45900 41300 46000 41300 4
N 46300 41300 46500 41300 4
C 48600 42800 1 270 0 cap-small.sym
{
T 48500 42380 5 10 1 1 0 6 1
refdes=C7
T 49080 42400 5 10 0 0 270 0 1
device=Cap Small
T 48300 42100 5 10 1 1 0 0 1
value=0.1u
T 48600 42800 5 10 0 0 270 0 1
footprint=0402
}
N 48800 42500 48800 43900 4
N 48800 42200 48800 41200 4
N 48800 41200 47100 41200 4
C 50700 44000 1 90 0 cap-small.sym
{
T 50800 44420 5 10 1 1 180 6 1
refdes=C9
T 50220 44400 5 10 0 0 90 0 1
device=Cap Small
T 51000 44700 5 10 1 1 180 0 1
value=0.1u
T 50700 44000 5 10 0 0 90 0 1
footprint=0402
}
N 50500 44300 50500 44200 4
N 50500 44600 50500 44800 4
C 50700 45200 1 90 0 cap-small.sym
{
T 50800 45620 5 10 1 1 180 6 1
refdes=C6
T 50220 45600 5 10 0 0 90 0 1
device=Cap Small
T 51000 45900 5 10 1 1 180 0 1
value=0.1u
T 50700 45200 5 10 0 0 90 0 1
footprint=0402
}
N 50500 45500 50500 45400 4
N 50500 45800 50500 46000 4
C 47700 48400 1 180 0 cap-small.sym
{
T 47280 48500 5 10 1 1 270 6 1
refdes=C3
T 47300 47920 5 10 0 0 180 0 1
device=Cap Small
T 47000 48700 5 10 1 1 270 0 1
value=0.1u
T 47700 48400 5 10 0 0 180 0 1
footprint=0402
}
N 47400 48200 47500 48200 4
N 47100 48200 46900 48200 4
C 46500 48400 1 180 0 cap-small.sym
{
T 46080 48500 5 10 1 1 270 6 1
refdes=C2
T 46100 47920 5 10 0 0 180 0 1
device=Cap Small
T 45800 48700 5 10 1 1 270 0 1
value=0.1u
T 46500 48400 5 10 0 0 180 0 1
footprint=0402
}
N 46200 48200 46300 48200 4
N 45900 48200 45700 48200 4
C 44900 47200 1 90 0 connector2-2.sym
{
T 43400 47900 5 10 1 1 180 6 1
refdes=J19
T 44000 48000 5 10 1 1 0 0 1
value=640452-2
T 43650 47500 5 10 0 0 90 0 1
device=CONNECTOR_2
T 43450 47500 5 10 0 0 90 0 1
footprint=JUMPER2
}
C 42000 45300 1 270 0 cap-small.sym
{
T 41900 44880 5 10 1 1 0 6 1
refdes=C1
T 42480 44900 5 10 0 0 270 0 1
device=Cap Small
T 41700 44600 5 10 1 1 0 0 1
value=0.1u
T 42000 45300 5 10 0 0 270 0 1
footprint=0402
}
N 42200 45700 42200 45000 4
N 42200 44700 42200 43900 4
N 42200 43900 44500 43900 4
N 44500 46000 44100 46000 4
N 43700 46000 43700 45700 4
N 44500 45100 43600 45100 4
{
T 43600 44900 5 10 1 1 0 0 1
netname=CLK_IN1
}
N 45400 47100 45400 47200 4
N 45400 47200 44500 47200 4
N 44100 47200 42900 47200 4
N 42900 47200 42900 45700 4
C 45500 43000 1 270 0 output-1.sym
{
T 45800 42900 5 10 0 0 270 0 1
device=OUTPUT
T 45700 41600 5 10 1 1 90 0 1
refdes=CLK0
}
C 46100 43000 1 270 0 output-1.sym
{
T 46400 42900 5 10 0 0 270 0 1
device=OUTPUT
T 46300 41600 5 10 1 1 90 0 1
refdes=CLK1
}
C 46700 43000 1 270 0 output-1.sym
{
T 47000 42900 5 10 0 0 270 0 1
device=OUTPUT
T 46900 41600 5 10 1 1 90 0 1
refdes=CLK2
}
C 47300 43000 1 270 0 output-1.sym
{
T 47600 42900 5 10 0 0 270 0 1
device=OUTPUT
T 47500 41600 5 10 1 1 90 0 1
refdes=CLK3
}
C 48300 44400 1 0 0 output-1.sym
{
T 48400 44700 5 10 0 0 0 0 1
device=OUTPUT
T 49700 44600 5 10 1 1 180 0 1
refdes=CLK4
}
C 48300 45000 1 0 0 output-1.sym
{
T 48400 45300 5 10 0 0 0 0 1
device=OUTPUT
T 49700 45200 5 10 1 1 180 0 1
refdes=CLK5
}
C 56900 50600 1 180 0 coax.sym
{
T 56000 50500 5 10 1 1 180 0 1
refdes=J23
T 56900 50600 5 10 0 0 180 0 1
footprint=SMA_EDGE
T 56900 50800 5 10 1 1 180 0 1
value=142-0711-821
}
C 56300 49300 1 0 0 gnd-1.sym
{
T 56500 48800 5 10 1 1 90 0 1
netname=GND
}
N 54700 50200 54400 50200 4
{
T 53800 50100 5 10 1 1 0 0 1
netname=CLK6
}
C 56800 47000 1 180 0 coax.sym
{
T 55900 46900 5 10 1 1 180 0 1
refdes=J25
T 56800 47000 5 10 0 0 180 0 1
footprint=SMA_EDGE
T 56800 47200 5 10 1 1 180 0 1
value=142-0711-821
}
C 56200 45100 1 0 0 gnd-1.sym
{
T 56400 44600 5 10 1 1 90 0 1
netname=GND
}
N 55900 46600 55200 46600 4
{
T 54300 46500 5 10 1 1 0 0 1
netname=CLK_IN1
}
C 55600 50300 1 180 0 resistor-1.sym
{
T 55300 49900 5 10 0 0 180 0 1
device=RESISTOR
T 55400 50000 5 10 1 1 180 0 1
refdes=R7
T 55000 50000 5 10 1 1 180 0 1
value=36
T 55600 50300 5 10 0 0 90 0 1
footprint=0402
}
N 55600 50200 56000 50200 4
C 55300 46600 1 270 0 resistor-1.sym
{
T 55700 46300 5 10 0 0 270 0 1
device=RESISTOR
T 55600 46400 5 10 1 1 270 0 1
refdes=R9
T 55600 46000 5 10 1 1 270 0 1
value=49.9
T 55300 46600 5 10 0 0 180 0 1
footprint=0402
}
N 55400 45400 55400 45700 4
N 55400 45400 56300 45400 4
N 56300 45400 56300 46100 4
N 56400 49700 56400 49600 4
C 56000 49400 1 180 0 coax.sym
{
T 55100 49300 5 10 1 1 180 0 1
refdes=J24
T 56000 49400 5 10 0 0 180 0 1
footprint=SMA_EDGE
T 56000 49600 5 10 1 1 180 0 1
value=142-0711-821
}
C 55400 48100 1 0 0 gnd-1.sym
{
T 55600 47600 5 10 1 1 90 0 1
netname=GND
}
N 53800 49000 53500 49000 4
{
T 52900 48900 5 10 1 1 0 0 1
netname=CLK7
}
C 54700 49100 1 180 0 resistor-1.sym
{
T 54400 48700 5 10 0 0 180 0 1
device=RESISTOR
T 54500 48800 5 10 1 1 180 0 1
refdes=R8
T 54100 48800 5 10 1 1 180 0 1
value=36
T 54700 49100 5 10 0 0 90 0 1
footprint=0402
}
N 54700 49000 55100 49000 4
N 55500 48500 55500 48400 4
C 52700 50600 1 180 0 coax.sym
{
T 51800 50500 5 10 1 1 180 0 1
refdes=J21
T 52700 50600 5 10 0 0 180 0 1
footprint=SMA_EDGE
T 52700 50800 5 10 1 1 180 0 1
value=142-0711-821
}
C 52100 49300 1 0 0 gnd-1.sym
{
T 52300 48800 5 10 1 1 90 0 1
netname=GND
}
N 50500 50200 50200 50200 4
{
T 49600 50100 5 10 1 1 0 0 1
netname=CLK8
}
C 51400 50300 1 180 0 resistor-1.sym
{
T 51100 49900 5 10 0 0 180 0 1
device=RESISTOR
T 51200 50000 5 10 1 1 180 0 1
refdes=R5
T 50800 50000 5 10 1 1 180 0 1
value=36
T 51400 50300 5 10 0 0 90 0 1
footprint=0402
}
N 51400 50200 51800 50200 4
N 52200 49700 52200 49600 4
C 51700 49400 1 180 0 coax.sym
{
T 50800 49300 5 10 1 1 180 0 1
refdes=J22
T 51700 49400 5 10 0 0 180 0 1
footprint=SMA_EDGE
T 51700 49600 5 10 1 1 180 0 1
value=142-0711-821
}
C 51100 48100 1 0 0 gnd-1.sym
{
T 51300 47600 5 10 1 1 90 0 1
netname=GND
}
N 49500 49000 49200 49000 4
{
T 48600 48900 5 10 1 1 0 0 1
netname=CLK9
}
C 50400 49100 1 180 0 resistor-1.sym
{
T 50100 48700 5 10 0 0 180 0 1
device=RESISTOR
T 50200 48800 5 10 1 1 180 0 1
refdes=R6
T 49800 48800 5 10 1 1 180 0 1
value=36
T 50400 49100 5 10 0 0 90 0 1
footprint=0402
}
N 50400 49000 50800 49000 4
N 51200 48500 51200 48400 4
