Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,18
design__inferred_latch__count,0
design__instance__count,3483
design__instance__area,13402.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,56
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00003835651295958087
power__switching__total,0.000019522292859619483
power__leakage__total,1.858774467677904E-8
power__total,0.000057897392252925783
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.26752575911779014
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.27160377493602617
timing__hold__ws__corner:nom_tt_025C_1v80,0.3761860374129627
timing__setup__ws__corner:nom_tt_025C_1v80,56.78174180452769
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.376186
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,98.031227
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,56
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.27470079766195904
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2788016840751492
timing__hold__ws__corner:nom_ss_100C_1v60,0.9814223045366267
timing__setup__ws__corner:nom_ss_100C_1v60,53.50024574787345
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.981422
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,96.249573
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,56
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2636732018466562
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.26772315677715125
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1450856698070066
timing__setup__ws__corner:nom_ff_n40C_1v95,57.98498556543494
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.145086
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,98.626114
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,56
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26207214917756344
clock__skew__worst_setup,0.2648506766642993
timing__hold__ws,0.14049478644804006
timing__setup__ws,53.412916490465015
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.140495
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,96.240417
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 200.0 550.0
design__core__bbox,5.52 10.88 194.12 538.56
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,110000
design__core__area,99520.4
design__instance__count__stdcell,3483
design__instance__area__stdcell,13402.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.134674
design__instance__utilization__stdcell,0.134674
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,42312412
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,29869.8
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,4
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1647
route__net__special,2
route__drc_errors__iter:1,382
route__wirelength__iter:1,33492
route__drc_errors__iter:2,196
route__wirelength__iter:2,33132
route__drc_errors__iter:3,152
route__wirelength__iter:3,33065
route__drc_errors__iter:4,1
route__wirelength__iter:4,33110
route__drc_errors__iter:5,0
route__wirelength__iter:5,33113
route__drc_errors,0
route__wirelength,33113
route__vias,9922
route__vias__singlecut,9922
route__vias__multicut,0
design__disconnected_pin__count,153
design__critical_disconnected_pin__count,0
route__wirelength__max,437.42
timing__unannotated_net__count__corner:nom_tt_025C_1v80,275
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,275
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,275
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,56
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2656297756938644
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.26842082094555697
timing__hold__ws__corner:min_tt_025C_1v80,0.3697829369596475
timing__setup__ws__corner:min_tt_025C_1v80,56.82197628807801
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.369783
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,98.036118
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,275
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,56
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2722807889555899
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2750797167909802
timing__hold__ws__corner:min_ss_100C_1v60,0.970202390332444
timing__setup__ws__corner:min_ss_100C_1v60,53.57631645531536
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.970202
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,96.255844
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,275
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,56
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.26207214917756344
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2648506766642993
timing__hold__ws__corner:min_ff_n40C_1v95,0.14049478644804006
timing__setup__ws__corner:min_ff_n40C_1v95,58.0113609125323
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.140495
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,98.629677
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,275
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,56
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2706362155427009
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2783219566926411
timing__hold__ws__corner:max_tt_025C_1v80,0.38364434936987624
timing__setup__ws__corner:max_tt_025C_1v80,56.73362740181493
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.383644
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,98.025009
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,275
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,56
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2784242637472537
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2862203610689627
timing__hold__ws__corner:max_ss_100C_1v60,0.9954067851726158
timing__setup__ws__corner:max_ss_100C_1v60,53.412916490465015
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.995407
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,96.240417
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,275
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,56
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2666694995858313
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2742343374449704
timing__hold__ws__corner:max_ff_n40C_1v95,0.15030527248259976
timing__setup__ws__corner:max_ff_n40C_1v95,57.95393484700405
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.150305
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,98.621216
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,275
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,275
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000342415
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000316787
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,9.88688E-7
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000316787
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,9.99999999999999954748111825886258685613938723690807819366455078125E-7
ir__drop__worst,0.0000341999999999999978171107140045847927467548288404941558837890625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
