/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [33:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [40:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [10:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  reg [18:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_9z & celloutsig_1_0z[4]);
  assign celloutsig_0_35z = !(celloutsig_0_1z ? celloutsig_0_16z : celloutsig_0_31z[3]);
  assign celloutsig_0_76z = ~(celloutsig_0_1z | celloutsig_0_35z);
  assign celloutsig_0_8z = ~((celloutsig_0_0z[14] | celloutsig_0_3z[2]) & in_data[67]);
  assign celloutsig_0_40z = ~((celloutsig_0_31z[5] | celloutsig_0_33z) & (celloutsig_0_25z[5] | celloutsig_0_31z[1]));
  assign celloutsig_0_75z = celloutsig_0_40z ^ celloutsig_0_7z[9];
  assign celloutsig_0_5z = ~(celloutsig_0_0z[12] ^ in_data[53]);
  assign celloutsig_0_10z = ~(celloutsig_0_7z[1] ^ celloutsig_0_1z);
  assign celloutsig_0_12z = celloutsig_0_0z[12:0] + { celloutsig_0_0z[14:6], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_25z = celloutsig_0_13z[16:1] + { celloutsig_0_0z[11:7], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_7z[5:1], celloutsig_0_5z } + celloutsig_0_17z[16:11];
  assign celloutsig_0_6z = celloutsig_0_0z[4:1] === celloutsig_0_2z[5:2];
  assign celloutsig_1_11z = { celloutsig_1_1z[18:4], celloutsig_1_2z } === { celloutsig_1_0z[9:5], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_16z = { celloutsig_1_1z[8], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_6z } > { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_2z = celloutsig_1_1z[18:9] <= in_data[123:114];
  assign celloutsig_1_4z = { in_data[136:134], celloutsig_1_2z } && in_data[178:175];
  assign celloutsig_1_7z = celloutsig_1_0z[6:4] && celloutsig_1_5z;
  assign celloutsig_1_10z = celloutsig_1_0z[11:8] && { celloutsig_1_0z[9], celloutsig_1_8z };
  assign celloutsig_0_16z = { celloutsig_0_1z, celloutsig_0_12z } && { celloutsig_0_7z[8:3], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_1_9z = ! { celloutsig_1_5z[2], celloutsig_1_8z };
  assign celloutsig_1_3z = celloutsig_1_0z[7:5] % { 1'h1, celloutsig_1_1z[9], celloutsig_1_2z };
  assign celloutsig_1_15z = celloutsig_1_0z % { 1'h1, celloutsig_1_1z[16:6], celloutsig_1_4z };
  assign celloutsig_0_13z = - { in_data[54:45], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_2z = ~ celloutsig_0_0z[6:0];
  assign celloutsig_0_14z = | in_data[25:8];
  assign celloutsig_0_33z = in_data[19] & in_data[5];
  assign celloutsig_1_14z = | { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, in_data[132:114] };
  assign celloutsig_1_6z = ^ in_data[140:136];
  assign celloutsig_0_4z = { celloutsig_0_2z[6], celloutsig_0_3z } >> { celloutsig_0_2z[4], celloutsig_0_3z };
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_10z } >> { celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_1_19z = in_data[134:129] >> { celloutsig_1_15z[6:2], celloutsig_1_4z };
  assign celloutsig_0_17z = { in_data[33:9], celloutsig_0_0z } >> { in_data[69:39], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_3z = in_data[29:23] <<< in_data[47:41];
  assign celloutsig_1_5z = celloutsig_1_3z <<< in_data[183:181];
  assign celloutsig_0_7z = { celloutsig_0_2z[1:0], celloutsig_0_5z, celloutsig_0_4z } - { celloutsig_0_3z[4:1], celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_1z[8], celloutsig_1_7z, celloutsig_1_9z } - { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_11z = in_data[58:55] - { celloutsig_0_0z[3:2], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_1z = ~((celloutsig_0_0z[7] & in_data[9]) | celloutsig_0_0z[10]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_0z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[19:4];
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 13'h0000;
    else if (clkin_data[64]) celloutsig_1_0z = in_data[160:148];
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 19'h00000;
    else if (clkin_data[32]) celloutsig_1_1z = { in_data[175:170], celloutsig_1_0z };
  always_latch
    if (clkin_data[128]) celloutsig_1_8z = 3'h0;
    else if (clkin_data[64]) celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z };
  assign { out_data[138:128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
