uart_bmpg.v,verilog,xil_defaultlib,../../../../project_2.gen/sources_1/ip/uart1/uart_bmpg.v,
upg.v,verilog,xil_defaultlib,../../../../project_2.gen/sources_1/ip/uart1/upg.v,
uart1.v,verilog,xil_defaultlib,../../../../project_2.gen/sources_1/ip/uart1/sim/uart1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
