{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540714506867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540714506907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 16:15:06 2018 " "Processing started: Sun Oct 28 16:15:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540714506907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540714506907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CLOCK -c CLOCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off CLOCK -c CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540714506916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540714509953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540714509953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-bhv " "Found design unit 1: clock-bhv" {  } { { "CLOCK.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/CLOCK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528146 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "CLOCK.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/CLOCK.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540714528146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour_bcd_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hour_bcd_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour_bcd_count-bhv " "Found design unit 1: hour_bcd_count-bhv" {  } { { "HOUR_BCD_COUNT.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/HOUR_BCD_COUNT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528201 ""} { "Info" "ISGN_ENTITY_NAME" "1 hour_bcd_count " "Found entity 1: hour_bcd_count" {  } { { "HOUR_BCD_COUNT.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/HOUR_BCD_COUNT.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540714528201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute_bcd_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minute_bcd_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minute_bcd_count-bhv " "Found design unit 1: minute_bcd_count-bhv" {  } { { "MINUTE_BCD_COUNT.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/MINUTE_BCD_COUNT.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528250 ""} { "Info" "ISGN_ENTITY_NAME" "1 minute_bcd_count " "Found entity 1: minute_bcd_count" {  } { { "MINUTE_BCD_COUNT.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/MINUTE_BCD_COUNT.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540714528250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_bcd_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file second_bcd_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second_bcd_count-bhv " "Found design unit 1: second_bcd_count-bhv" {  } { { "SECOND_BCD_COUNT.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SECOND_BCD_COUNT.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528299 ""} { "Info" "ISGN_ENTITY_NAME" "1 second_bcd_count " "Found entity 1: second_bcd_count" {  } { { "SECOND_BCD_COUNT.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SECOND_BCD_COUNT.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540714528299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seltime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seltime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seltime-bhv " "Found design unit 1: seltime-bhv" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528350 ""} { "Info" "ISGN_ENTITY_NAME" "1 seltime " "Found entity 1: seltime" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540714528350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dev-bhv " "Found design unit 1: dev-bhv" {  } { { "DEV.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/DEV.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528399 ""} { "Info" "ISGN_ENTITY_NAME" "1 dev " "Found entity 1: dev" {  } { { "DEV.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/DEV.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540714528399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_delay-bhv " "Found design unit 1: key_delay-bhv" {  } { { "KEY_DELAY.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/KEY_DELAY.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528432 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_delay " "Found entity 1: key_delay" {  } { { "KEY_DELAY.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/KEY_DELAY.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540714528432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alert-bhv " "Found design unit 1: alert-bhv" {  } { { "ALERT.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/ALERT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528484 ""} { "Info" "ISGN_ENTITY_NAME" "1 alert " "Found entity 1: alert" {  } { { "ALERT.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/ALERT.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540714528484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540714528484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CLOCK " "Elaborating entity \"CLOCK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540714528987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second_bcd_count second_bcd_count:u1 " "Elaborating entity \"second_bcd_count\" for hierarchy \"second_bcd_count:u1\"" {  } { { "CLOCK.vhd" "u1" { Text "E:/wyj/Files/Quartus Files/clock/CLOCK.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540714529152 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_shi SECOND_BCD_COUNT.vhd(31) " "VHDL Process Statement warning at SECOND_BCD_COUNT.vhd(31): signal \"count_shi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SECOND_BCD_COUNT.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SECOND_BCD_COUNT.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540714529183 "|SECOND_BCD_COUNT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_ge SECOND_BCD_COUNT.vhd(31) " "VHDL Process Statement warning at SECOND_BCD_COUNT.vhd(31): signal \"count_ge\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SECOND_BCD_COUNT.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SECOND_BCD_COUNT.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540714529197 "|SECOND_BCD_COUNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute_bcd_count minute_bcd_count:u2 " "Elaborating entity \"minute_bcd_count\" for hierarchy \"minute_bcd_count:u2\"" {  } { { "CLOCK.vhd" "u2" { Text "E:/wyj/Files/Quartus Files/clock/CLOCK.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540714529211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_bcd_count hour_bcd_count:u3 " "Elaborating entity \"hour_bcd_count\" for hierarchy \"hour_bcd_count:u3\"" {  } { { "CLOCK.vhd" "u3" { Text "E:/wyj/Files/Quartus Files/clock/CLOCK.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540714529252 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_shi HOUR_BCD_COUNT.vhd(31) " "VHDL Process Statement warning at HOUR_BCD_COUNT.vhd(31): signal \"count_shi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HOUR_BCD_COUNT.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/HOUR_BCD_COUNT.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540714529272 "|HOUR_BCD_COUNT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_ge HOUR_BCD_COUNT.vhd(31) " "VHDL Process Statement warning at HOUR_BCD_COUNT.vhd(31): signal \"count_ge\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HOUR_BCD_COUNT.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/HOUR_BCD_COUNT.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540714529272 "|HOUR_BCD_COUNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seltime seltime:u4 " "Elaborating entity \"seltime\" for hierarchy \"seltime:u4\"" {  } { { "CLOCK.vhd" "u4" { Text "E:/wyj/Files/Quartus Files/clock/CLOCK.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540714529296 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scan_count SELTIME.vhd(26) " "VHDL Process Statement warning at SELTIME.vhd(26): signal \"scan_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540714529320 "|CLOCK|seltime:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "second SELTIME.vhd(27) " "VHDL Process Statement warning at SELTIME.vhd(27): signal \"second\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540714529320 "|CLOCK|seltime:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "second SELTIME.vhd(28) " "VHDL Process Statement warning at SELTIME.vhd(28): signal \"second\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540714529320 "|CLOCK|seltime:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minute SELTIME.vhd(29) " "VHDL Process Statement warning at SELTIME.vhd(29): signal \"minute\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540714529320 "|CLOCK|seltime:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minute SELTIME.vhd(30) " "VHDL Process Statement warning at SELTIME.vhd(30): signal \"minute\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540714529329 "|CLOCK|seltime:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour SELTIME.vhd(31) " "VHDL Process Statement warning at SELTIME.vhd(31): signal \"hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540714529329 "|CLOCK|seltime:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour SELTIME.vhd(32) " "VHDL Process Statement warning at SELTIME.vhd(32): signal \"hour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540714529329 "|CLOCK|seltime:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dat SELTIME.vhd(20) " "VHDL Process Statement warning at SELTIME.vhd(20): inferring latch(es) for signal or variable \"dat\", which holds its previous value in one or more paths through the process" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540714529329 "|CLOCK|seltime:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat SELTIME.vhd(38) " "VHDL Process Statement warning at SELTIME.vhd(38): signal \"dat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540714529329 "|CLOCK|seltime:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat\[0\] SELTIME.vhd(20) " "Inferred latch for \"dat\[0\]\" at SELTIME.vhd(20)" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540714529329 "|CLOCK|seltime:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat\[1\] SELTIME.vhd(20) " "Inferred latch for \"dat\[1\]\" at SELTIME.vhd(20)" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540714529329 "|CLOCK|seltime:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat\[2\] SELTIME.vhd(20) " "Inferred latch for \"dat\[2\]\" at SELTIME.vhd(20)" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540714529329 "|CLOCK|seltime:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dat\[3\] SELTIME.vhd(20) " "Inferred latch for \"dat\[3\]\" at SELTIME.vhd(20)" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540714529329 "|CLOCK|seltime:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dev dev:u5 " "Elaborating entity \"dev\" for hierarchy \"dev:u5\"" {  } { { "CLOCK.vhd" "u5" { Text "E:/wyj/Files/Quartus Files/clock/CLOCK.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540714529334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_delay key_delay:u6 " "Elaborating entity \"key_delay\" for hierarchy \"key_delay:u6\"" {  } { { "CLOCK.vhd" "u6" { Text "E:/wyj/Files/Quartus Files/clock/CLOCK.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540714529384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alert alert:u8 " "Elaborating entity \"alert\" for hierarchy \"alert:u8\"" {  } { { "CLOCK.vhd" "u8" { Text "E:/wyj/Files/Quartus Files/clock/CLOCK.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540714529432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seltime:u4\|dat\[0\] " "Latch seltime:u4\|dat\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seltime:u4\|scan_count\[2\] " "Ports D and ENA on the latch are fed by the same signal seltime:u4\|scan_count\[2\]" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540714534618 ""}  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540714534618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seltime:u4\|dat\[1\] " "Latch seltime:u4\|dat\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seltime:u4\|scan_count\[2\] " "Ports D and ENA on the latch are fed by the same signal seltime:u4\|scan_count\[2\]" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540714534618 ""}  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540714534618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seltime:u4\|dat\[2\] " "Latch seltime:u4\|dat\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seltime:u4\|scan_count\[2\] " "Ports D and ENA on the latch are fed by the same signal seltime:u4\|scan_count\[2\]" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540714534627 ""}  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540714534627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seltime:u4\|dat\[3\] " "Latch seltime:u4\|dat\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seltime:u4\|scan_count\[2\] " "Ports D and ENA on the latch are fed by the same signal seltime:u4\|scan_count\[2\]" {  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540714534627 ""}  } { { "SELTIME.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/SELTIME.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540714534627 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segment_seg\[7\] VCC " "Pin \"segment_seg\[7\]\" is stuck at VCC" {  } { { "CLOCK.vhd" "" { Text "E:/wyj/Files/Quartus Files/clock/CLOCK.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540714534809 "|clock|segment_seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540714534809 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540714535250 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540714541015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540714541015 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "254 " "Implemented 254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540714542782 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540714542782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540714542782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540714542782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540714542833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 16:15:42 2018 " "Processing ended: Sun Oct 28 16:15:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540714542833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540714542833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540714542833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540714542833 ""}
