==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
command 'ap_source' returned error code
    while executing
"source C:/HOC_TAP/System_C/Final_report/A_Design_problem/2.ALU_4bit/ALU_4bit/solution1/export.tcl"
    invoked from within
"hls::main C:/HOC_TAP/System_C/Final_report/A_Design_problem/2.ALU_4bit/ALU_4bit/solution1/export.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
