--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.625ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 184.375ns (max period limit - period)
  Period: 15.625ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 
1.28 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 174693 paths analyzed, 12882 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.567ns.
--------------------------------------------------------------------------------
Slack:                  5.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f3_mems_control/new_frame_q (FF)
  Destination:          fifo_manager/data_TO_FIFO_q_33 (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.176ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.718 - 0.817)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f3_mems_control/new_frame_q to fifo_manager/data_TO_FIFO_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y13.AQ       Tcko                  0.525   f3_new_frame
                                                       f3_mems_control/new_frame_q
    SLICE_X16Y41.A2      net (fanout=10)       4.150   f3_new_frame
    SLICE_X16Y41.A       Tilo                  0.254   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_111
                                                       fifo_manager/Mmux_data_TO_FIFO_d59112
    SLICE_X11Y50.A1      net (fanout=2)        2.288   fifo_manager/Mmux_data_TO_FIFO_d5911
    SLICE_X11Y50.A       Tilo                  0.259   fifo_manager/N956
                                                       fifo_manager/Mmux_data_TO_FIFO_d595
    SLICE_X11Y33.A6      net (fanout=1)        1.647   fifo_manager/Mmux_data_TO_FIFO_d594
    SLICE_X11Y33.A       Tilo                  0.259   Mmux_f3_new_frame_FIFO_done11
                                                       fifo_manager/Mmux_data_TO_FIFO_d597_SW0
    SLICE_X11Y33.C2      net (fanout=1)        0.530   fifo_manager/N966
    SLICE_X11Y33.CLK     Tas                   0.264   Mmux_f3_new_frame_FIFO_done11
                                                       fifo_manager/Mmux_data_TO_FIFO_d597
                                                       fifo_manager/data_TO_FIFO_q_33
    -------------------------------------------------  ---------------------------
    Total                                     10.176ns (1.561ns logic, 8.615ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  5.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.246ns (Levels of Logic = 3)
  Clock Path Skew:      0.528ns (1.181 - 0.653)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AMUX    Tshcko                0.535   fifo_manager/serial_tx_TDC/bit_ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X3Y39.A3       net (fanout=15)       1.872   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X3Y39.A        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X10Y28.C6      net (fanout=1)        2.385   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X10Y28.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X11Y31.B2      net (fanout=1)        0.965   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X11Y31.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        2.390   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                     10.246ns (2.634ns logic, 7.612ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  5.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_2 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.723ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.778 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X7Y57.CE       net (fanout=4)        1.086   f4_tdc_control/_n0405_inv
    SLICE_X7Y57.CLK      Tceck                 0.408   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/calib2_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.723ns (2.012ns logic, 7.711ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  5.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.705ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.778 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X7Y57.CE       net (fanout=4)        1.086   f4_tdc_control/_n0405_inv
    SLICE_X7Y57.CLK      Tceck                 0.390   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/calib2_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.705ns (1.994ns logic, 7.711ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  5.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_3 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.697ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.778 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X7Y57.CE       net (fanout=4)        1.086   f4_tdc_control/_n0405_inv
    SLICE_X7Y57.CLK      Tceck                 0.382   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/calib2_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.697ns (1.986ns logic, 7.711ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  5.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.672ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.768 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X9Y55.CE       net (fanout=4)        1.035   f4_tdc_control/_n0405_inv
    SLICE_X9Y55.CLK      Tceck                 0.408   f4_tdc_control/calib2_q[13]
                                                       f4_tdc_control/calib2_q_12
    -------------------------------------------------  ---------------------------
    Total                                      9.672ns (2.012ns logic, 7.660ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  5.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.671ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.768 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X9Y55.CE       net (fanout=4)        1.035   f4_tdc_control/_n0405_inv
    SLICE_X9Y55.CLK      Tceck                 0.407   f4_tdc_control/calib2_q[13]
                                                       f4_tdc_control/calib2_q_14
    -------------------------------------------------  ---------------------------
    Total                                      9.671ns (2.011ns logic, 7.660ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  5.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_0 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.680ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.778 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X7Y57.CE       net (fanout=4)        1.086   f4_tdc_control/_n0405_inv
    SLICE_X7Y57.CLK      Tceck                 0.365   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/calib2_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.680ns (1.969ns logic, 7.711ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  5.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_11 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.669ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.768 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X9Y55.CE       net (fanout=4)        1.035   f4_tdc_control/_n0405_inv
    SLICE_X9Y55.CLK      Tceck                 0.405   f4_tdc_control/calib2_q[13]
                                                       f4_tdc_control/calib2_q_11
    -------------------------------------------------  ---------------------------
    Total                                      9.669ns (2.009ns logic, 7.660ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  5.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_10 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.654ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.768 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X9Y55.CE       net (fanout=4)        1.035   f4_tdc_control/_n0405_inv
    SLICE_X9Y55.CLK      Tceck                 0.390   f4_tdc_control/calib2_q[13]
                                                       f4_tdc_control/calib2_q_10
    -------------------------------------------------  ---------------------------
    Total                                      9.654ns (1.994ns logic, 7.660ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  5.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_5 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.653ns (Levels of Logic = 4)
  Clock Path Skew:      0.029ns (0.769 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X11Y57.CE      net (fanout=4)        1.021   f4_tdc_control/_n0405_inv
    SLICE_X11Y57.CLK     Tceck                 0.403   f4_tdc_control/calib2_q[15]
                                                       f4_tdc_control/calib2_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.653ns (2.007ns logic, 7.646ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  5.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.646ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.768 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X9Y55.CE       net (fanout=4)        1.035   f4_tdc_control/_n0405_inv
    SLICE_X9Y55.CLK      Tceck                 0.382   f4_tdc_control/calib2_q[13]
                                                       f4_tdc_control/calib2_q_13
    -------------------------------------------------  ---------------------------
    Total                                      9.646ns (1.986ns logic, 7.660ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  5.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_9 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.629ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.768 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X9Y55.CE       net (fanout=4)        1.035   f4_tdc_control/_n0405_inv
    SLICE_X9Y55.CLK      Tceck                 0.365   f4_tdc_control/calib2_q[13]
                                                       f4_tdc_control/calib2_q_9
    -------------------------------------------------  ---------------------------
    Total                                      9.629ns (1.969ns logic, 7.660ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  5.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.615ns (Levels of Logic = 4)
  Clock Path Skew:      0.029ns (0.769 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X11Y57.CE      net (fanout=4)        1.021   f4_tdc_control/_n0405_inv
    SLICE_X11Y57.CLK     Tceck                 0.365   f4_tdc_control/calib2_q[15]
                                                       f4_tdc_control/calib2_q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.615ns (1.969ns logic, 7.646ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  5.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.037ns (Levels of Logic = 3)
  Clock Path Skew:      0.528ns (1.181 - 0.653)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.AQ      Tcko                  0.476   fifo_manager/serial_tx_TDC/bit_ctr_q[3]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X3Y39.A5       net (fanout=15)       1.722   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X3Y39.A        Tilo                  0.259   f2_tdc_control/state_q_FSM_FFd4
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X10Y28.C6      net (fanout=1)        2.385   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_12
    SLICE_X10Y28.CMUX    Tilo                  0.403   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X11Y31.B2      net (fanout=1)        0.965   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_5_f7
    SLICE_X11Y31.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        2.390   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                     10.037ns (2.575ns logic, 7.462ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  5.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/time1_q_0 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.544ns (Levels of Logic = 4)
  Clock Path Skew:      0.035ns (0.775 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/time1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X7Y56.B2       net (fanout=6)        0.975   f4_tdc_control/state_q__n0317_inv2
    SLICE_X7Y56.B        Tilo                  0.259   f4_tdc_control/_n0317_inv
                                                       f4_tdc_control/state_q__n0317_inv4
    SLICE_X6Y55.CE       net (fanout=4)        0.586   f4_tdc_control/_n0317_inv
    SLICE_X6Y55.CLK      Tceck                 0.314   f4_tdc_control/time1_q[3]
                                                       f4_tdc_control/time1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.544ns (1.942ns logic, 7.602ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  5.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/time1_q_3 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.521ns (Levels of Logic = 4)
  Clock Path Skew:      0.035ns (0.775 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/time1_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X7Y56.B2       net (fanout=6)        0.975   f4_tdc_control/state_q__n0317_inv2
    SLICE_X7Y56.B        Tilo                  0.259   f4_tdc_control/_n0317_inv
                                                       f4_tdc_control/state_q__n0317_inv4
    SLICE_X6Y55.CE       net (fanout=4)        0.586   f4_tdc_control/_n0317_inv
    SLICE_X6Y55.CLK      Tceck                 0.291   f4_tdc_control/time1_q[3]
                                                       f4_tdc_control/time1_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.521ns (1.919ns logic, 7.602ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  5.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/time1_q_2 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.519ns (Levels of Logic = 4)
  Clock Path Skew:      0.035ns (0.775 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/time1_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X7Y56.B2       net (fanout=6)        0.975   f4_tdc_control/state_q__n0317_inv2
    SLICE_X7Y56.B        Tilo                  0.259   f4_tdc_control/_n0317_inv
                                                       f4_tdc_control/state_q__n0317_inv4
    SLICE_X6Y55.CE       net (fanout=4)        0.586   f4_tdc_control/_n0317_inv
    SLICE_X6Y55.CLK      Tceck                 0.289   f4_tdc_control/time1_q[3]
                                                       f4_tdc_control/time1_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.519ns (1.917ns logic, 7.602ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  5.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/time1_q_1 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.501ns (Levels of Logic = 4)
  Clock Path Skew:      0.035ns (0.775 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/time1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X7Y56.B2       net (fanout=6)        0.975   f4_tdc_control/state_q__n0317_inv2
    SLICE_X7Y56.B        Tilo                  0.259   f4_tdc_control/_n0317_inv
                                                       f4_tdc_control/state_q__n0317_inv4
    SLICE_X6Y55.CE       net (fanout=4)        0.586   f4_tdc_control/_n0317_inv
    SLICE_X6Y55.CLK      Tceck                 0.271   f4_tdc_control/time1_q[3]
                                                       f4_tdc_control/time1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.501ns (1.899ns logic, 7.602ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  5.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/time1_q_4 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.486ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.778 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/time1_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X7Y56.B2       net (fanout=6)        0.975   f4_tdc_control/state_q__n0317_inv2
    SLICE_X7Y56.B        Tilo                  0.259   f4_tdc_control/_n0317_inv
                                                       f4_tdc_control/state_q__n0317_inv4
    SLICE_X6Y57.CE       net (fanout=4)        0.528   f4_tdc_control/_n0317_inv
    SLICE_X6Y57.CLK      Tceck                 0.314   f4_tdc_control/time1_q[7]
                                                       f4_tdc_control/time1_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.486ns (1.942ns logic, 7.544ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  5.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/time1_q_7 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.463ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.778 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/time1_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X7Y56.B2       net (fanout=6)        0.975   f4_tdc_control/state_q__n0317_inv2
    SLICE_X7Y56.B        Tilo                  0.259   f4_tdc_control/_n0317_inv
                                                       f4_tdc_control/state_q__n0317_inv4
    SLICE_X6Y57.CE       net (fanout=4)        0.528   f4_tdc_control/_n0317_inv
    SLICE_X6Y57.CLK      Tceck                 0.291   f4_tdc_control/time1_q[7]
                                                       f4_tdc_control/time1_q_7
    -------------------------------------------------  ---------------------------
    Total                                      9.463ns (1.919ns logic, 7.544ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  5.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/time1_q_6 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.461ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.778 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/time1_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X7Y56.B2       net (fanout=6)        0.975   f4_tdc_control/state_q__n0317_inv2
    SLICE_X7Y56.B        Tilo                  0.259   f4_tdc_control/_n0317_inv
                                                       f4_tdc_control/state_q__n0317_inv4
    SLICE_X6Y57.CE       net (fanout=4)        0.528   f4_tdc_control/_n0317_inv
    SLICE_X6Y57.CLK      Tceck                 0.289   f4_tdc_control/time1_q[7]
                                                       f4_tdc_control/time1_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.461ns (1.917ns logic, 7.544ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  5.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/time1_q_5 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.443ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.778 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/time1_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X7Y56.B2       net (fanout=6)        0.975   f4_tdc_control/state_q__n0317_inv2
    SLICE_X7Y56.B        Tilo                  0.259   f4_tdc_control/_n0317_inv
                                                       f4_tdc_control/state_q__n0317_inv4
    SLICE_X6Y57.CE       net (fanout=4)        0.528   f4_tdc_control/_n0317_inv
    SLICE_X6Y57.CLK      Tceck                 0.271   f4_tdc_control/time1_q[7]
                                                       f4_tdc_control/time1_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.443ns (1.899ns logic, 7.544ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  5.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_7 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.434ns (Levels of Logic = 4)
  Clock Path Skew:      0.030ns (0.770 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X9Y57.CE       net (fanout=4)        0.797   f4_tdc_control/_n0405_inv
    SLICE_X9Y57.CLK      Tceck                 0.408   f4_tdc_control/calib2_q[8]
                                                       f4_tdc_control/calib2_q_7
    -------------------------------------------------  ---------------------------
    Total                                      9.434ns (2.012ns logic, 7.422ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  5.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/time1_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.433ns (Levels of Logic = 4)
  Clock Path Skew:      0.035ns (0.775 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/time1_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X7Y56.B2       net (fanout=6)        0.975   f4_tdc_control/state_q__n0317_inv2
    SLICE_X7Y56.B        Tilo                  0.259   f4_tdc_control/_n0317_inv
                                                       f4_tdc_control/state_q__n0317_inv4
    SLICE_X7Y55.CE       net (fanout=4)        0.381   f4_tdc_control/_n0317_inv
    SLICE_X7Y55.CLK      Tceck                 0.408   f4_tdc_control/time1_q[15]
                                                       f4_tdc_control/time1_q_14
    -------------------------------------------------  ---------------------------
    Total                                      9.433ns (2.036ns logic, 7.397ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  5.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_2 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.431ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.778 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.B5       net (fanout=123)      4.190   mode[1]
    SLICE_X0Y60.COUT     Topcyb                0.483   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<1>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X7Y57.CE       net (fanout=4)        1.086   f4_tdc_control/_n0405_inv
    SLICE_X7Y57.CLK      Tceck                 0.408   f4_tdc_control/calib2_q[3]
                                                       f4_tdc_control/calib2_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.431ns (2.021ns logic, 7.410ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  5.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_6 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.416ns (Levels of Logic = 4)
  Clock Path Skew:      0.030ns (0.770 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X9Y57.CE       net (fanout=4)        0.797   f4_tdc_control/_n0405_inv
    SLICE_X9Y57.CLK      Tceck                 0.390   f4_tdc_control/calib2_q[8]
                                                       f4_tdc_control/calib2_q_6
    -------------------------------------------------  ---------------------------
    Total                                      9.416ns (1.994ns logic, 7.422ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  5.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib1_q_0 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.421ns (Levels of Logic = 4)
  Clock Path Skew:      0.040ns (0.780 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib1_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X9Y56.B5       net (fanout=6)        0.760   f4_tdc_control/state_q__n0317_inv2
    SLICE_X9Y56.B        Tilo                  0.259   f4_tdc_control/calib1_q[14]
                                                       f4_tdc_control/state_q__n0361_inv1
    SLICE_X6Y58.CE       net (fanout=4)        0.678   f4_tdc_control/_n0361_inv
    SLICE_X6Y58.CLK      Tceck                 0.314   f4_tdc_control/calib1_q[3]
                                                       f4_tdc_control/calib1_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.421ns (1.942ns logic, 7.479ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  5.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/time1_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.415ns (Levels of Logic = 4)
  Clock Path Skew:      0.035ns (0.775 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/time1_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X7Y56.B2       net (fanout=6)        0.975   f4_tdc_control/state_q__n0317_inv2
    SLICE_X7Y56.B        Tilo                  0.259   f4_tdc_control/_n0317_inv
                                                       f4_tdc_control/state_q__n0317_inv4
    SLICE_X7Y55.CE       net (fanout=4)        0.381   f4_tdc_control/_n0317_inv
    SLICE_X7Y55.CLK      Tceck                 0.390   f4_tdc_control/time1_q[15]
                                                       f4_tdc_control/time1_q_13
    -------------------------------------------------  ---------------------------
    Total                                      9.415ns (2.018ns logic, 7.397ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  5.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_control/mode_q_1 (FF)
  Destination:          f4_tdc_control/calib2_q_8 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.408ns (Levels of Logic = 4)
  Clock Path Skew:      0.030ns (0.770 - 0.740)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_control/mode_q_1 to f4_tdc_control/calib2_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.BQ       Tcko                  0.430   mode[1]
                                                       main_control/mode_q_1
    SLICE_X0Y60.A2       net (fanout=123)      4.491   mode[1]
    SLICE_X0Y60.COUT     Topcya                0.474   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_lut<0>
                                                       f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy<3>
    SLICE_X0Y61.CIN      net (fanout=1)        0.003   f4_tdc_control/Mcompar_CS_countr_q[15]_mode[1]_equal_25_o_cy[3]
    SLICE_X0Y61.AMUX     Tcina                 0.230   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o_l1
                                                       f4_tdc_control/state_q_FSM_FFd13-In25_cy
    SLICE_X6Y59.B4       net (fanout=19)       1.547   f4_tdc_control/CS_countr_q[15]_mode[1]_equal_25_o
    SLICE_X6Y59.B        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0317_inv21
    SLICE_X6Y59.D1       net (fanout=6)        0.584   f4_tdc_control/state_q__n0317_inv2
    SLICE_X6Y59.D        Tilo                  0.235   f4_tdc_control/_n0405_inv
                                                       f4_tdc_control/state_q__n0405_inv1
    SLICE_X9Y57.CE       net (fanout=4)        0.797   f4_tdc_control/_n0405_inv
    SLICE_X9Y57.CLK      Tceck                 0.382   f4_tdc_control/calib2_q[8]
                                                       f4_tdc_control/calib2_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.408ns (1.986ns logic, 7.422ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 1.28 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y9.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y9.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y11.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y10.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y8.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y13.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y14.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y16.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y17.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y19.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y16.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y14.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y11.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y13.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y10.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y15.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y8.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y12.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y18.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y12.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: mems_rom/ROM_COMBO_mode3_14deg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.959ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: new_clk/clkout1_buf/I0
  Logical resource: new_clk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_9/CLK0
  Logical resource: f5_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X1Y61.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_10/CLK0
  Logical resource: f6_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y62.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: start_signal_q/CLK0
  Logical resource: f1_tdc_control/start_signal_q/CK0
  Location pin: OLOGIC_X12Y24.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: CS_q/CLK0
  Logical resource: f1_tdc_spi_master/CS_q/CK0
  Location pin: OLOGIC_X12Y25.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: CS_q_0/CLK0
  Logical resource: f2_tdc_spi_master/CS_q/CK0
  Location pin: OLOGIC_X0Y7.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: start_signal_q_0/CLK0
  Logical resource: f2_tdc_control/start_signal_q/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: CS_q_1/CLK0
  Logical resource: f3_tdc_spi_master/CS_q/CK0
  Location pin: OLOGIC_X0Y30.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q/CLK0
  Logical resource: f1_tdc_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X12Y22.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|     13.526ns|            0|            0|            0|       174693|
| TS_new_clk_clkfx              |     15.625ns|     10.567ns|          N/A|            0|            0|       174693|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.567|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 174693 paths, 0 nets, and 19170 connections

Design statistics:
   Minimum period:  10.567ns{1}   (Maximum frequency:  94.634MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar 18 17:16:32 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 461 MB



