strict digraph "" {
	node [label="\N"];
	"400:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88e956ded0>",
		fillcolor=firebrick,
		label="400:NS
cnt <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88e956ded0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_394:AL"	 [def_var="['cnt']",
		label="Leaf_394:AL"];
	"400:NS" -> "Leaf_394:AL"	 [cond="[]",
		lineno=None];
	"402:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f88e956db50>",
		fillcolor=springgreen,
		label="402:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"403:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88e956dc10>",
		fillcolor=firebrick,
		label="403:NS
cnt <= cnt + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88e956dc10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"402:IF" -> "403:NS"	 [cond="['s1_wb_cyc_o', 's2_wb_cyc_o']",
		label="(s1_wb_cyc_o | s2_wb_cyc_o)",
		lineno=402];
	"394:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f88e9657490>",
		clk_sens=True,
		fillcolor=gold,
		label="394:AL",
		sens="['wb_clk_i', 'wb_rst_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['s1_wb_ack_i', 's2_wb_err_i', 's1_wb_cyc_o', 'wb_rst_i', 's2_wb_cyc_o', 's2_wb_ack_i', 'cnt', 's1_wb_err_i']"];
	"395:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f88e9657450>",
		fillcolor=turquoise,
		label="395:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"394:AL" -> "395:BL"	 [cond="[]",
		lineno=None];
	"403:NS" -> "Leaf_394:AL"	 [cond="[]",
		lineno=None];
	"397:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88e96572d0>",
		fillcolor=firebrick,
		label="397:NS
cnt <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f88e96572d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"397:NS" -> "Leaf_394:AL"	 [cond="[]",
		lineno=None];
	"396:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f88e9657090>",
		fillcolor=springgreen,
		label="396:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"395:BL" -> "396:IF"	 [cond="[]",
		lineno=None];
	"399:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f88e96570d0>",
		fillcolor=springgreen,
		label="399:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"399:IF" -> "400:NS"	 [cond="['s1_wb_ack_i', 's1_wb_err_i', 's2_wb_ack_i', 's2_wb_err_i']",
		label="(s1_wb_ack_i | s1_wb_err_i | s2_wb_ack_i | s2_wb_err_i)",
		lineno=399];
	"399:IF" -> "402:IF"	 [cond="['s1_wb_ack_i', 's1_wb_err_i', 's2_wb_ack_i', 's2_wb_err_i']",
		label="!((s1_wb_ack_i | s1_wb_err_i | s2_wb_ack_i | s2_wb_err_i))",
		lineno=399];
	"396:IF" -> "397:NS"	 [cond="['wb_rst_i']",
		label=wb_rst_i,
		lineno=396];
	"396:IF" -> "399:IF"	 [cond="['wb_rst_i']",
		label="!(wb_rst_i)",
		lineno=396];
}
