// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ==============================================================


`timescale 1 ns / 1 ps

module lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0(a, b, s);

input [32 - 1 : 0] a;
input [32 - 1 : 0] b;
output [32 - 1 : 0] s;

assign s = a + b;

endmodule

`timescale 1 ns / 1 ps
module lloyds_kernel_top_add_32ns_32ns_32_1(
    din0,
    din1,
    dout);

parameter ID = 32'd1;
parameter NUM_STAGE = 32'd1;
parameter din0_WIDTH = 32'd1;
parameter din1_WIDTH = 32'd1;
parameter dout_WIDTH = 32'd1;
input[din0_WIDTH - 1:0] din0;
input[din1_WIDTH - 1:0] din1;
output[dout_WIDTH - 1:0] dout;




lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0 lloyds_kernel_top_add_32ns_32ns_32_1_AddSubnS_0_U(
    .a( din0 ),
    .b( din1 ),
    .s( dout ));

endmodule

