Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Sep 18 15:24:00 2025
| Host         : eecs-digital-40 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_drc -file spi_max_wrapper_drc_routed.rpt -pb spi_max_wrapper_drc_routed.pb -rpx spi_max_wrapper_drc_routed.rpx
| Design       : spi_max_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 1
+----------+----------+-------------------+--------+
| Rule     | Severity | Description       | Checks |
+----------+----------+-------------------+--------+
| PDRC-153 | Warning  | Gated clock check | 1      |
+----------+----------+-------------------+--------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/G0 is a gated clock net sourced by a combinational pin spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L3_2/O, cell spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0]/L3_2 (in spi_max_i/spi_tx_w_0/inst/mspi/state_reg[0] macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


