Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,27
design__inferred_latch__count,0
design__instance__count,4578
design__instance__area,36398.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,42
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0012425065506249666
power__switching__total,0.0006616154569201171
power__leakage__total,4.1118614291235644E-8
power__total,0.0019041631603613496
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.29477607300560366
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2958574857733242
timing__hold__ws__corner:nom_tt_025C_1v80,0.3044214966273089
timing__setup__ws__corner:nom_tt_025C_1v80,28.126195502064515
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.304421
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,34.803871
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,14
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,42
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3186121179292253
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.319389385090748
timing__hold__ws__corner:nom_ss_100C_1v60,0.8285391496290911
timing__setup__ws__corner:nom_ss_100C_1v60,24.95128085878862
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.828539
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,29.615303
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,42
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2833992842836047
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.28446143468130325
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11154394390531396
timing__setup__ws__corner:nom_ff_n40C_1v95,29.493791355114947
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111544
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,36.595589
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,14
design__max_fanout_violation__count,42
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2805956935113791
clock__skew__worst_setup,0.28158079442898953
timing__hold__ws,0.10899720323709956
timing__setup__ws,24.818849899952248
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108997
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,29.532501
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,4578
design__instance__area__stdcell,36398.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.501604
design__instance__utilization__stdcell,0.501604
design__instance__count__class:buffer,14
design__instance__count__class:inverter,130
design__instance__count__class:sequential_cell,628
design__instance__count__class:multi_input_combinational_cell,2158
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,4604
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,69583.7
design__violations,0
design__instance__count__class:timing_repair_buffer,502
design__instance__count__class:clock_buffer,59
design__instance__count__class:clock_inverter,42
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,362
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,8
design__instance__count__class:antenna_cell,8
route__net,3505
route__net__special,2
route__drc_errors__iter:1,1750
route__wirelength__iter:1,80177
route__drc_errors__iter:2,794
route__wirelength__iter:2,79405
route__drc_errors__iter:3,730
route__wirelength__iter:3,79198
route__drc_errors__iter:4,155
route__wirelength__iter:4,79120
route__drc_errors__iter:5,15
route__wirelength__iter:5,79087
route__drc_errors__iter:6,0
route__wirelength__iter:6,79084
route__drc_errors,0
route__wirelength,79084
route__vias,24537
route__vias__singlecut,24537
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,462.98
timing__unannotated_net__count__corner:nom_tt_025C_1v80,74
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,74
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,74
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,42
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.29074729557990225
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2916477975006436
timing__hold__ws__corner:min_tt_025C_1v80,0.3009079737219084
timing__setup__ws__corner:min_tt_025C_1v80,28.198285393716738
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.300908
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,34.870728
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,74
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,14
design__max_fanout_violation__count__corner:min_ss_100C_1v60,42
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3127091729626491
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.31310718792823383
timing__hold__ws__corner:min_ss_100C_1v60,0.8180463205042988
timing__setup__ws__corner:min_ss_100C_1v60,25.079020459079455
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.818046
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,29.717957
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,74
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,42
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2805956935113791
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.28158079442898953
timing__hold__ws__corner:min_ff_n40C_1v95,0.10899720323709956
timing__setup__ws__corner:min_ff_n40C_1v95,29.54250439009952
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108997
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,36.640942
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,74
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,42
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2998885946674432
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3005562273021835
timing__hold__ws__corner:max_tt_025C_1v80,0.3069640184479104
timing__setup__ws__corner:max_tt_025C_1v80,28.050069727559034
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.306964
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,34.747406
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,74
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,14
design__max_fanout_violation__count__corner:max_ss_100C_1v60,42
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3255932005055068
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.32632139580795316
timing__hold__ws__corner:max_ss_100C_1v60,0.8360532502945699
timing__setup__ws__corner:max_ss_100C_1v60,24.818849899952248
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.836053
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,29.532501
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,74
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,42
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2882635600701172
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2887998533173298
timing__hold__ws__corner:max_ff_n40C_1v95,0.11316398138866478
timing__setup__ws__corner:max_ff_n40C_1v95,29.441832916093006
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113164
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,36.556290
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,74
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,74
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79987
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000128665
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000146042
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000788547
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000146042
design_powergrid__voltage__worst,0.000146042
design_powergrid__voltage__worst__net:VPWR,1.79987
design_powergrid__drop__worst,0.000146042
design_powergrid__drop__worst__net:VPWR,0.000128665
design_powergrid__voltage__worst__net:VGND,0.000146042
design_powergrid__drop__worst__net:VGND,0.000146042
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000007259999999999999946756999713581848254762007854878902435302734375
ir__drop__worst,0.00012899999999999999140964934696285126847214996814727783203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
