Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[11:00:07.206153] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Sun Aug 11 11:00:07 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     5599
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[11:00:07.350875] Periodic Lic check successful
[11:00:07.350912] Feature usage summary:
[11:00:07.350914] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (15 seconds elapsed).

WARNING: This version of the tool is 687 days old.
@genus:root: 1> source ../scripts/genus_sorter.tcl
Sourcing '../scripts/genus_sorter.tcl' (Sun Aug 11 11:00:42 UTC 2024)...
#@ Begin verbose source ../scripts/genus_sorter.tcl
@file(genus_sorter.tcl) 2: set debug_file "debug.txt"
@file(genus_sorter.tcl) 3: set design(TOPLEVEL) "proj_sorter" 
@file(genus_sorter.tcl) 4: set runtype "synthesis"
@file(genus_sorter.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_sorter.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_sorter.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_sorter.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 11/08/2024 11:00
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log98 and the command file is genus.cmd98
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_sorter.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_sorter.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_sorter.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_sorter.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_sorter.tcl) 34: set df [open $debug_file a]
@file(genus_sorter.tcl) 35: puts $df "\n******************************************"
@file(genus_sorter.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_sorter.tcl) 37: puts $df "******************************************"
@file(genus_sorter.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_sorter.tcl) 44: close $df
@file(genus_sorter.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_sorter.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_sorter.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_sorter.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 11:00
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_sorter.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_sorter.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_sorter.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 11/08/2024 11:00
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_sorter.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_sorter.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_sorter.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_sorter.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_sorter.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'
@file(genus_sorter.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 11:00
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_sorter.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_sorter.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_sorter' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_sorter' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'new_position_long' [6] doesn't match the width of right hand side [32] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 54.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '!=' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 77.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-738'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-739'.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][index]' in module 'proj_sorter' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'smallest_idx_next[0][signature]' in module 'proj_sorter' modeled as latch instead of wire in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][index]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
        : Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI) to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI) or 'set_db hdl_latch_keep_feedback true'(CUI) to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.
Info    : Latch inferred. Check and revisit your RTL if this is not the intended behavior. [CDFG2G-616]
        : Latch inferred for variable 'smallest_idx_next[0][signature]' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv' on line 20, column 63.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_sorter'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_sorter, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_sorter, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         2.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_sorter.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 11/08/2024 11:01
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_sorter'

No empty modules in design 'proj_sorter'

  Done Checking the design.
@file(genus_sorter.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_sorter.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_sorter.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_sorter' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_elaboartion/proj_sorter...
%# Begin write_design (08/11 11:01:09, mem=4921.57M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_elaboartion/proj_sorter.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:03).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_elaboartion/proj_sorter.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_elaboartion/proj_sorter.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_elaboartion/proj_sorter.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_sorter' (command execution time mm:ss cpu = 00:01, real = 00:05).
.
%# End write_design (08/11 11:01:14, total cpu=08:00:01, real=08:00:05, peak res=823.90M, current mem=4930.57M)
@file(genus_sorter.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_sorter.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.02)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.02)
 "create_clock"             - successful      1 , failed      0 (runtime  0.03)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.02)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.03)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.01)
read_sdc completed in 00:00:01 (hh:mm:ss)
@file(genus_sorter.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:01:15 am
  Module:                 proj_sorter
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

{pin:proj_sorter/smallest_idx_next_reg[0][index][0]/ena} {pin:proj_sorter/smallest_idx_curr_reg[0][signature][20]/q} {Disabled timing*}
{pin:proj_sorter/smallest_idx_next_reg[0][index][10]/ena} {pin:proj_sorter/smallest_idx_curr_reg[0][signature][20]/q} {Disabled timing*}
{pin:proj_sorter/smallest_idx_next_reg[0][index][11]/ena} {pin:proj_sorter/smallest_idx_curr_reg[0][signature][20]/q} {Disabled timing*}
  ... 44 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    47
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         47

@file(genus_sorter.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_sorter.tcl) 134: enics_default_cost_groups
@file(genus_sorter.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_sorter.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_sorter': 'lp_clock_gating_min_flops' = 8
@file(genus_sorter.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_sorter': 'lp_clock_gating_style' = latch
@file(genus_sorter.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 11:01
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_sorter.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_sorter.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_sorter.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_sorter.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 11:01
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.391s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |       391.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_sorter' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:01:24 (Aug11) |  847.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.419s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |       419.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.388s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |       388.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 66, runtime: 0.039s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.007s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'add_40_35_I2', 'mux_39_107'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
          Accepted constant-data mux optimization in module proj_sorter for instance(s): add_40_35_I2
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'add_40_35_I3', 'mux_39_111'.
          Accepted constant-data mux optimization in module proj_sorter for instance(s): add_40_35_I3
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'add_40_35_I4', 'mux_39_115'.
          Accepted constant-data mux optimization in module proj_sorter for instance(s): add_40_35_I4
Completed constant-data mux optimization (accepts: 3, rejects: 1, runtime: 0.167s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.058s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.008s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.007s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.008s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.007s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed clip mux common data inputs (accepts: 3, rejects: 0, runtime: 0.005s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_sorter, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |      66 |        39.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         1.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         2.00 | 
| hlo_mux_consolidation     |       0 |       0 |         7.00 | 
| hlo_constant_mux_opt      |       3 |       1 |       167.00 | 
| hlo_inequality_transform  |       0 |       0 |        58.00 | 
| hlo_reconv_opt            |       0 |       0 |         1.00 | 
| hlo_restructure           |       0 |       0 |         8.00 | 
| hlo_common_select_muxopto |       0 |       1 |         7.00 | 
| hlo_identity_transform    |       0 |       0 |         8.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         7.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         1.00 | 
| hlo_clip_mux_input        |       3 |       0 |         5.00 | 
| hlo_clip                  |       0 |       0 |         1.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 1
cmo_mux_1312 
SOP DEBUG : Module= proj_sorter, Cluster= g1311, ctl= 1, Non-ctl= 1
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster g1311.
              Info: total 158 bmuxes found, 158 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'proj_sorter':
          live_trim(4) sop(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_sorter'.
    MaxCSA: Not creating MaxCSA config for CDN_DP_region_0_0, number of outputs (1509) exceeds limit (1000)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
      Timing add_unsigned_carry...
        Done timing add_unsigned_carry.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_unsigned...
        Done timing add_unsigned.
      Timing csa_tree_13...
        Done timing csa_tree_13.
      Timing add_unsigned_21...
        Done timing add_unsigned_21.
      Timing csa_tree_23...
        Done timing csa_tree_23.
      Timing add_unsigned_32...
        Done timing add_unsigned_32.
      Timing csa_tree_298...
        Done timing csa_tree_298.
      Timing add_unsigned_carry_305...
        Done timing add_unsigned_carry_305.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c1' to a form more suitable for further optimization.
      Timing lt_unsigned_31_rtlopto_model_392...
        Done timing lt_unsigned_31_rtlopto_model_392.
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_400...
        Done timing increment_unsigned_400.
      Timing increment_unsigned_402...
        Done timing increment_unsigned_402.
      Timing increment_unsigned_404...
        Done timing increment_unsigned_404.
      Timing increment_unsigned_467...
        Done timing increment_unsigned_467.
      Timing increment_unsigned_400_468...
        Done timing increment_unsigned_400_468.
      Timing increment_unsigned_402_469...
        Done timing increment_unsigned_402_469.
      Timing increment_unsigned_404_470...
        Done timing increment_unsigned_404_470.
      Timing lt_unsigned_31_rtlopto_model_471...
        Done timing lt_unsigned_31_rtlopto_model_471.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c3' to a form more suitable for further optimization.
      Timing lt_unsigned_31_rtlopto_model_863...
        Done timing lt_unsigned_31_rtlopto_model_863.
      Timing increment_unsigned_943...
        Done timing increment_unsigned_943.
      Timing increment_unsigned_400_944...
        Done timing increment_unsigned_400_944.
      Timing increment_unsigned_402_945...
        Done timing increment_unsigned_402_945.
      Timing increment_unsigned_404_946...
        Done timing increment_unsigned_404_946.
      Timing lt_unsigned_31_rtlopto_model_947...
        Done timing lt_unsigned_31_rtlopto_model_947.
      Timing increment_unsigned_1017...
        Done timing increment_unsigned_1017.
      Timing increment_unsigned_400_1018...
        Done timing increment_unsigned_400_1018.
      Timing increment_unsigned_402_1019...
        Done timing increment_unsigned_402_1019.
      Timing increment_unsigned_404_1020...
        Done timing increment_unsigned_404_1020.
      Timing lt_unsigned_31_rtlopto_model_1021...
        Done timing lt_unsigned_31_rtlopto_model_1021.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c6' to a form more suitable for further optimization.
      Timing lt_unsigned_31_rtlopto_model_1413...
        Done timing lt_unsigned_31_rtlopto_model_1413.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_sorter: area: 198866507994 ,dp = 63 mux = 157 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_sorter: area: 195161649102 ,dp = 90 mux = 157 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_sorter: area: 179505884628 ,dp = 63 mux = 157 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_sorter: area: 195161649102 ,dp = 90 mux = 157 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c4 in proj_sorter: area: 179505884628 ,dp = 63 mux = 157 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_sorter: area: 179505884628 ,dp = 63 mux = 157 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_sorter: area: 195161649102 ,dp = 90 mux = 157 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c5 in proj_sorter: area: 179505884628 ,dp = 63 mux = 157 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 179505884628.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     198866507994       195161649102       179505884628       195161649102       179505884628       179505884628       195161649102  
##>            WNS         +1444.70           +1480.50           +1480.50           +1480.50           +1480.50           +1480.50           +1480.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  0                  1                  0                  0                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  3                  2                  3                  2                  2                  4  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           198866507994 (      )     1444.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START           198866507994 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           198866507994 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198866507994 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           198866507994 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198866507994 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>                                  END           198866507994 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START           198866507994 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START           198866507994 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198866507994 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>                                  END           198866507994 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           198866507994 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198030179088 ( -0.42)     1444.70 (   +0.00)             0 (       0)           0  
##>                                  END           198030179088 ( -0.42)     1444.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>                                  END           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START           198030179088 ( +0.00)     1444.70 (   +0.00)             0 (       0)              
##>                                  END           179505884628 ( -9.35)     1480.50 (  +35.80)             0 (       0)           0  
##>group_csa_final_adder_dp        START           179505884628 ( +0.00)     1480.50 (   +0.00)             0 (       0)              
##>                                  END           179505884628 ( +0.00)     1480.50 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START           179505884628 ( +0.00)     1480.50 (   +0.00)             0 (       0)              
##>                                  END           179505884628 ( +0.00)     1480.50 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           179505884628 ( +0.00)     1480.50 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           179505884628 ( +0.00)     1480.50 (   +0.00)             0 (       0)              
##>                                  END           179505884628 ( +0.00)     1480.50 (   +0.00)             0 (       0)           0  
##>                                  END           179505884628 ( +0.00)     1480.50 (   +0.00)             0 (       0)           0  
##>create_score                    START           179505884628 ( +0.00)     1480.50 (   +0.00)             0 (       0)              
##>                                  END           179505884628 ( +0.00)     1480.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_0_0_c5'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_sorter'.
      Removing temporary intermediate hierarchies under proj_sorter
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_sorter, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_sorter, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.408s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         1.00 | 
| hlo_mux_reorder     |       0 |       0 |       408.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_sorter'.
              Post blast muxes in design 'proj_sorter'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_sorter, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.579s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       579.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                  Message Text                   |
--------------------------------------------------------------------------------
| CDFG-372   |Info    |    1 |Bitwidth mismatch in assignment.                 |
|            |        |      |Review and make sure the mismatch is             |
|            |        |      | unintentional. Genus can possibly issue         |
|            |        |      | bitwidth mismatch warning for explicit          |
|            |        |      | assignments present in RTL as-well-as for       |
|            |        |      | implicit assignments inferred by the tool. For  |
|            |        |      | example, in case of enum declaration without    |
|            |        |      | value, the tool will implicitly assign value to |
|            |        |      | the enum variables. It also issues the warning  |
|            |        |      | for any bitwidth mismatch that appears in this  |
|            |        |      | implicit assignment.                            |
| CDFG-738   |Info    |   31 |Common subexpression eliminated.                 |
| CDFG-739   |Info    |   31 |Common subexpression kept.                       |
| CDFG-818   |Warning |    1 |Using default parameter value for module         |
|            |        |      | elaboration.                                    |
| CDFG2G-615 |Warning |    2 |Generated logic differs from the expected logic. |
|            |        |      |The logic generated for an always_comb,          |
|            |        |      | always_latch or always_ff process may not match |
|            |        |      | the behavior specified in the input HDL.        |
| CDFG2G-616 |Info    |    2 |Latch inferred. Check and revisit your RTL if    |
|            |        |      | this is not the intended behavior.              |
|            |        |      |Use the attributes 'set_attribute                |
|            |        |      | hdl_error_on_latch true'(LUI)                   |
|            |        |      | or 'set_db hdl_error_on_latch true' (CUI)       |
|            |        |      | to issue an error when a latch is inferred. Use |
|            |        |      | the attributes 'set_attributes                  |
|            |        |      | hdl_latch_keep_feedback true'(LUI)              |
|            |        |      | or 'set_db hdl_latch_keep_feedback true'(CUI)   |
|            |        |      | to infer combinational logic rather than a      |
|            |        |      | latch in case a variable is explicitly assigned |
|            |        |      | to itself.                                      |
| DPOPT-1    |Info    |    1 |Optimizing datapath logic.                       |
| DPOPT-2    |Info    |    1 |Done optimizing datapath logic.                  |
| DPOPT-3    |Info    |    1 |Implementing datapath configurations.            |
| DPOPT-4    |Info    |    1 |Done implementing datapath configurations.       |
| DPOPT-6    |Info    |    1 |Pre-processed datapath logic.                    |
| ELAB-1     |Info    |    1 |Elaborating Design.                              |
| ELAB-3     |Info    |    1 |Done Elaborating Design.                         |
| GLO-34     |Info    |    3 |Deleting instances not driving any primary       |
|            |        |      | outputs.                                        |
|            |        |      |Optimizations such as constant propagation or    |
|            |        |      | redundancy removal could change the connections |
|            |        |      | so a hierarchical instance does not drive any   |
|            |        |      | primary outputs anymore. To see the list of     |
|            |        |      | deleted hierarchical instances, set the         |
|            |        |      | 'information_level' attribute to 2 or above. If |
|            |        |      | the message is truncated set the message        |
|            |        |      | attribute 'truncate' to false to see the        |
|            |        |      | complete list. To prevent this optimization,    |
|            |        |      | set the 'delete_unloaded_insts' root/subdesign  |
|            |        |      | attribute to 'false' or 'preserve' instance     |
|            |        |      | attribute to 'true'.                            |
| LBR-161    |Info    |    1 |Setting the maximum print count of this message  |
|            |        |      | to 10 if information_level is less than 9.      |
| LBR-412    |Info    |    3 |Created nominal operating condition.             |
|            |        |      |The nominal operating condition is represented,  |
|            |        |      | either by the nominal PVT values specified in   |
|            |        |      | the library source                              |
|            |        |      | (via nom_process,nom_voltage and nom_temperatur |
|            |        |      | e respectively)                                 |
|            |        |      | , or by the default PVT values (1.0,1.0,1.0).   |
| PHYS-93    |Warning |    1 |The design is not fully mapped.                  |
|            |        |      |The original design intent derived from the RTL  |
|            |        |      | may no longer be available upon restoration.    |
| PHYS-106   |Warning |    2 |Site already defined before, duplicated site     |
|            |        |      | will be ignored.                                |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.     |
| RTLOPT-40  |Info    |    3 |Transformed datapath macro.                      |
| SYNTH-1    |Info    |    1 |Synthesizing.                                    |
| TIM-1000   |Info    |    1 |Multimode clock gating check is disabled.        |
--------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_sorter'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I5' of datapath component 'increment_unsigned_1017'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I6' of datapath component 'increment_unsigned_400_1018'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I7' of datapath component 'increment_unsigned_402_1019'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'sub_54_43' of datapath component 'sub_unsigned_496'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I32' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I31' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I30' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I29' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I28' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I27' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I26' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I25' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I24' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I23' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I22' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I21' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I20' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I19' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I18' of datapath component 'increment_unsigned_404_1020'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_40_35_I17' of datapath component 'increment_unsigned_404_1020'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GB-6'.
Inserting clock-gating logic .....
Info    : A potential clock gating enable was not considered due to the presence of timing exceptions. [POPT-92]
        : Clock gating timing exception awareness can be disabled with the 'lp_clock_gating_exceptions_aware' attribute.
      Timing exceptions are present on potential clock gate enable function: !g11224/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11227/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11203/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11194/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11196/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11198/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11200/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11144/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11146/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11148/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11150/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11152/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11154/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11156/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11158/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11160/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11162/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11164/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11166/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11168/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11170/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11172/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11174/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11176/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11178/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11180/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11182/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11184/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11186/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11188/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
      Timing exceptions are present on potential clock gate enable function: !g11190/z | !proj_sorter/rst_n, exception(s) are : proj_sorter/rst_n:/designs/proj_sorter/timing/exceptions/path_delays/proj.sdc_line_18
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             47		  3%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      1457		 97%
  Register bank width too small         0		  0%
Total flip-flops                        1504		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_sorter...
          Done structuring (delay-based) proj_sorter
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021
        Mapping component lt_unsigned_31_rtlopto_model_1021...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_501...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_501
        Mapping component lt_unsigned_31_rtlopto_model_1021_501...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_506...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_506
        Mapping component lt_unsigned_31_rtlopto_model_1021_506...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_511...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_511
        Mapping component lt_unsigned_31_rtlopto_model_1021_511...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_516...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_516
        Mapping component lt_unsigned_31_rtlopto_model_1021_516...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_521...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_521
        Mapping component lt_unsigned_31_rtlopto_model_1021_521...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_525...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_525
        Mapping component lt_unsigned_31_rtlopto_model_1021_525...
          Structuring (delay-based) mux_ctl_0x...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                   Message Text                     |
--------------------------------------------------------------------------------
| GB-6    |Info    |   29 |A datapath component has been ungrouped.            |
| POPT-92 |Info    |    1 |A potential clock gating enable was not considered  |
|         |        |      | due to the presence of timing exceptions.          |
|         |        |      |Clock gating timing exception awareness can be      |
|         |        |      | disabled with the                                  |
|         |        |      | 'lp_clock_gating_exceptions_aware' attribute.      |
| ST-136  |Warning |    1 |Not obtained requested number of super thread       |
|         |        |      | servers.                                           |
|         |        |      |The requested number of cpus are not available on   |
|         |        |      | machine.                                           |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   237 ps
Target path end-point (Port: proj_sorter/out_smallest_idx[31][0])

                  Pin                              Type         Fanout Load Arrival   
                                                                       (fF)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                               <<<  launch                             0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[31][index][0]/clk                                             
  smallest_idx_curr_reg[31][index][0]/q   (u)  unmapped_d_flop       2  8.7           
mux_ctl_0xi/out_smallest_idx[31][0] 
out_smallest_idx[31][0]                   <<<  interconnect                           
                                               out port                               
(proj.sdc_line_17_526_1)                       ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                    capture                        10000 R 
                                               uncertainty                            
--------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[31][index][0]/clk
End-point    : out_smallest_idx[31][0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6721ps.
 
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_sorter/sort_valid)

          Pin                    Type       Fanout Load Arrival  
                                                   (fF)   (ps)   
-----------------------------------------------------------------
(proj.sdc_line_15_48_1)       ext delay                          
end_sorting                   in port            1  4.9          
sort_valid               <<<  interconnect                       
                              out port                           
(proj.sdc_line_17_527_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                         
                              uncertainty                        
-----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : end_sorting
End-point    : sort_valid

The global mapper estimates a slack for this path of 4940ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: smallest_idx_curr_reg[1][index][14]/d)

                    Pin                                Type          Fanout Load Arrival   
                                                                            (fF)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk)                                  <<<  launch                               0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[2][signature][0]/clk                                               
  smallest_idx_curr_reg[2][signature][0]/q   (u)  unmapped_d_flop         4 14.8           
mux_ctl_0xi/lt_39_68_I3_B[0] 
lt_39_68_I3/B[0] 
  g837/in_2                                                                                
  g837/z                                     (u)  unmapped_complex3       1  3.8           
  g830/in_0                                                                                
  g830/z                                     (u)  unmapped_complex2       1  3.7           
  g831/in_1                                                                                
  g831/z                                     (u)  unmapped_nand2          1  3.8           
  g792/in_0                                                                                
  g792/z                                     (u)  unmapped_nand3          1  3.7           
  g777/in_0                                                                                
  g777/z                                     (u)  unmapped_nand3          1  3.8           
  g767/in_1                                                                                
  g767/z                                     (u)  unmapped_complex4       1  3.7           
  g768/in_1                                                                                
  g768/z                                     (u)  unmapped_complex2       1  3.8           
  g764/in_0                                                                                
  g764/z                                     (u)  unmapped_complex5       1  3.7           
  g761/in_0                                                                                
  g761/z                                     (u)  unmapped_complex3       1  3.8           
  g759/in_0                                                                                
  g759/z                                     (u)  unmapped_complex4       1  3.7           
  g852/in_1                                                                                
  g852/z                                     (u)  unmapped_complex4       6 22.2           
lt_39_68_I3/Z 
mux_ctl_0xi/lt_39_68_I3_Z 
  g71/in_0                                                                                 
  g71/z                                      (u)  unmapped_nand2          4 15.2           
  g21008/in_0                                                                              
  g21008/z                                   (u)  unmapped_nand2          2  7.4           
  g20997/in_1                                                                              
  g20997/z                                   (u)  unmapped_or2            1  3.7           
  g20998/in_1                                                                              
  g20998/z                                   (u)  unmapped_nand2          4 15.2           
  g20991/in_0                                                                              
  g20991/z                                   (u)  unmapped_complex2       1  3.8           
  g20992/in_1                                                                              
  g20992/z                                   (u)  unmapped_nand2          4 14.8           
  g12245/in_0                                                                              
  g12245/z                                   (u)  unmapped_nand2          3 11.4           
  g20978/in_1                                                                              
  g20978/z                                   (u)  unmapped_complex2       3 11.4           
  g20964/in_1                                                                              
  g20964/z                                   (u)  unmapped_complex2       3 11.4           
  g20951/in_1                                                                              
  g20951/z                                   (u)  unmapped_complex2       1  3.7           
  g20952/in_1                                                                              
  g20952/z                                   (u)  unmapped_nand2          4 15.2           
  g20929/in_1                                                                              
  g20929/z                                   (u)  unmapped_or2            1  3.8           
  g20930/in_1                                                                              
  g20930/z                                   (u)  unmapped_nand2          4 14.8           
  g20925/in_1                                                                              
  g20925/z                                   (u)  unmapped_or2            1  3.7           
  g20926/in_1                                                                              
  g20926/z                                   (u)  unmapped_nand2          4 15.2           
  g20901/in_1                                                                              
  g20901/z                                   (u)  unmapped_or2            1  3.8           
  g20902/in_1                                                                              
  g20902/z                                   (u)  unmapped_nand2          4 14.8           
  g20887/in_1                                                                              
  g20887/z                                   (u)  unmapped_or2            1  3.7           
  g20888/in_1                                                                              
  g20888/z                                   (u)  unmapped_nand2          4 15.2           
  g20851/in_1                                                                              
  g20851/z                                   (u)  unmapped_or2            1  3.8           
  g20852/in_1                                                                              
  g20852/z                                   (u)  unmapped_nand2          4 14.8           
  g20834/in_1                                                                              
  g20834/z                                   (u)  unmapped_or2            1  3.7           
  g20835/in_1                                                                              
  g20835/z                                   (u)  unmapped_nand2          4 15.2           
  g20806/in_1                                                                              
  g20806/z                                   (u)  unmapped_or2            1  3.8           
  g20807/in_1                                                                              
  g20807/z                                   (u)  unmapped_nand2          4 14.8           
  g20790/in_1                                                                              
  g20790/z                                   (u)  unmapped_or2            1  3.7           
  g20791/in_1                                                                              
  g20791/z                                   (u)  unmapped_nand2          4 15.2           
  g20772/in_1                                                                              
  g20772/z                                   (u)  unmapped_or2            1  3.8           
  g20773/in_1                                                                              
  g20773/z                                   (u)  unmapped_nand2          4 14.8           
  g20734/in_1                                                                              
  g20734/z                                   (u)  unmapped_or2            1  3.7           
  g20735/in_1                                                                              
  g20735/z                                   (u)  unmapped_nand2          4 15.2           
  g20711/in_1                                                                              
  g20711/z                                   (u)  unmapped_or2            1  3.8           
  g20712/in_1                                                                              
  g20712/z                                   (u)  unmapped_nand2          4 14.8           
  g20694/in_1                                                                              
  g20694/z                                   (u)  unmapped_or2            1  3.7           
  g20695/in_1                                                                              
  g20695/z                                   (u)  unmapped_nand2          4 15.2           
  g20669/in_1                                                                              
  g20669/z                                   (u)  unmapped_or2            1  3.8           
  g20670/in_1                                                                              
  g20670/z                                   (u)  unmapped_nand2          4 14.8           
  g20650/in_1                                                                              
  g20650/z                                   (u)  unmapped_or2            1  3.7           
  g20651/in_1                                                                              
  g20651/z                                   (u)  unmapped_nand2          4 15.2           
  g20617/in_1                                                                              
  g20617/z                                   (u)  unmapped_or2            1  3.8           
  g20618/in_1                                                                              
  g20618/z                                   (u)  unmapped_nand2          4 14.8           
  g20592/in_1                                                                              
  g20592/z                                   (u)  unmapped_or2            1  3.7           
  g20593/in_1                                                                              
  g20593/z                                   (u)  unmapped_nand2          4 15.2           
  g20586/in_1                                                                              
  g20586/z                                   (u)  unmapped_or2            1  3.8           
  g20587/in_1                                                                              
  g20587/z                                   (u)  unmapped_nand2          4 14.8           
  g20566/in_1                                                                              
  g20566/z                                   (u)  unmapped_or2            1  3.7           
  g20567/in_1                                                                              
  g20567/z                                   (u)  unmapped_nand2          4 15.2           
  g20541/in_1                                                                              
  g20541/z                                   (u)  unmapped_or2            1  3.8           
  g20542/in_1                                                                              
  g20542/z                                   (u)  unmapped_nand2          4 14.8           
  g20514/in_1                                                                              
  g20514/z                                   (u)  unmapped_or2            1  3.7           
  g20515/in_1                                                                              
  g20515/z                                   (u)  unmapped_nand2          4 15.2           
  g20482/in_1                                                                              
  g20482/z                                   (u)  unmapped_or2            1  3.8           
  g20483/in_1                                                                              
  g20483/z                                   (u)  unmapped_nand2          4 14.8           
  g20473/in_1                                                                              
  g20473/z                                   (u)  unmapped_or2            1  3.7           
  g20474/in_1                                                                              
  g20474/z                                   (u)  unmapped_nand2          4 15.2           
  g20451/in_1                                                                              
  g20451/z                                   (u)  unmapped_or2            1  3.8           
  g20452/in_1                                                                              
  g20452/z                                   (u)  unmapped_nand2          4 14.8           
  g20423/in_1                                                                              
  g20423/z                                   (u)  unmapped_or2            1  3.7           
  g20424/in_1                                                                              
  g20424/z                                   (u)  unmapped_nand2          4 15.2           
  g20392/in_1                                                                              
  g20392/z                                   (u)  unmapped_or2            1  3.8           
  g20393/in_1                                                                              
  g20393/z                                   (u)  unmapped_nand2          4 14.8           
  g20374/in_1                                                                              
  g20374/z                                   (u)  unmapped_or2            1  3.7           
  g20375/in_1                                                                              
  g20375/z                                   (u)  unmapped_nand2          3 11.4           
  g21024/in_1                                                                              
  g21024/z                                   (u)  unmapped_or2            3 11.4           
  g20353/in_1                                                                              
  g20353/z                                   (u)  unmapped_complex2       1  3.7           
  g20354/in_1                                                                              
  g20354/z                                   (u)  unmapped_nand2          4 15.2           
  g20346/in_0                                                                              
  g20346/z                                   (u)  unmapped_or2            5 19.0           
  g20329/in_0                                                                              
  g20329/z                                   (u)  unmapped_or2            3 11.4           
  g20297/in_1                                                                              
  g20297/z                                   (u)  unmapped_or2            2  7.6           
  g14990/in_2                                                                              
  g14990/z                                   (u)  unmapped_complex3      49 26.6           
  g21023/in_1                                                                              
  g21023/z                                   (u)  unmapped_complex2      47 25.9           
  g14280/in_0                                                                              
  g14280/z                                   (u)  unmapped_complex2       1  3.7           
  g14282/in_1                                                                              
  g14282/z                                   (u)  unmapped_nand3          1  3.8           
  g21059/data0                                                                             
  g21059/z                                   (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[1][index][14]/d      <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[1][index][14]/clk         setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                       capture                          10000 R 
                                                  uncertainty                              
-------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[2][signature][0]/clk
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[1][index][14]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2128ps.
 
Cost Group 'in2reg' target slack:   236 ps
Target path end-point (Pin: smallest_idx_curr_reg[1][index][14]/d)

                  Pin                               Type          Fanout Load Arrival   
                                                                         (fF)   (ps)    
----------------------------------------------------------------------------------------
(clock clk)                               <<<  launch                               0 R 
(proj.sdc_line_15_31_1)                        ext delay                                
in_signature[0]                           (u)  in port                96 38.0           
lt_39_68_I3/A[0] 
  g837/in_1                                                                             
  g837/z                                  (u)  unmapped_complex3       1  3.8           
  g830/in_0                                                                             
  g830/z                                  (u)  unmapped_complex2       1  3.7           
  g831/in_1                                                                             
  g831/z                                  (u)  unmapped_nand2          1  3.8           
  g792/in_0                                                                             
  g792/z                                  (u)  unmapped_nand3          1  3.7           
  g777/in_0                                                                             
  g777/z                                  (u)  unmapped_nand3          1  3.8           
  g767/in_1                                                                             
  g767/z                                  (u)  unmapped_complex4       1  3.7           
  g768/in_1                                                                             
  g768/z                                  (u)  unmapped_complex2       1  3.8           
  g764/in_0                                                                             
  g764/z                                  (u)  unmapped_complex5       1  3.7           
  g761/in_0                                                                             
  g761/z                                  (u)  unmapped_complex3       1  3.8           
  g759/in_0                                                                             
  g759/z                                  (u)  unmapped_complex4       1  3.7           
  g852/in_1                                                                             
  g852/z                                  (u)  unmapped_complex4       6 22.2           
lt_39_68_I3/Z 
mux_ctl_0xi/lt_39_68_I3_Z 
  g71/in_0                                                                              
  g71/z                                   (u)  unmapped_nand2          4 15.2           
  g21008/in_0                                                                           
  g21008/z                                (u)  unmapped_nand2          2  7.4           
  g20997/in_1                                                                           
  g20997/z                                (u)  unmapped_or2            1  3.7           
  g20998/in_1                                                                           
  g20998/z                                (u)  unmapped_nand2          4 15.2           
  g20991/in_0                                                                           
  g20991/z                                (u)  unmapped_complex2       1  3.8           
  g20992/in_1                                                                           
  g20992/z                                (u)  unmapped_nand2          4 14.8           
  g12245/in_0                                                                           
  g12245/z                                (u)  unmapped_nand2          3 11.4           
  g20978/in_1                                                                           
  g20978/z                                (u)  unmapped_complex2       3 11.4           
  g20964/in_1                                                                           
  g20964/z                                (u)  unmapped_complex2       3 11.4           
  g20951/in_1                                                                           
  g20951/z                                (u)  unmapped_complex2       1  3.7           
  g20952/in_1                                                                           
  g20952/z                                (u)  unmapped_nand2          4 15.2           
  g20929/in_1                                                                           
  g20929/z                                (u)  unmapped_or2            1  3.8           
  g20930/in_1                                                                           
  g20930/z                                (u)  unmapped_nand2          4 14.8           
  g20925/in_1                                                                           
  g20925/z                                (u)  unmapped_or2            1  3.7           
  g20926/in_1                                                                           
  g20926/z                                (u)  unmapped_nand2          4 15.2           
  g20901/in_1                                                                           
  g20901/z                                (u)  unmapped_or2            1  3.8           
  g20902/in_1                                                                           
  g20902/z                                (u)  unmapped_nand2          4 14.8           
  g20887/in_1                                                                           
  g20887/z                                (u)  unmapped_or2            1  3.7           
  g20888/in_1                                                                           
  g20888/z                                (u)  unmapped_nand2          4 15.2           
  g20851/in_1                                                                           
  g20851/z                                (u)  unmapped_or2            1  3.8           
  g20852/in_1                                                                           
  g20852/z                                (u)  unmapped_nand2          4 14.8           
  g20834/in_1                                                                           
  g20834/z                                (u)  unmapped_or2            1  3.7           
  g20835/in_1                                                                           
  g20835/z                                (u)  unmapped_nand2          4 15.2           
  g20806/in_1                                                                           
  g20806/z                                (u)  unmapped_or2            1  3.8           
  g20807/in_1                                                                           
  g20807/z                                (u)  unmapped_nand2          4 14.8           
  g20790/in_1                                                                           
  g20790/z                                (u)  unmapped_or2            1  3.7           
  g20791/in_1                                                                           
  g20791/z                                (u)  unmapped_nand2          4 15.2           
  g20772/in_1                                                                           
  g20772/z                                (u)  unmapped_or2            1  3.8           
  g20773/in_1                                                                           
  g20773/z                                (u)  unmapped_nand2          4 14.8           
  g20734/in_1                                                                           
  g20734/z                                (u)  unmapped_or2            1  3.7           
  g20735/in_1                                                                           
  g20735/z                                (u)  unmapped_nand2          4 15.2           
  g20711/in_1                                                                           
  g20711/z                                (u)  unmapped_or2            1  3.8           
  g20712/in_1                                                                           
  g20712/z                                (u)  unmapped_nand2          4 14.8           
  g20694/in_1                                                                           
  g20694/z                                (u)  unmapped_or2            1  3.7           
  g20695/in_1                                                                           
  g20695/z                                (u)  unmapped_nand2          4 15.2           
  g20669/in_1                                                                           
  g20669/z                                (u)  unmapped_or2            1  3.8           
  g20670/in_1                                                                           
  g20670/z                                (u)  unmapped_nand2          4 14.8           
  g20650/in_1                                                                           
  g20650/z                                (u)  unmapped_or2            1  3.7           
  g20651/in_1                                                                           
  g20651/z                                (u)  unmapped_nand2          4 15.2           
  g20617/in_1                                                                           
  g20617/z                                (u)  unmapped_or2            1  3.8           
  g20618/in_1                                                                           
  g20618/z                                (u)  unmapped_nand2          4 14.8           
  g20592/in_1                                                                           
  g20592/z                                (u)  unmapped_or2            1  3.7           
  g20593/in_1                                                                           
  g20593/z                                (u)  unmapped_nand2          4 15.2           
  g20586/in_1                                                                           
  g20586/z                                (u)  unmapped_or2            1  3.8           
  g20587/in_1                                                                           
  g20587/z                                (u)  unmapped_nand2          4 14.8           
  g20566/in_1                                                                           
  g20566/z                                (u)  unmapped_or2            1  3.7           
  g20567/in_1                                                                           
  g20567/z                                (u)  unmapped_nand2          4 15.2           
  g20541/in_1                                                                           
  g20541/z                                (u)  unmapped_or2            1  3.8           
  g20542/in_1                                                                           
  g20542/z                                (u)  unmapped_nand2          4 14.8           
  g20514/in_1                                                                           
  g20514/z                                (u)  unmapped_or2            1  3.7           
  g20515/in_1                                                                           
  g20515/z                                (u)  unmapped_nand2          4 15.2           
  g20482/in_1                                                                           
  g20482/z                                (u)  unmapped_or2            1  3.8           
  g20483/in_1                                                                           
  g20483/z                                (u)  unmapped_nand2          4 14.8           
  g20473/in_1                                                                           
  g20473/z                                (u)  unmapped_or2            1  3.7           
  g20474/in_1                                                                           
  g20474/z                                (u)  unmapped_nand2          4 15.2           
  g20451/in_1                                                                           
  g20451/z                                (u)  unmapped_or2            1  3.8           
  g20452/in_1                                                                           
  g20452/z                                (u)  unmapped_nand2          4 14.8           
  g20423/in_1                                                                           
  g20423/z                                (u)  unmapped_or2            1  3.7           
  g20424/in_1                                                                           
  g20424/z                                (u)  unmapped_nand2          4 15.2           
  g20392/in_1                                                                           
  g20392/z                                (u)  unmapped_or2            1  3.8           
  g20393/in_1                                                                           
  g20393/z                                (u)  unmapped_nand2          4 14.8           
  g20374/in_1                                                                           
  g20374/z                                (u)  unmapped_or2            1  3.7           
  g20375/in_1                                                                           
  g20375/z                                (u)  unmapped_nand2          3 11.4           
  g21024/in_1                                                                           
  g21024/z                                (u)  unmapped_or2            3 11.4           
  g20353/in_1                                                                           
  g20353/z                                (u)  unmapped_complex2       1  3.7           
  g20354/in_1                                                                           
  g20354/z                                (u)  unmapped_nand2          4 15.2           
  g20346/in_0                                                                           
  g20346/z                                (u)  unmapped_or2            5 19.0           
  g20329/in_0                                                                           
  g20329/z                                (u)  unmapped_or2            3 11.4           
  g20297/in_1                                                                           
  g20297/z                                (u)  unmapped_or2            2  7.6           
  g14990/in_2                                                                           
  g14990/z                                (u)  unmapped_complex3      49 26.6           
  g21023/in_1                                                                           
  g21023/z                                (u)  unmapped_complex2      47 25.9           
  g14280/in_0                                                                           
  g14280/z                                (u)  unmapped_complex2       1  3.7           
  g14282/in_1                                                                           
  g14282/z                                (u)  unmapped_nand3          1  3.8           
  g21060/data0                                                                          
  g21060/z                                (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[1][index][14]/d   <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[1][index][14]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                    capture                          10000 R 
                                               uncertainty                              
----------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[1][index][14]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1238ps.
 

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  1504       47        100.0
Excluded from State Retention    1504       47        100.0
    - Will not convert           1504       47        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    1504       47        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 68, CPU_Time 67.904606
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:01:24 (Aug11) |  847.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:02:18) |  00:01:07(00:01:09) | 100.0(100.0) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:01:24 (Aug11) |  847.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:02:18) |  00:01:07(00:01:09) |  98.5(100.0) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:18) |  00:00:01(00:00:00) |   1.5(  0.0) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -     12566     70775       847
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -     11873     67013      1244
##>G:Misc                              68
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       69
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_sorter' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 11/08/2024 11:02
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_sorter' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:01:24 (Aug11) |  847.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:02:18) |  00:01:07(00:01:09) |  88.3( 89.6) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:18) |  00:00:01(00:00:00) |   1.3(  0.0) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:26) |  00:00:08(00:00:08) |  10.4( 10.4) |   11:02:41 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:01:24 (Aug11) |  847.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:02:18) |  00:01:07(00:01:09) |  88.3( 89.6) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:18) |  00:00:01(00:00:00) |   1.3(  0.0) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:26) |  00:00:08(00:00:08) |  10.4( 10.4) |   11:02:41 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:02:41 (Aug11) |   1.20 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_sorter'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_sorter...
          Done structuring (delay-based) proj_sorter
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_521...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_521
        Mapping component lt_unsigned_31_rtlopto_model_1021_521...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_516...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_516
        Mapping component lt_unsigned_31_rtlopto_model_1021_516...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_511...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_511
        Mapping component lt_unsigned_31_rtlopto_model_1021_511...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_506...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_506
        Mapping component lt_unsigned_31_rtlopto_model_1021_506...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_501...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_501
        Mapping component lt_unsigned_31_rtlopto_model_1021_501...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021
        Mapping component lt_unsigned_31_rtlopto_model_1021...
          Structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_525...
          Done structuring (delay-based) lt_unsigned_31_rtlopto_model_1021_525
        Mapping component lt_unsigned_31_rtlopto_model_1021_525...
          Structuring (delay-based) mux_ctl_0x...
          Done structuring (delay-based) mux_ctl_0x
        Mapping component mux_ctl_0x...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.       |
| ST-136   |Warning |    1 |Not obtained requested number of super thread      |
|          |        |      | servers.                                          |
|          |        |      |The requested number of cpus are not available on  |
|          |        |      | machine.                                          |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                 |
| SYNTH-4  |Info    |    1 |Mapping.                                           |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'reg2out' target slack:   237 ps
Target path end-point (Port: proj_sorter/out_smallest_idx[31][0])

                  Pin                              Type         Fanout Load Arrival   
                                                                       (fF)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                               <<<  launch                             0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[31][index][0]/clk                                             
  smallest_idx_curr_reg[31][index][0]/q   (u)  unmapped_d_flop       2  8.7           
mux_ctl_0xi/out_smallest_idx[31][0] 
out_smallest_idx[31][0]                   <<<  interconnect                           
                                               out port                               
(proj.sdc_line_17_526_1)                       ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                    capture                        10000 R 
                                               uncertainty                            
--------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[31][index][0]/clk
End-point    : out_smallest_idx[31][0]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6721ps.
 
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_sorter/sort_valid)

          Pin                    Type       Fanout Load Arrival  
                                                   (fF)   (ps)   
-----------------------------------------------------------------
(proj.sdc_line_15_48_1)       ext delay                          
end_sorting                   in port            1  4.9          
sort_valid               <<<  interconnect                       
                              out port                           
(proj.sdc_line_17_527_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                         
                              uncertainty                        
-----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : end_sorting
End-point    : sort_valid

The global mapper estimates a slack for this path of 4940ps.
 
Cost Group 'reg2reg' target slack:   236 ps
Target path end-point (Pin: smallest_idx_curr_reg[1][index][14]/d)

                    Pin                                Type          Fanout Load Arrival   
                                                                            (fF)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk)                                  <<<  launch                               0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[2][signature][0]/clk                                               
  smallest_idx_curr_reg[2][signature][0]/q   (u)  unmapped_d_flop         4 14.8           
mux_ctl_0xi/lt_39_68_I3_B[0] 
lt_39_68_I3/B[0] 
  g1036/in_2                                                                               
  g1036/z                                    (u)  unmapped_complex3       1  3.8           
  g1032/in_0                                                                               
  g1032/z                                    (u)  unmapped_complex2       1  3.7           
  g1033/in_1                                                                               
  g1033/z                                    (u)  unmapped_nand2          1  3.8           
  g990/in_0                                                                                
  g990/z                                     (u)  unmapped_nand3          1  3.7           
  g977/in_0                                                                                
  g977/z                                     (u)  unmapped_nand3          1  3.8           
  g959/in_1                                                                                
  g959/z                                     (u)  unmapped_complex4       1  3.7           
  g960/in_1                                                                                
  g960/z                                     (u)  unmapped_complex2       1  3.8           
  g958/in_0                                                                                
  g958/z                                     (u)  unmapped_complex5       1  3.7           
  g954/in_0                                                                                
  g954/z                                     (u)  unmapped_complex3       1  3.8           
  g952/in_0                                                                                
  g952/z                                     (u)  unmapped_complex4       1  3.7           
  g1037/in_1                                                                               
  g1037/z                                    (u)  unmapped_complex4       6 22.2           
lt_39_68_I3/Z 
mux_ctl_0xi/lt_39_68_I3_Z 
  g71/in_0                                                                                 
  g71/z                                      (u)  unmapped_nand2          4 15.2           
  g21008/in_0                                                                              
  g21008/z                                   (u)  unmapped_nand2          2  7.4           
  g35377/in_1                                                                              
  g35377/z                                   (u)  unmapped_or2            1  3.7           
  g35378/in_1                                                                              
  g35378/z                                   (u)  unmapped_nand2          4 15.2           
  g1/in_0                                                                                  
  g1/z                                       (u)  unmapped_nand2          3 11.1           
  g20985/in_0                                                                              
  g20985/z                                   (u)  unmapped_complex2       3 11.1           
  g35361/in_0                                                                              
  g35361/z                                   (u)  unmapped_complex2       1  3.7           
  g35362/in_1                                                                              
  g35362/z                                   (u)  unmapped_nand2          4 15.2           
  g20964/in_1                                                                              
  g20964/z                                   (u)  unmapped_complex2       3 11.1           
  g35336/in_0                                                                              
  g35336/z                                   (u)  unmapped_complex2       1  3.7           
  g35337/in_1                                                                              
  g35337/z                                   (u)  unmapped_nand2          4 15.2           
  g35327/in_1                                                                              
  g35327/z                                   (u)  unmapped_or2            1  3.8           
  g35328/in_1                                                                              
  g35328/z                                   (u)  unmapped_nand2          4 14.8           
  g35305/in_1                                                                              
  g35305/z                                   (u)  unmapped_or2            1  3.7           
  g35306/in_1                                                                              
  g35306/z                                   (u)  unmapped_nand2          4 15.2           
  g35293/in_1                                                                              
  g35293/z                                   (u)  unmapped_or2            1  3.8           
  g35294/in_1                                                                              
  g35294/z                                   (u)  unmapped_nand2          4 14.8           
  g35283/in_1                                                                              
  g35283/z                                   (u)  unmapped_or2            1  3.7           
  g35284/in_1                                                                              
  g35284/z                                   (u)  unmapped_nand2          4 15.2           
  g35264/in_1                                                                              
  g35264/z                                   (u)  unmapped_or2            1  3.8           
  g35265/in_1                                                                              
  g35265/z                                   (u)  unmapped_nand2          4 14.8           
  g35236/in_1                                                                              
  g35236/z                                   (u)  unmapped_or2            1  3.7           
  g35237/in_1                                                                              
  g35237/z                                   (u)  unmapped_nand2          4 15.2           
  g35227/in_1                                                                              
  g35227/z                                   (u)  unmapped_or2            1  3.8           
  g35228/in_1                                                                              
  g35228/z                                   (u)  unmapped_nand2          4 14.8           
  g35211/in_1                                                                              
  g35211/z                                   (u)  unmapped_or2            1  3.7           
  g35212/in_1                                                                              
  g35212/z                                   (u)  unmapped_nand2          4 15.2           
  g35192/in_1                                                                              
  g35192/z                                   (u)  unmapped_or2            1  3.8           
  g35193/in_1                                                                              
  g35193/z                                   (u)  unmapped_nand2          4 14.8           
  g35157/in_1                                                                              
  g35157/z                                   (u)  unmapped_or2            1  3.7           
  g35158/in_1                                                                              
  g35158/z                                   (u)  unmapped_nand2          4 15.2           
  g35142/in_1                                                                              
  g35142/z                                   (u)  unmapped_or2            1  3.8           
  g35143/in_1                                                                              
  g35143/z                                   (u)  unmapped_nand2          4 14.8           
  g35132/in_1                                                                              
  g35132/z                                   (u)  unmapped_or2            1  3.7           
  g35133/in_1                                                                              
  g35133/z                                   (u)  unmapped_nand2          4 15.2           
  g35113/in_1                                                                              
  g35113/z                                   (u)  unmapped_or2            1  3.8           
  g35114/in_1                                                                              
  g35114/z                                   (u)  unmapped_nand2          4 14.8           
  g35081/in_1                                                                              
  g35081/z                                   (u)  unmapped_or2            1  3.7           
  g35082/in_1                                                                              
  g35082/z                                   (u)  unmapped_nand2          4 15.2           
  g35062/in_1                                                                              
  g35062/z                                   (u)  unmapped_or2            1  3.8           
  g35063/in_1                                                                              
  g35063/z                                   (u)  unmapped_nand2          4 14.8           
  g35059/in_1                                                                              
  g35059/z                                   (u)  unmapped_or2            1  3.7           
  g35060/in_1                                                                              
  g35060/z                                   (u)  unmapped_nand2          4 15.2           
  g35040/in_1                                                                              
  g35040/z                                   (u)  unmapped_or2            1  3.8           
  g35041/in_1                                                                              
  g35041/z                                   (u)  unmapped_nand2          4 14.8           
  g35017/in_1                                                                              
  g35017/z                                   (u)  unmapped_or2            1  3.7           
  g35018/in_1                                                                              
  g35018/z                                   (u)  unmapped_nand2          4 15.2           
  g35002/in_1                                                                              
  g35002/z                                   (u)  unmapped_or2            1  3.8           
  g35003/in_1                                                                              
  g35003/z                                   (u)  unmapped_nand2          4 14.8           
  g34980/in_1                                                                              
  g34980/z                                   (u)  unmapped_or2            1  3.7           
  g34981/in_1                                                                              
  g34981/z                                   (u)  unmapped_nand2          4 15.2           
  g34960/in_1                                                                              
  g34960/z                                   (u)  unmapped_or2            1  3.8           
  g34961/in_1                                                                              
  g34961/z                                   (u)  unmapped_nand2          4 14.8           
  g34932/in_1                                                                              
  g34932/z                                   (u)  unmapped_or2            1  3.7           
  g34933/in_1                                                                              
  g34933/z                                   (u)  unmapped_nand2          4 15.2           
  g34910/in_1                                                                              
  g34910/z                                   (u)  unmapped_or2            1  3.8           
  g34911/in_1                                                                              
  g34911/z                                   (u)  unmapped_nand2          4 14.8           
  g34907/in_1                                                                              
  g34907/z                                   (u)  unmapped_or2            1  3.7           
  g34908/in_1                                                                              
  g34908/z                                   (u)  unmapped_nand2          4 15.2           
  g34878/in_1                                                                              
  g34878/z                                   (u)  unmapped_or2            1  3.8           
  g34879/in_1                                                                              
  g34879/z                                   (u)  unmapped_nand2          4 14.8           
  g34865/in_1                                                                              
  g34865/z                                   (u)  unmapped_or2            1  3.7           
  g34866/in_1                                                                              
  g34866/z                                   (u)  unmapped_nand2          3 11.4           
  g21024/in_1                                                                              
  g21024/z                                   (u)  unmapped_or2            3 11.4           
  g34851/in_1                                                                              
  g34851/z                                   (u)  unmapped_complex2       1  3.7           
  g34852/in_1                                                                              
  g34852/z                                   (u)  unmapped_nand2          4 15.2           
  g20346/in_0                                                                              
  g20346/z                                   (u)  unmapped_or2            5 19.0           
  g20329/in_0                                                                              
  g20329/z                                   (u)  unmapped_or2            3 11.4           
  g20297/in_1                                                                              
  g20297/z                                   (u)  unmapped_or2            2  7.6           
  g34816/in_0                                                                              
  g34816/z                                   (u)  unmapped_complex3      49 26.6           
  g21023/in_0                                                                              
  g21023/z                                   (u)  unmapped_complex2      47 25.9           
  g28976/in_0                                                                              
  g28976/z                                   (u)  unmapped_complex2       1  3.7           
  g28977/in_2                                                                              
  g28977/z                                   (u)  unmapped_nand3          1  3.8           
  g35389/data0                                                                             
  g35389/z                                   (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[1][index][14]/d      <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[1][index][14]/clk         setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                       capture                          10000 R 
                                                  uncertainty                              
-------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[2][signature][0]/clk
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[1][index][14]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2053ps.
 
Cost Group 'in2reg' target slack:   236 ps
Target path end-point (Pin: smallest_idx_curr_reg[1][index][14]/d)

                  Pin                               Type          Fanout Load Arrival   
                                                                         (fF)   (ps)    
----------------------------------------------------------------------------------------
(clock clk)                               <<<  launch                               0 R 
(proj.sdc_line_15_31_1)                        ext delay                                
in_signature[0]                           (u)  in port                96 38.0           
lt_39_68_I3/A[0] 
  g1036/in_1                                                                            
  g1036/z                                 (u)  unmapped_complex3       1  3.8           
  g1032/in_0                                                                            
  g1032/z                                 (u)  unmapped_complex2       1  3.7           
  g1033/in_1                                                                            
  g1033/z                                 (u)  unmapped_nand2          1  3.8           
  g990/in_0                                                                             
  g990/z                                  (u)  unmapped_nand3          1  3.7           
  g977/in_0                                                                             
  g977/z                                  (u)  unmapped_nand3          1  3.8           
  g959/in_1                                                                             
  g959/z                                  (u)  unmapped_complex4       1  3.7           
  g960/in_1                                                                             
  g960/z                                  (u)  unmapped_complex2       1  3.8           
  g958/in_0                                                                             
  g958/z                                  (u)  unmapped_complex5       1  3.7           
  g954/in_0                                                                             
  g954/z                                  (u)  unmapped_complex3       1  3.8           
  g952/in_0                                                                             
  g952/z                                  (u)  unmapped_complex4       1  3.7           
  g1037/in_1                                                                            
  g1037/z                                 (u)  unmapped_complex4       6 22.2           
lt_39_68_I3/Z 
mux_ctl_0xi/lt_39_68_I3_Z 
  g71/in_0                                                                              
  g71/z                                   (u)  unmapped_nand2          4 15.2           
  g21008/in_0                                                                           
  g21008/z                                (u)  unmapped_nand2          2  7.4           
  g35377/in_1                                                                           
  g35377/z                                (u)  unmapped_or2            1  3.7           
  g35378/in_1                                                                           
  g35378/z                                (u)  unmapped_nand2          4 15.2           
  g1/in_0                                                                               
  g1/z                                    (u)  unmapped_nand2          3 11.1           
  g20985/in_0                                                                           
  g20985/z                                (u)  unmapped_complex2       3 11.1           
  g35361/in_0                                                                           
  g35361/z                                (u)  unmapped_complex2       1  3.7           
  g35362/in_1                                                                           
  g35362/z                                (u)  unmapped_nand2          4 15.2           
  g20964/in_1                                                                           
  g20964/z                                (u)  unmapped_complex2       3 11.1           
  g35336/in_0                                                                           
  g35336/z                                (u)  unmapped_complex2       1  3.7           
  g35337/in_1                                                                           
  g35337/z                                (u)  unmapped_nand2          4 15.2           
  g35327/in_1                                                                           
  g35327/z                                (u)  unmapped_or2            1  3.8           
  g35328/in_1                                                                           
  g35328/z                                (u)  unmapped_nand2          4 14.8           
  g35305/in_1                                                                           
  g35305/z                                (u)  unmapped_or2            1  3.7           
  g35306/in_1                                                                           
  g35306/z                                (u)  unmapped_nand2          4 15.2           
  g35293/in_1                                                                           
  g35293/z                                (u)  unmapped_or2            1  3.8           
  g35294/in_1                                                                           
  g35294/z                                (u)  unmapped_nand2          4 14.8           
  g35283/in_1                                                                           
  g35283/z                                (u)  unmapped_or2            1  3.7           
  g35284/in_1                                                                           
  g35284/z                                (u)  unmapped_nand2          4 15.2           
  g35264/in_1                                                                           
  g35264/z                                (u)  unmapped_or2            1  3.8           
  g35265/in_1                                                                           
  g35265/z                                (u)  unmapped_nand2          4 14.8           
  g35236/in_1                                                                           
  g35236/z                                (u)  unmapped_or2            1  3.7           
  g35237/in_1                                                                           
  g35237/z                                (u)  unmapped_nand2          4 15.2           
  g35227/in_1                                                                           
  g35227/z                                (u)  unmapped_or2            1  3.8           
  g35228/in_1                                                                           
  g35228/z                                (u)  unmapped_nand2          4 14.8           
  g35211/in_1                                                                           
  g35211/z                                (u)  unmapped_or2            1  3.7           
  g35212/in_1                                                                           
  g35212/z                                (u)  unmapped_nand2          4 15.2           
  g35192/in_1                                                                           
  g35192/z                                (u)  unmapped_or2            1  3.8           
  g35193/in_1                                                                           
  g35193/z                                (u)  unmapped_nand2          4 14.8           
  g35157/in_1                                                                           
  g35157/z                                (u)  unmapped_or2            1  3.7           
  g35158/in_1                                                                           
  g35158/z                                (u)  unmapped_nand2          4 15.2           
  g35142/in_1                                                                           
  g35142/z                                (u)  unmapped_or2            1  3.8           
  g35143/in_1                                                                           
  g35143/z                                (u)  unmapped_nand2          4 14.8           
  g35132/in_1                                                                           
  g35132/z                                (u)  unmapped_or2            1  3.7           
  g35133/in_1                                                                           
  g35133/z                                (u)  unmapped_nand2          4 15.2           
  g35113/in_1                                                                           
  g35113/z                                (u)  unmapped_or2            1  3.8           
  g35114/in_1                                                                           
  g35114/z                                (u)  unmapped_nand2          4 14.8           
  g35081/in_1                                                                           
  g35081/z                                (u)  unmapped_or2            1  3.7           
  g35082/in_1                                                                           
  g35082/z                                (u)  unmapped_nand2          4 15.2           
  g35062/in_1                                                                           
  g35062/z                                (u)  unmapped_or2            1  3.8           
  g35063/in_1                                                                           
  g35063/z                                (u)  unmapped_nand2          4 14.8           
  g35059/in_1                                                                           
  g35059/z                                (u)  unmapped_or2            1  3.7           
  g35060/in_1                                                                           
  g35060/z                                (u)  unmapped_nand2          4 15.2           
  g35040/in_1                                                                           
  g35040/z                                (u)  unmapped_or2            1  3.8           
  g35041/in_1                                                                           
  g35041/z                                (u)  unmapped_nand2          4 14.8           
  g35017/in_1                                                                           
  g35017/z                                (u)  unmapped_or2            1  3.7           
  g35018/in_1                                                                           
  g35018/z                                (u)  unmapped_nand2          4 15.2           
  g35002/in_1                                                                           
  g35002/z                                (u)  unmapped_or2            1  3.8           
  g35003/in_1                                                                           
  g35003/z                                (u)  unmapped_nand2          4 14.8           
  g34980/in_1                                                                           
  g34980/z                                (u)  unmapped_or2            1  3.7           
  g34981/in_1                                                                           
  g34981/z                                (u)  unmapped_nand2          4 15.2           
  g34960/in_1                                                                           
  g34960/z                                (u)  unmapped_or2            1  3.8           
  g34961/in_1                                                                           
  g34961/z                                (u)  unmapped_nand2          4 14.8           
  g34932/in_1                                                                           
  g34932/z                                (u)  unmapped_or2            1  3.7           
  g34933/in_1                                                                           
  g34933/z                                (u)  unmapped_nand2          4 15.2           
  g34910/in_1                                                                           
  g34910/z                                (u)  unmapped_or2            1  3.8           
  g34911/in_1                                                                           
  g34911/z                                (u)  unmapped_nand2          4 14.8           
  g34907/in_1                                                                           
  g34907/z                                (u)  unmapped_or2            1  3.7           
  g34908/in_1                                                                           
  g34908/z                                (u)  unmapped_nand2          4 15.2           
  g34878/in_1                                                                           
  g34878/z                                (u)  unmapped_or2            1  3.8           
  g34879/in_1                                                                           
  g34879/z                                (u)  unmapped_nand2          4 14.8           
  g34865/in_1                                                                           
  g34865/z                                (u)  unmapped_or2            1  3.7           
  g34866/in_1                                                                           
  g34866/z                                (u)  unmapped_nand2          3 11.4           
  g21024/in_1                                                                           
  g21024/z                                (u)  unmapped_or2            3 11.4           
  g34851/in_1                                                                           
  g34851/z                                (u)  unmapped_complex2       1  3.7           
  g34852/in_1                                                                           
  g34852/z                                (u)  unmapped_nand2          4 15.2           
  g20346/in_0                                                                           
  g20346/z                                (u)  unmapped_or2            5 19.0           
  g20329/in_0                                                                           
  g20329/z                                (u)  unmapped_or2            3 11.4           
  g20297/in_1                                                                           
  g20297/z                                (u)  unmapped_or2            2  7.6           
  g34816/in_0                                                                           
  g34816/z                                (u)  unmapped_complex3      49 26.6           
  g21023/in_0                                                                           
  g21023/z                                (u)  unmapped_complex2      47 25.9           
  g28976/in_0                                                                           
  g28976/z                                (u)  unmapped_complex2       1  3.7           
  g28977/in_2                                                                           
  g28977/z                                (u)  unmapped_nand3          1  3.8           
  g35390/data0                                                                          
  g35390/z                                (u)  unmapped_bmux3          1  3.8           
  smallest_idx_curr_reg[1][index][14]/d   <<<  unmapped_d_flop                          
  smallest_idx_curr_reg[1][index][14]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                    capture                          10000 R 
                                               uncertainty                              
----------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[1][index][14]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1169ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
          Restructuring (delay-based) mux_ctl_0x...
          Done restructuring (delay-based) mux_ctl_0x
        Optimizing component mux_ctl_0x...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_525...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_525
        Optimizing component lt_unsigned_31_rtlopto_model_1021_525...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_521...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_521
        Optimizing component lt_unsigned_31_rtlopto_model_1021_521...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_521 'very_fast' (slack=346, area=207)...
                  			o_slack=346,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021
        Optimizing component lt_unsigned_31_rtlopto_model_1021...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_511...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_511
        Optimizing component lt_unsigned_31_rtlopto_model_1021_511...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_511 'very_fast' (slack=1870, area=203)...
                  			o_slack=1870,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_506...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_506
        Optimizing component lt_unsigned_31_rtlopto_model_1021_506...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_506 'very_fast' (slack=2659, area=205)...
                  			o_slack=2659,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_501...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_501
        Optimizing component lt_unsigned_31_rtlopto_model_1021_501...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_501 'very_fast' (slack=3447, area=206)...
                  			o_slack=3447,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_516...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_516
        Optimizing component lt_unsigned_31_rtlopto_model_1021_516...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_516 'very_fast' (slack=1081, area=203)...
                  			o_slack=1081,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_518...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_518
        Optimizing component lt_unsigned_31_rtlopto_model_1021_518...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_518 'very_fast' (slack=794, area=203)...
                  			o_slack=794,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_523...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_523
        Optimizing component lt_unsigned_31_rtlopto_model_1021_523...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_523 'very_fast' (slack=53, area=212)...
                  			o_slack=53,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_507...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_507
        Optimizing component lt_unsigned_31_rtlopto_model_1021_507...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_507 'very_fast' (slack=2508, area=206)...
                  			o_slack=2508,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_502...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_502
        Optimizing component lt_unsigned_31_rtlopto_model_1021_502...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_502 'very_fast' (slack=3308, area=205)...
                  			o_slack=3308,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_498...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_498
        Optimizing component lt_unsigned_31_rtlopto_model_1021_498...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_498 'very_fast' (slack=3995, area=204)...
                  			o_slack=3995,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_512...
          Done restructuring (delay-based) lt_unsigned_31_rtlopto_model_1021_512
        Optimizing component lt_unsigned_31_rtlopto_model_1021_512...
        Early Area Reclamation for lt_unsigned_31_rtlopto_model_1021_512 'very_fast' (slack=1713, area=203)...
                  			o_slack=1713,  bc_slack=0
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
          Restructuring (delay-based) lt_unsigned...
          Done restructuring (delay-based) lt_unsigned
        Optimizing component lt_unsigned...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                 Pin                            Type        Fanout Load Slew Delay Arrival   
                                                                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------
(clock clk)                                  launch                                      0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[1][index][7]/CK                                    0    +0       0 R 
  smallest_idx_curr_reg[1][index][7]/Q       DFFQ_X1M_A9TL       2  9.8  110  +308     308 F 
mux_ctl_0xi/out_smallest_idx[1][7] 
out_smallest_idx[1][7]                  <<<  interconnect                110    +0     308 F 
                                             out port                           +0     308 F 
(proj.sdc_line_17_69_1)                      ext delay                       +2000    2308 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                  capture                                 10000 R 
                                             uncertainty                       -50    9950 R 
---------------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    7642ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[1][index][7]/CK
End-point    : out_smallest_idx[1][7]

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(proj.sdc_line_15_48_1)       ext delay                      +2000    2000 R 
end_sorting                   in port            1  4.9   45   +10    2010 R 
sort_valid               <<<  interconnect                45    +0    2010 R 
                              out port                          +0    2010 R 
(proj.sdc_line_17_527_1)      ext delay                      +2000    4010 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                              9000   
                              uncertainty                      -50    8950 R 
-----------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4940ps 
Start-point  : end_sorting
End-point    : sort_valid

                   Pin                                Type         Fanout  Load Slew Delay Arrival   
                                                                           (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------------
(clock clk)                                      launch                                          0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[2][signature][0]/CK                                        0    +0       0 R 
  smallest_idx_curr_reg[2][signature][0]/Q       DFFQ_X1M_A9TL          3  10.9  166  +306     306 R 
mux_ctl_0xi/lt_39_68_I3_B[0] 
lt_39_68_I3/B[0] 
  g1286/A1N                                                                             +0     306   
  g1286/Y                                        OAI2XB1_X1M_A9TL       1   4.5  188  +230     536 R 
  g1263/B0                                                                              +0     536   
  g1263/Y                                        OAI21_X2M_A9TL         1   5.2  101  +103     639 F 
  g1256/A2                                                                              +0     639   
  g1256/Y                                        AOI32_X2M_A9TL         1   7.1  190  +190     830 R 
  g1246/A1                                                                              +0     830   
  g1246/Y                                        AOI211_X4M_A9TL        1   6.3  116  +125     954 F 
  g1245/A1                                                                              +0     954   
  g1245/Y                                        OAI21_X3M_A9TL         1   6.9  135  +130    1084 R 
  g1244/A2                                                                              +0    1084   
  g1244/Y                                        OAI31_X4M_A9TL         1   7.5  101  +120    1204 F 
  g1243/A1                                                                              +0    1204   
  g1243/Y                                        OAI211_X4M_A9TL        1   6.9  144  +135    1339 R 
  g1242/C0                                                                              +0    1339   
  g1242/Y                                        OA211_X4M_A9TL         5  20.5   94  +162    1501 R 
lt_39_68_I3/Z 
mux_ctl_0xi/lt_39_68_I3_Z 
  g57345/A                                                                              +0    1501   
  g57345/Y                                       INV_X4M_A9TL           1   4.8   32   +36    1537 F 
  g55968/A                                                                              +0    1537   
  g55968/Y                                       NAND2_X2A_A9TL         2   9.0   82   +60    1597 R 
  g55918/B                                                                              +0    1597   
  g55918/Y                                       NAND2_X2A_A9TL         1   6.3   82   +78    1675 F 
  g55911/B                                                                              +0    1675   
  g55911/Y                                       XOR2_X3M_A9TL          3  12.8  109  +143    1818 F 
  g55906/A                                                                              +0    1818   
  g55906/Y                                       NOR2XB_X2M_A9TL        2   9.8  171  +136    1955 R 
  g55899/AN                                                                             +0    1955   
  g55899/Y                                       NOR2B_X4M_A9TL         2   9.2  101  +159    2114 R 
  g55891/A                                                                              +0    2114   
  g55891/Y                                       XNOR2_X2M_A9TL         3  11.5  265  +136    2250 R 
  g55890/A                                                                              +0    2250   
  g55890/Y                                       AND2_X2M_A9TL          2   9.3   89  +188    2438 R 
  g55877/A                                                                              +0    2438   
  g55877/Y                                       XOR2_X2M_A9TL          3  10.3  250  +127    2565 R 
  g55869/B                                                                              +0    2565   
  g55869/Y                                       XOR2_X2M_A9TL          3  10.5  257  +208    2773 R 
  g55855/B                                                                              +0    2773   
  g55855/Y                                       XOR2_X2M_A9TL          3  11.5  270  +215    2988 R 
  g55847/B                                                                              +0    2988   
  g55847/Y                                       AND2_X2M_A9TL          2   9.3   89  +191    3179 R 
  g55832/A                                                                              +0    3179   
  g55832/Y                                       XOR2_X2M_A9TL          2   7.5  223  +112    3290 R 
  g55814/B                                                                              +0    3290   
  g55814/S                                       ADDH_X2M_A9TL          3  12.2   93  +281    3572 F 
  g55803/A                                                                              +0    3572   
  g55803/Y                                       XOR2_X2M_A9TL          3  11.2  256  +138    3710 R 
  g55783/B                                                                              +0    3710   
  g55783/Y                                       XOR2_X3M_A9TL          3  11.2  212  +188    3898 R 
  g55768/A                                                                              +0    3898   
  g55768/Y                                       XOR2_X2M_A9TL          3  12.5  272  +178    4076 R 
  g55753/A                                                                              +0    4076   
  g55753/Y                                       AND2_X1M_A9TL          1   5.3  105  +200    4277 R 
  g55726/B                                                                              +0    4277   
  g55726/Y                                       XOR2_X2M_A9TL          2   9.0  229  +162    4438 R 
  g55710/A                                                                              +0    4438   
  g55710/Y                                       XOR2_X2M_A9TL          2   9.0  229  +162    4600 R 
  g55694/A                                                                              +0    4600   
  g55694/Y                                       XOR2_X2M_A9TL          2   9.0  229  +162    4762 R 
  g55678/A                                                                              +0    4762   
  g55678/Y                                       XOR2_X2M_A9TL          2  10.0  241  +168    4930 R 
  g55660/A                                                                              +0    4930   
  g55660/Y                                       XOR2_X2M_A9TL          2   9.0  227  +166    5096 R 
  g55645/A                                                                              +0    5096   
  g55645/Y                                       XOR2_X2M_A9TL          2  11.3  257  +176    5272 R 
  g55625/A                                                                              +0    5272   
  g55625/Y                                       XOR2_X3M_A9TL          2  11.3  201  +157    5429 R 
  g55610/A                                                                              +0    5429   
  g55610/Y                                       XOR2_X4M_A9TL          2  12.5  187  +139    5568 R 
  g55592/A                                                                              +0    5568   
  g55592/Y                                       XNOR2_X4M_A9TL         2  12.5  189  +134    5702 R 
  g55577/A                                                                              +0    5702   
  g55577/Y                                       XNOR2_X4M_A9TL         2  12.2  187  +134    5836 R 
  g55562/A                                                                              +0    5836   
  g55562/Y                                       XOR2_X4M_A9TL          2  12.2  185  +134    5970 R 
  g55546/A                                                                              +0    5970   
  g55546/Y                                       XOR2_X4M_A9TL          2  12.5  187  +135    6105 R 
  g55531/A                                                                              +0    6105   
  g55531/Y                                       XNOR2_X4M_A9TL         2  12.5  190  +134    6239 R 
  g55510/A                                                                              +0    6239   
  g55510/Y                                       XNOR2_X4M_A9TL         2  12.2  187  +134    6373 R 
  g55498/A                                                                              +0    6373   
  g55498/Y                                       XOR2_X4M_A9TL          2  12.5  187  +135    6508 R 
  g55485/A                                                                              +0    6508   
  g55485/Y                                       XNOR2_X4M_A9TL         2  12.2  187  +133    6641 R 
  g55469/A                                                                              +0    6641   
  g55469/Y                                       XOR2_X4M_A9TL          2  13.5  193  +138    6779 R 
  g55448/A                                                                              +0    6779   
  g55448/Y                                       XNOR2_X4M_A9TL         2  12.6  193  +136    6915 R 
  g55442/A                                                                              +0    6915   
  g55442/Y                                       XNOR2_X4M_A9TL         1   9.0  167  +126    7041 R 
  g55439/A                                                                              +0    7041   
  g55439/Y                                       NAND2_X6M_A9TL         2  30.1  109  +100    7142 F 
  g55436/A                                                                              +0    7142   
  g55436/Y                                       INV_X16M_A9TL         33 188.6  172  +139    7280 R 
  g55428/A                                                                              +0    7280   
  g55428/Y                                       NOR2_X3M_A9TL          1   5.9   75   +84    7364 F 
  g55415/A                                                                              +0    7364   
  g55415/Y                                       AND3_X4M_A9TL          2  21.7   73  +141    7505 F 
  g55400/A                                                                              +0    7505   
  g55400/Y                                       INV_X7P5M_A9TL         2  18.5   51   +55    7560 R 
  g54630/A                                                                              +0    7560   
  g54630/Y                                       NAND2_X8M_A9TL         5  36.8  122   +68    7628 F 
  g53949/A                                                                              +0    7628   
  g53949/Y                                       INV_X16M_A9TL         43 153.3  147  +127    7755 R 
  g51682/B                                                                              +0    7755   
  g51682/Y                                       NAND2_X2A_A9TL         1   4.5   71   +83    7839 F 
  g50891/C0                                                                             +0    7839   
  g50891/Y                                       OAI211_X2M_A9TL        1   3.3  131   +78    7917 R 
  smallest_idx_curr_reg[24][index][0]/B     <<<  A2DFFQN_X2M_A9TL                       +0    7917   
  smallest_idx_curr_reg[24][index][0]/CK         setup                             0  +131    8048 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                      capture                                     10000 R 
                                                 uncertainty                           -50    9950 R 
-----------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    1902ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[2][signature][0]/CK
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[24][index][0]/B

                  Pin                              Type         Fanout  Load Slew Delay Arrival   
                                                                        (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------------
(clock clk)                                   launch                                          0 R 
(proj.sdc_line_15_31_1)                       ext delay                           +2000    2000 R 
in_signature[0]                               in port                1  14.1   70   +28    2028 R 
g21104/A                                                                             +0    2028   
g21104/Y                                      INV_X9M_A9TL           3  35.0   45   +52    2080 F 
g21103/A                                                                             +0    2080   
g21103/Y                                      INV_X7P5M_A9TL         4  15.0   42   +41    2121 R 
lt_39_68_I28/A[0] 
  g608/A                                                                             +0    2121   
  g608/Y                                      INV_X2M_A9TL           1   5.8   36   +37    2158 F 
  g582/B                                                                             +0    2158   
  g582/Y                                      NAND2_X3M_A9TL         1   6.6   72   +62    2220 R 
  g576/A                                                                             +0    2220   
  g576/Y                                      NOR2XB_X4M_A9TL        1   6.6   61   +55    2275 F 
  g575/A1                                                                            +0    2275   
  g575/Y                                      OA21_X4M_A9TL          1   7.5   48  +144    2418 F 
  g574/A                                                                             +0    2418   
  g574/CON                                    CGENI_X2M_A9TL         1   5.9  145  +121    2539 R 
  g573/A0                                                                            +0    2539   
  g573/Y                                      AOI2XB1_X3M_A9TL       1   7.5  101   +94    2633 F 
  g572/A                                                                             +0    2633   
  g572/CON                                    CGENI_X2M_A9TL         1   6.4  156  +142    2776 R 
  g571/A1                                                                            +0    2776   
  g571/Y                                      AOI21_X3M_A9TL         1   7.5  104  +104    2880 F 
  g570/A                                                                             +0    2880   
  g570/CON                                    CGENI_X2M_A9TL         1   4.9  136  +131    3011 R 
  g569/A                                                                             +0    3011   
  g569/CON                                    CGENI_X1M_A9TL         1   4.9  138  +134    3145 F 
  g568/A                                                                             +0    3145   
  g568/CON                                    CGENI_X1M_A9TL         1   4.9  207  +183    3328 R 
  g567/A                                                                             +0    3328   
  g567/CON                                    CGENI_X1M_A9TL         1   4.9  147  +156    3484 F 
  g566/A                                                                             +0    3484   
  g566/CON                                    CGENI_X1M_A9TL         1   4.9  208  +186    3670 R 
  g565/A                                                                             +0    3670   
  g565/CON                                    CGENI_X1M_A9TL         1   4.9  147  +157    3827 F 
  g564/A                                                                             +0    3827   
  g564/CON                                    CGENI_X1M_A9TL         1   4.9  208  +186    4013 R 
  g563/A                                                                             +0    4013   
  g563/CON                                    CGENI_X1M_A9TL         1   5.2  152  +160    4173 F 
  g562/A                                                                             +0    4173   
  g562/CO                                     CGEN_X1M_A9TL          1   4.9   84  +213    4386 F 
  g561/A                                                                             +0    4386   
  g561/CON                                    CGENI_X1M_A9TL         1   4.9  202  +164    4549 R 
  g560/A                                                                             +0    4549   
  g560/CON                                    CGENI_X1M_A9TL         1   4.9  147  +155    4704 F 
  g559/A                                                                             +0    4704   
  g559/CON                                    CGENI_X1M_A9TL         1   4.9  208  +186    4890 R 
  g558/A                                                                             +0    4890   
  g558/CON                                    CGENI_X1M_A9TL         1   4.9  147  +157    5046 F 
  g557/A                                                                             +0    5046   
  g557/CON                                    CGENI_X1M_A9TL         1   4.9  208  +186    5232 R 
  g556/A                                                                             +0    5232   
  g556/CON                                    CGENI_X1M_A9TL         1   4.9  147  +157    5389 F 
  g555/A                                                                             +0    5389   
  g555/CON                                    CGENI_X1M_A9TL         1   4.9  208  +186    5575 R 
  g554/A                                                                             +0    5575   
  g554/CON                                    CGENI_X1M_A9TL         1   4.9  147  +157    5732 F 
  g553/A                                                                             +0    5732   
  g553/CON                                    CGENI_X1M_A9TL         1   4.9  208  +186    5917 R 
  g552/A                                                                             +0    5917   
  g552/CON                                    CGENI_X1M_A9TL         1   4.9  147  +157    6074 F 
  g551/A                                                                             +0    6074   
  g551/CON                                    CGENI_X1M_A9TL         1   4.9  208  +186    6260 R 
  g550/A                                                                             +0    6260   
  g550/CON                                    CGENI_X1M_A9TL         1   4.9  147  +157    6416 F 
  g549/A                                                                             +0    6416   
  g549/CON                                    CGENI_X1M_A9TL         1   4.9  208  +186    6602 R 
  g548/A                                                                             +0    6602   
  g548/CON                                    CGENI_X1M_A9TL         1   4.9  147  +157    6759 F 
  g547/A                                                                             +0    6759   
  g547/CON                                    CGENI_X1M_A9TL         1   4.9  208  +186    6945 R 
  g546/A                                                                             +0    6945   
  g546/CON                                    CGENI_X1M_A9TL         1   5.2  152  +160    7105 F 
  g545/A                                                                             +0    7105   
  g545/CO                                     CGEN_X1M_A9TL          3  13.7  154  +261    7366 F 
lt_39_68_I28/Z 
mux_ctl_0xi/lt_39_68_I28_Z 
  g58397/A                                                                           +0    7366   
  g58397/Y                                    INV_X2M_A9TL           1   6.7   80   +88    7453 R 
  g55582/B                                                                           +0    7453   
  g55582/Y                                    MXT2_X6M_A9TL          3  18.9   74  +132    7585 R 
  g55567/A                                                                           +0    7585   
  g55567/Y                                    XOR2_X4M_A9TL          3  18.5  240  +116    7701 R 
  g55557/A                                                                           +0    7701   
  g55557/Y                                    INV_X4M_A9TL           1   8.4   70   +67    7768 F 
  g55555/A                                                                           +0    7768   
  g55555/Y                                    NOR2XB_X6M_A9TL        2  17.3  110   +92    7860 R 
  g55532/B                                                                           +0    7860   
  g55532/Y                                    XOR2_X4M_A9TL          3  17.0  217  +151    8010 R 
  g55518/A                                                                           +0    8010   
  g55518/Y                                    NAND2_X4B_A9TL         3  20.0  142  +134    8144 F 
  g55501/A                                                                           +0    8144   
  g55501/Y                                    MXIT2_X3M_A9TL         2   7.5  140  +118    8262 R 
  g55483/B                                                                           +0    8262   
  g55483/CO                                   ADDH_X2M_A9TL          2  13.3  118  +193    8455 R 
  g55479/B                                                                           +0    8455   
  g55479/Y                                    AND2_X6M_A9TL          2  11.0   54  +117    8572 R 
  g55457/AN                                                                          +0    8572   
  g55457/Y                                    NOR2B_X4M_A9TL         1   7.9   87  +117    8689 R 
  g55442/B                                                                           +0    8689   
  g55442/Y                                    XNOR2_X4M_A9TL         1   9.0  167  +126    8815 R 
  g55439/A                                                                           +0    8815   
  g55439/Y                                    NAND2_X6M_A9TL         2  30.1  109  +100    8916 F 
  g55436/A                                                                           +0    8916   
  g55436/Y                                    INV_X16M_A9TL         33 188.6  172  +139    9054 R 
  g55428/A                                                                           +0    9054   
  g55428/Y                                    NOR2_X3M_A9TL          1   5.9   75   +84    9138 F 
  g55415/A                                                                           +0    9138   
  g55415/Y                                    AND3_X4M_A9TL          2  21.7   73  +141    9280 F 
  g55400/A                                                                           +0    9280   
  g55400/Y                                    INV_X7P5M_A9TL         2  18.5   51   +55    9334 R 
  g54630/A                                                                           +0    9334   
  g54630/Y                                    NAND2_X8M_A9TL         5  36.8  122   +68    9402 F 
  g53949/A                                                                           +0    9402   
  g53949/Y                                    INV_X16M_A9TL         43 153.3  147  +127    9530 R 
  g51682/B                                                                           +0    9530   
  g51682/Y                                    NAND2_X2A_A9TL         1   4.5   71   +83    9613 F 
  g50891/C0                                                                          +0    9613   
  g50891/Y                                    OAI211_X2M_A9TL        1   3.3  131   +78    9691 R 
  smallest_idx_curr_reg[24][index][0]/B  <<<  A2DFFQN_X2M_A9TL                       +0    9691   
  smallest_idx_curr_reg[24][index][0]/CK      setup                             0  +131    9822 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                   capture                                     10000 R 
                                              uncertainty                           -50    9950 R 
--------------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :     128ps 
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[24][index][0]/B

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                72273        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2reg               236      128             10000 
       reg2reg               236     1902             10000 
        in2out               148     4940              9000     (launch clock period: 10000)
       reg2out               237     7642             10000 

 
Global incremental target info
==============================
Cost Group 'reg2out' target slack:   158 ps
Target path end-point (Port: proj_sorter/out_smallest_idx[1][0])

                 Pin                            Type        Fanout Load Arrival   
                                                                   (fF)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                             <<<  launch                           0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[1][index][0]/CK                                           
  smallest_idx_curr_reg[1][index][0]/Q       DFFQ_X1M_A9TL       2  9.8           
mux_ctl_0xi/out_smallest_idx[1][0] 
out_smallest_idx[1][0]                  <<<  interconnect                         
                                             out port                             
(proj.sdc_line_17_76_1)                      ext delay                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                  capture                      10000 R 
                                             uncertainty                          
----------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[1][index][0]/CK
End-point    : out_smallest_idx[1][0]

The global mapper estimates a slack for this path of 6641ps.
 
Cost Group 'in2out' target slack:    99 ps
Target path end-point (Port: proj_sorter/sort_valid)

          Pin                    Type       Fanout Load Arrival  
                                                   (fF)   (ps)   
-----------------------------------------------------------------
(proj.sdc_line_15_48_1)       ext delay                          
end_sorting                   in port            1  4.9          
sort_valid               <<<  interconnect                       
                              out port                           
(proj.sdc_line_17_527_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                         
                              uncertainty                        
-----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : end_sorting
End-point    : sort_valid

The global mapper estimates a slack for this path of 4940ps.
 
Cost Group 'in2reg' target slack:   128 ps
Target path end-point (Pin: smallest_idx_curr_reg[24][index][14]/B (A2DFFQN_X2M_A9TL/B))

                  Pin                               Type         Fanout  Load Arrival   
                                                                         (fF)   (ps)    
----------------------------------------------------------------------------------------
(clock clk)                               <<<  launch                               0 R 
(proj.sdc_line_15_31_1)                        ext delay                                
in_signature[0]                                in port                1  14.1           
g21104/A                                                                                
g21104/Y                                       INV_X9M_A9TL           3  35.0           
g21103/A                                                                                
g21103/Y                                       INV_X7P5M_A9TL         4  15.0           
lt_39_68_I28/A[0] 
  g608/A                                                                                
  g608/Y                                       INV_X2M_A9TL           1   5.8           
  g582/B                                                                                
  g582/Y                                       NAND2_X3M_A9TL         1   6.6           
  g576/A                                                                                
  g576/Y                                       NOR2XB_X4M_A9TL        1   6.6           
  g575/A1                                                                               
  g575/Y                                       OA21_X4M_A9TL          1   7.5           
  g574/A                                                                                
  g574/CON                                     CGENI_X2M_A9TL         1   5.9           
  g573/A0                                                                               
  g573/Y                                       AOI2XB1_X3M_A9TL       1   7.5           
  g572/A                                                                                
  g572/CON                                     CGENI_X2M_A9TL         1   6.4           
  g571/A1                                                                               
  g571/Y                                       AOI21_X3M_A9TL         1   7.5           
  g570/A                                                                                
  g570/CON                                     CGENI_X2M_A9TL         1   4.9           
  g569/A                                                                                
  g569/CON                                     CGENI_X1M_A9TL         1   4.9           
  g568/A                                                                                
  g568/CON                                     CGENI_X1M_A9TL         1   4.9           
  g567/A                                                                                
  g567/CON                                     CGENI_X1M_A9TL         1   4.9           
  g566/A                                                                                
  g566/CON                                     CGENI_X1M_A9TL         1   4.9           
  g565/A                                                                                
  g565/CON                                     CGENI_X1M_A9TL         1   4.9           
  g564/A                                                                                
  g564/CON                                     CGENI_X1M_A9TL         1   4.9           
  g563/A                                                                                
  g563/CON                                     CGENI_X1M_A9TL         1   5.2           
  g562/A                                                                                
  g562/CO                                      CGEN_X1M_A9TL          1   4.9           
  g561/A                                                                                
  g561/CON                                     CGENI_X1M_A9TL         1   4.9           
  g560/A                                                                                
  g560/CON                                     CGENI_X1M_A9TL         1   4.9           
  g559/A                                                                                
  g559/CON                                     CGENI_X1M_A9TL         1   4.9           
  g558/A                                                                                
  g558/CON                                     CGENI_X1M_A9TL         1   4.9           
  g557/A                                                                                
  g557/CON                                     CGENI_X1M_A9TL         1   4.9           
  g556/A                                                                                
  g556/CON                                     CGENI_X1M_A9TL         1   4.9           
  g555/A                                                                                
  g555/CON                                     CGENI_X1M_A9TL         1   4.9           
  g554/A                                                                                
  g554/CON                                     CGENI_X1M_A9TL         1   4.9           
  g553/A                                                                                
  g553/CON                                     CGENI_X1M_A9TL         1   4.9           
  g552/A                                                                                
  g552/CON                                     CGENI_X1M_A9TL         1   4.9           
  g551/A                                                                                
  g551/CON                                     CGENI_X1M_A9TL         1   4.9           
  g550/A                                                                                
  g550/CON                                     CGENI_X1M_A9TL         1   4.9           
  g549/A                                                                                
  g549/CON                                     CGENI_X1M_A9TL         1   4.9           
  g548/A                                                                                
  g548/CON                                     CGENI_X1M_A9TL         1   4.9           
  g547/A                                                                                
  g547/CON                                     CGENI_X1M_A9TL         1   4.9           
  g546/A                                                                                
  g546/CON                                     CGENI_X1M_A9TL         1   5.2           
  g545/A                                                                                
  g545/CO                                      CGEN_X1M_A9TL          3  13.7           
lt_39_68_I28/Z 
mux_ctl_0xi/lt_39_68_I28_Z 
  g58397/A                                                                              
  g58397/Y                                     INV_X2M_A9TL           1   6.7           
  g55582/B                                                                              
  g55582/Y                                     MXT2_X6M_A9TL          3  18.9           
  g55567/A                                                                              
  g55567/Y                                     XOR2_X4M_A9TL          3  18.5           
  g55557/A                                                                              
  g55557/Y                                     INV_X4M_A9TL           1   8.4           
  g55555/A                                                                              
  g55555/Y                                     NOR2XB_X6M_A9TL        2  17.3           
  g55532/B                                                                              
  g55532/Y                                     XOR2_X4M_A9TL          3  17.0           
  g55518/A                                                                              
  g55518/Y                                     NAND2_X4B_A9TL         3  20.0           
  g55501/A                                                                              
  g55501/Y                                     MXIT2_X3M_A9TL         2   7.5           
  g55483/B                                                                              
  g55483/CO                                    ADDH_X2M_A9TL          2  13.3           
  g55479/B                                                                              
  g55479/Y                                     AND2_X6M_A9TL          2  11.0           
  g55457/AN                                                                             
  g55457/Y                                     NOR2B_X4M_A9TL         1   7.9           
  g55442/B                                                                              
  g55442/Y                                     XNOR2_X4M_A9TL         1   9.0           
  g55439/A                                                                              
  g55439/Y                                     NAND2_X6M_A9TL         2  30.1           
  g55436/A                                                                              
  g55436/Y                                     INV_X16M_A9TL         33 188.6           
  g55428/A                                                                              
  g55428/Y                                     NOR2_X3M_A9TL          1   5.9           
  g55415/A                                                                              
  g55415/Y                                     AND3_X4M_A9TL          2  21.7           
  g55400/A                                                                              
  g55400/Y                                     INV_X7P5M_A9TL         2  18.5           
  g54630/A                                                                              
  g54630/Y                                     NAND2_X8M_A9TL         5  36.8           
  g53949/A                                                                              
  g53949/Y                                     INV_X16M_A9TL         43 153.3           
  g51703/B                                                                              
  g51703/Y                                     NAND2_X2A_A9TL         1   4.5           
  g50901/C0                                                                             
  g50901/Y                                     OAI211_X2M_A9TL        1   3.3           
  smallest_idx_curr_reg[24][index][14]/B  <<<  A2DFFQN_X2M_A9TL                         
  smallest_idx_curr_reg[24][index][14]/CK      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                    capture                          10000 R 
                                               uncertainty                              
----------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : in_signature[0]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[24][index][14]/B

The global mapper estimates a slack for this path of 106ps.
 
Cost Group 'reg2reg' target slack:   156 ps
Target path end-point (Pin: smallest_idx_curr_reg[24][index][14]/B (A2DFFQN_X2M_A9TL/B))

                   Pin                                Type         Fanout  Load Arrival   
                                                                           (fF)   (ps)    
------------------------------------------------------------------------------------------
(clock clk)                                 <<<  launch                               0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[2][signature][0]/CK                                               
  smallest_idx_curr_reg[2][signature][0]/Q       DFFQ_X1M_A9TL          3  10.9           
mux_ctl_0xi/lt_39_68_I3_B[0] 
lt_39_68_I3/B[0] 
  g1286/A1N                                                                               
  g1286/Y                                        OAI2XB1_X1M_A9TL       1   4.5           
  g1263/B0                                                                                
  g1263/Y                                        OAI21_X2M_A9TL         1   5.2           
  g1256/A2                                                                                
  g1256/Y                                        AOI32_X2M_A9TL         1   7.1           
  g1246/A1                                                                                
  g1246/Y                                        AOI211_X4M_A9TL        1   6.3           
  g1245/A1                                                                                
  g1245/Y                                        OAI21_X3M_A9TL         1   6.9           
  g1244/A2                                                                                
  g1244/Y                                        OAI31_X4M_A9TL         1   7.5           
  g1243/A1                                                                                
  g1243/Y                                        OAI211_X4M_A9TL        1   6.9           
  g1242/C0                                                                                
  g1242/Y                                        OA211_X4M_A9TL         5  20.5           
lt_39_68_I3/Z 
mux_ctl_0xi/lt_39_68_I3_Z 
  g57345/A                                                                                
  g57345/Y                                       INV_X4M_A9TL           1   4.8           
  g55968/A                                                                                
  g55968/Y                                       NAND2_X2A_A9TL         2   9.0           
  g55918/B                                                                                
  g55918/Y                                       NAND2_X2A_A9TL         1   6.3           
  g55911/B                                                                                
  g55911/Y                                       XOR2_X3M_A9TL          3  12.8           
  g55906/A                                                                                
  g55906/Y                                       NOR2XB_X2M_A9TL        2   9.8           
  g55899/AN                                                                               
  g55899/Y                                       NOR2B_X4M_A9TL         2   9.2           
  g55891/A                                                                                
  g55891/Y                                       XNOR2_X2M_A9TL         3  11.5           
  g55890/A                                                                                
  g55890/Y                                       AND2_X2M_A9TL          2   9.3           
  g55877/A                                                                                
  g55877/Y                                       XOR2_X2M_A9TL          3  10.3           
  g55869/B                                                                                
  g55869/Y                                       XOR2_X2M_A9TL          3  10.5           
  g55855/B                                                                                
  g55855/Y                                       XOR2_X2M_A9TL          3  11.5           
  g55847/B                                                                                
  g55847/Y                                       AND2_X2M_A9TL          2   9.3           
  g55832/A                                                                                
  g55832/Y                                       XOR2_X2M_A9TL          2   7.5           
  g55814/B                                                                                
  g55814/S                                       ADDH_X2M_A9TL          3  12.2           
  g55803/A                                                                                
  g55803/Y                                       XOR2_X2M_A9TL          3  11.2           
  g55783/B                                                                                
  g55783/Y                                       XOR2_X3M_A9TL          3  11.2           
  g55768/A                                                                                
  g55768/Y                                       XOR2_X2M_A9TL          3  12.5           
  g55753/A                                                                                
  g55753/Y                                       AND2_X1M_A9TL          1   5.3           
  g55726/B                                                                                
  g55726/Y                                       XOR2_X2M_A9TL          2   9.0           
  g55710/A                                                                                
  g55710/Y                                       XOR2_X2M_A9TL          2   9.0           
  g55694/A                                                                                
  g55694/Y                                       XOR2_X2M_A9TL          2   9.0           
  g55678/A                                                                                
  g55678/Y                                       XOR2_X2M_A9TL          2  10.0           
  g55660/A                                                                                
  g55660/Y                                       XOR2_X2M_A9TL          2   9.0           
  g55645/A                                                                                
  g55645/Y                                       XOR2_X2M_A9TL          2  11.3           
  g55625/A                                                                                
  g55625/Y                                       XOR2_X3M_A9TL          2  11.3           
  g55610/A                                                                                
  g55610/Y                                       XOR2_X4M_A9TL          2  12.5           
  g55592/A                                                                                
  g55592/Y                                       XNOR2_X4M_A9TL         2  12.5           
  g55577/A                                                                                
  g55577/Y                                       XNOR2_X4M_A9TL         2  12.2           
  g55562/A                                                                                
  g55562/Y                                       XOR2_X4M_A9TL          2  12.2           
  g55546/A                                                                                
  g55546/Y                                       XOR2_X4M_A9TL          2  12.5           
  g55531/A                                                                                
  g55531/Y                                       XNOR2_X4M_A9TL         2  12.5           
  g55510/A                                                                                
  g55510/Y                                       XNOR2_X4M_A9TL         2  12.2           
  g55498/A                                                                                
  g55498/Y                                       XOR2_X4M_A9TL          2  12.5           
  g55485/A                                                                                
  g55485/Y                                       XNOR2_X4M_A9TL         2  12.2           
  g55469/A                                                                                
  g55469/Y                                       XOR2_X4M_A9TL          2  13.5           
  g55448/A                                                                                
  g55448/Y                                       XNOR2_X4M_A9TL         2  12.6           
  g55442/A                                                                                
  g55442/Y                                       XNOR2_X4M_A9TL         1   9.0           
  g55439/A                                                                                
  g55439/Y                                       NAND2_X6M_A9TL         2  30.1           
  g55436/A                                                                                
  g55436/Y                                       INV_X16M_A9TL         33 188.6           
  g55428/A                                                                                
  g55428/Y                                       NOR2_X3M_A9TL          1   5.9           
  g55415/A                                                                                
  g55415/Y                                       AND3_X4M_A9TL          2  21.7           
  g55400/A                                                                                
  g55400/Y                                       INV_X7P5M_A9TL         2  18.5           
  g54630/A                                                                                
  g54630/Y                                       NAND2_X8M_A9TL         5  36.8           
  g53949/A                                                                                
  g53949/Y                                       INV_X16M_A9TL         43 153.3           
  g51703/B                                                                                
  g51703/Y                                       NAND2_X2A_A9TL         1   4.5           
  g50901/C0                                                                               
  g50901/Y                                       OAI211_X2M_A9TL        1   3.3           
  smallest_idx_curr_reg[24][index][14]/B    <<<  A2DFFQN_X2M_A9TL                         
  smallest_idx_curr_reg[24][index][14]/CK        setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                      capture                          10000 R 
                                                 uncertainty                              
------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[2][signature][0]/CK
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[24][index][14]/B

The global mapper estimates a slack for this path of 1239ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                  Pin                               Type          Fanout Load Slew Delay Arrival   
                                                                         (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------------------
(clock clk)                                   launch                                           0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[22][index][3]/CK                                         0    +0       0 R 
  smallest_idx_curr_reg[22][index][3]/QN      A2DFFQN_X0P5M_A9TL       3 10.3  240  +388     388 F 
  g58287/A                                                                            +0     388   
  g58287/Y                                    INV_X2M_A9TL             1  4.9   89   +99     486 R 
mux_ctl_0xi/out_smallest_idx[22][3] 
out_smallest_idx[22][3]                  <<<  interconnect                      89    +0     486 R 
                                              out port                                +0     486 R 
(proj.sdc_line_17_388_1)                      ext delay                            +2000    2486 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                   capture                                      10000 R 
                                              uncertainty                            -50    9950 R 
---------------------------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    7464ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[22][index][3]/CK
End-point    : out_smallest_idx[22][3]

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(proj.sdc_line_15_48_1)       ext delay                      +2000    2000 R 
end_sorting                   in port            1  4.9   45   +10    2010 R 
sort_valid               <<<  interconnect                45    +0    2010 R 
                              out port                          +0    2010 R 
(proj.sdc_line_17_527_1)      ext delay                      +2000    4010 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                              9000   
                              uncertainty                      -50    8950 R 
-----------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4940ps 
Start-point  : end_sorting
End-point    : sort_valid

                    Pin                                 Type          Fanout Load Slew Delay Arrival   
                                                                             (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------------------
(clock clk)                                       launch                                           0 R 
mux_ctl_0xi
  smallest_idx_curr_reg[26][signature][0]/CK                                         0    +0       0 R 
  smallest_idx_curr_reg[26][signature][0]/QN      DFFQN_X1M_A9TL           3  9.4  162  +293     293 R 
  g56046/A                                                                                +0     293   
  g56046/Y                                        INV_X2M_A9TL             2  7.1   66   +72     365 F 
mux_ctl_0xi/lt_39_68_I27_B[0] 
lt_39_68_I27/B[0] 
  g577/A1N                                                                                +0     365   
  g577/Y                                          OAI2XB1_X1P4M_A9TL       1  3.7   78  +159     524 F 
  g575/BN                                                                                 +0     524   
  g575/Y                                          NOR2XB_X3M_A9TL          1  5.0   64  +135     659 F 
  g574/CIN                                                                                +0     659   
  g574/CO                                         CGENCIN_X2M_A9TL         1  5.2  163   +93     752 R 
  g573/CIN                                                                                +0     752   
  g573/CO                                         CGENCIN_X2M_A9TL         1  5.0  139  +104     856 F 
  g572/CIN                                                                                +0     856   
  g572/CO                                         CGENCIN_X2M_A9TL         1  5.2  162  +119     975 R 
  g571/CIN                                                                                +0     975   
  g571/CO                                         CGENCIN_X2M_A9TL         1  5.0  139  +104    1078 F 
  g570/CIN                                                                                +0    1078   
  g570/CO                                         CGENCIN_X2M_A9TL         1  5.2  163  +119    1198 R 
  g569/CIN                                                                                +0    1198   
  g569/CO                                         CGENCIN_X2M_A9TL         1  7.5  156  +117    1315 F 
  g568/A                                                                                  +0    1315   
  g568/CON                                        CGENI_X2M_A9TL           1  7.7  179  +172    1486 R 
  g567/A                                                                                  +0    1486   
  g567/CON                                        CGENI_X2M_A9TL           1  4.9  122  +117    1604 F 
  g566/A                                                                                  +0    1604   
  g566/CON                                        CGENI_X1M_A9TL           1  4.9  206  +177    1781 R 
  g565/A                                                                                  +0    1781   
  g565/CON                                        CGENI_X1M_A9TL           1  4.9  147  +156    1937 F 
  g564/A                                                                                  +0    1937   
  g564/CON                                        CGENI_X1M_A9TL           1  4.9  208  +186    2123 R 
  g563/A                                                                                  +0    2123   
  g563/CON                                        CGENI_X1M_A9TL           1  4.9  147  +157    2279 F 
  g562/A                                                                                  +0    2279   
  g562/CON                                        CGENI_X1M_A9TL           1  4.9  208  +186    2465 R 
  g561/A                                                                                  +0    2465   
  g561/CON                                        CGENI_X1M_A9TL           1  5.2  152  +160    2625 F 
  g560/A                                                                                  +0    2625   
  g560/CO                                         CGEN_X1M_A9TL            1  4.9   84  +213    2838 F 
  g559/A                                                                                  +0    2838   
  g559/CON                                        CGENI_X1M_A9TL           1  4.9  202  +164    3002 R 
  g558/A                                                                                  +0    3002   
  g558/CON                                        CGENI_X1M_A9TL           1  4.9  157  +155    3157 F 
  g557/A                                                                                  +0    3157   
  g557/CON                                        CGENI_X1M_A9TL           1  4.9  208  +189    3346 R 
  g556/A                                                                                  +0    3346   
  g556/CON                                        CGENI_X1M_A9TL           1  4.9  179  +157    3503 F 
  g555/A                                                                                  +0    3503   
  g555/CON                                        CGENI_X1M_A9TL           1  4.9  210  +197    3700 R 
  g554/A                                                                                  +0    3700   
  g554/CON                                        CGENI_X1M_A9TL           1  4.9  179  +157    3857 F 
  g553/A                                                                                  +0    3857   
  g553/CON                                        CGENI_X1M_A9TL           1  4.9  210  +197    4054 R 
  g552/A                                                                                  +0    4054   
  g552/CON                                        CGENI_X1M_A9TL           1  4.9  178  +157    4212 F 
  g551/A                                                                                  +0    4212   
  g551/CON                                        CGENI_X1M_A9TL           1  4.9  210  +196    4408 R 
  g550/A                                                                                  +0    4408   
  g550/CON                                        CGENI_X1M_A9TL           1  4.9  181  +157    4565 F 
  g549/A                                                                                  +0    4565   
  g549/CON                                        CGENI_X1M_A9TL           1  4.9  210  +198    4763 R 
  g548/A                                                                                  +0    4763   
  g548/CON                                        CGENI_X1M_A9TL           1  4.9  179  +158    4921 F 
  g547/A                                                                                  +0    4921   
  g547/CON                                        CGENI_X1M_A9TL           1  4.9  210  +197    5118 R 
  g546/A                                                                                  +0    5118   
  g546/CON                                        CGENI_X1M_A9TL           1  5.2  164  +161    5278 F 
  g545/A                                                                                  +0    5278   
  g545/CO                                         CGEN_X1M_A9TL            2 10.3  127  +246    5525 F 
lt_39_68_I27/Z 
mux_ctl_0xi/lt_39_68_I27_Z 
  g55594/B                                                                                +0    5525   
  g55594/Y                                        XOR2_X4M_A9TL            3 13.4  204  +153    5678 R 
  g61497/B                                                                                +0    5678   
  g61497/Y                                        XOR2_X3M_A9TL            3 15.4  245  +191    5869 R 
  g55568/B                                                                                +0    5869   
  g55568/Y                                        AND2_X4M_A9TL            3 16.0   79  +170    6039 R 
  g55558/A                                                                                +0    6039   
  g55558/Y                                        INV_X2M_A9TL             1  6.0   42   +49    6088 F 
  g55548/B                                                                                +0    6088   
  g55548/Y                                        MXT2_X4M_A9TL            3 18.2   77  +152    6240 F 
  g55538/A                                                                                +0    6240   
  g55538/Y                                        NAND2_X4B_A9TL           3 17.6   79   +77    6316 R 
  g55522/A                                                                                +0    6316   
  g55522/Y                                        INV_X4M_A9TL             1  6.3   32   +37    6354 F 
  g55513/A                                                                                +0    6354   
  g55513/Y                                        MXT2_X6M_A9TL            3 11.3   58  +127    6481 F 
  g61416/B                                                                                +0    6481   
  g61416/Y                                        XNOR2_X3M_A9TL           2  7.4  170  +112    6593 R 
  g55483/B                                                                                +0    6593   
  g55483/S                                        ADDH_X2M_A9TL            2 15.8  108  +275    6868 F 
  g55475/A                                                                                +0    6868   
  g55475/Y                                        NOR2XB_X8M_A9TL          3 18.2  100   +93    6961 R 
  g55465/A                                                                                +0    6961   
  g55465/Y                                        INV_X3M_A9TL             1  6.6   42   +47    7008 F 
  g55450/B                                                                                +0    7008   
  g55450/Y                                        MXT2_X6M_A9TL           10 62.4  126  +189    7197 F 
  g55445/A                                                                                +0    7197   
  g55445/Y                                        INV_X6M_A9TL             9 58.6  150  +131    7328 R 
  g2/B                                                                                    +0    7328   
  g2/Y                                            NAND2B_X8M_A9TL          7 44.1  110  +107    7434 F 
  g55432/A                                                                                +0    7434   
  g55432/Y                                        INV_X4M_A9TL             2 14.8   73   +78    7512 R 
  g55377/B                                                                                +0    7512   
  g55377/Y                                        NAND3_X6A_A9TL           3 21.9  113   +91    7603 F 
  g55363/A                                                                                +0    7603   
  g55363/Y                                        INV_X5M_A9TL            16 44.7  139  +120    7723 R 
  fopt59105/A                                                                             +0    7723   
  fopt59105/Y                                     INV_X5M_A9TL             2 22.6   68   +75    7798 F 
  fopt60686/A                                                                             +0    7798   
  fopt60686/Y                                     INV_X7P5M_A9TL          16 39.4   80   +76    7875 R 
  g55179/A                                                                                +0    7875   
  g55179/Y                                        NAND2XB_X1M_A9TL         1  4.3   91   +81    7955 F 
  g50581/C                                                                                +0    7955   
  g50581/Y                                        NAND4XXXB_X2M_A9TL       1  3.5  140  +124    8079 R 
  smallest_idx_curr_reg[15][signature][0]/D  <<<  DFFQN_X1M_A9TL                          +0    8079   
  smallest_idx_curr_reg[15][signature][0]/CK      setup                              0  +101    8180 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                                       capture                                      10000 R 
                                                  uncertainty                            -50    9950 R 
-------------------------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    1770ps 
Start-point  : mux_ctl_0xi/smallest_idx_curr_reg[26][signature][0]/CK
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[15][signature][0]/D

                  Pin                               Type         Fanout Load Slew Delay Arrival   
                                                                        (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------------
(clock clk)                                    launch                                         0 R 
(proj.sdc_line_15_30_1)                        ext delay                          +2000    2000 R 
in_signature[1]                                in port                1 12.3   65   +24    2024 R 
g21087/A                                                                             +0    2024   
g21087/Y                                       INV_X7P5M_A9TL         2 26.1   41   +48    2072 F 
g21086/A                                                                             +0    2072   
g21086/Y                                       INV_X5M_A9TL           6 15.5   55   +50    2122 R 
lt_39_68_I28/A[1] 
  g2/A                                                                               +0    2122   
  g2/Y                                         OR2_X1P4M_A9TL         1  6.6   80  +118    2239 R 
  g576/A                                                                             +0    2239   
  g576/Y                                       NOR2XB_X4M_A9TL        1  6.6   61   +57    2296 F 
  g575/A1                                                                            +0    2296   
  g575/Y                                       OA21_X4M_A9TL          1  7.5   50  +144    2440 F 
  g574/A                                                                             +0    2440   
  g574/CON                                     CGENI_X2M_A9TL         1  5.9  145  +121    2561 R 
  g573/A0                                                                            +0    2561   
  g573/Y                                       AOI2XB1_X3M_A9TL       1  7.5  101   +94    2656 F 
  g572/A                                                                             +0    2656   
  g572/CON                                     CGENI_X2M_A9TL         1  6.4  156  +142    2798 R 
  g571/A1                                                                            +0    2798   
  g571/Y                                       AOI21_X3M_A9TL         1  7.5  104  +104    2902 F 
  g570/A                                                                             +0    2902   
  g570/CON                                     CGENI_X2M_A9TL         1  4.9  136  +132    3033 R 
  g569/A                                                                             +0    3033   
  g569/CON                                     CGENI_X1M_A9TL         1  4.9  145  +134    3168 F 
  g568/A                                                                             +0    3168   
  g568/CON                                     CGENI_X1M_A9TL         1  4.9  207  +185    3352 R 
  g567/A                                                                             +0    3352   
  g567/CON                                     CGENI_X1M_A9TL         1  4.9  155  +156    3509 F 
  g566/A                                                                             +0    3509   
  g566/CON                                     CGENI_X1M_A9TL         1  4.9  208  +189    3698 R 
  g565/A                                                                             +0    3698   
  g565/CON                                     CGENI_X1M_A9TL         1  4.9  147  +157    3854 F 
  g564/A                                                                             +0    3854   
  g564/CON                                     CGENI_X1M_A9TL         1  4.9  208  +186    4040 R 
  g563/A                                                                             +0    4040   
  g563/CON                                     CGENI_X1M_A9TL         1  5.2  162  +160    4200 F 
  g562/A                                                                             +0    4200   
  g562/CO                                      CGEN_X1M_A9TL          1  4.9   84  +216    4417 F 
  g561/A                                                                             +0    4417   
  g561/CON                                     CGENI_X1M_A9TL         1  4.9  202  +164    4580 R 
  g560/A                                                                             +0    4580   
  g560/CON                                     CGENI_X1M_A9TL         1  4.9  165  +155    4736 F 
  g559/A                                                                             +0    4736   
  g559/CON                                     CGENI_X1M_A9TL         1  4.9  209  +192    4928 R 
  g558/A                                                                             +0    4928   
  g558/CON                                     CGENI_X1M_A9TL         1  4.9  174  +157    5085 F 
  g557/A                                                                             +0    5085   
  g557/CON                                     CGENI_X1M_A9TL         1  4.9  210  +195    5280 R 
  g556/A                                                                             +0    5280   
  g556/CON                                     CGENI_X1M_A9TL         1  4.9  179  +157    5437 F 
  g555/A                                                                             +0    5437   
  g555/CON                                     CGENI_X1M_A9TL         1  4.9  210  +197    5634 R 
  g554/A                                                                             +0    5634   
  g554/CON                                     CGENI_X1M_A9TL         1  4.9  179  +157    5792 F 
  g553/A                                                                             +0    5792   
  g553/CON                                     CGENI_X1M_A9TL         1  4.9  210  +197    5989 R 
  g552/A                                                                             +0    5989   
  g552/CON                                     CGENI_X1M_A9TL         1  4.9  178  +157    6146 F 
  g551/A                                                                             +0    6146   
  g551/CON                                     CGENI_X1M_A9TL         1  4.9  210  +196    6342 R 
  g550/A                                                                             +0    6342   
  g550/CON                                     CGENI_X1M_A9TL         1  4.9  181  +157    6500 F 
  g549/A                                                                             +0    6500   
  g549/CON                                     CGENI_X1M_A9TL         1  4.9  210  +198    6698 R 
  g548/A                                                                             +0    6698   
  g548/CON                                     CGENI_X1M_A9TL         1  4.9  179  +158    6855 F 
  g547/A                                                                             +0    6855   
  g547/CON                                     CGENI_X1M_A9TL         1  3.7  179  +178    7033 R 
  g546/CI                                                                            +0    7033   
  g546/CON                                     CGENI_X1M_A9TL         1  5.2  157  +140    7173 F 
  g545/A                                                                             +0    7173   
  g545/CO                                      CGEN_X1M_A9TL          2 11.2  134  +249    7421 F 
lt_39_68_I28/Z 
mux_ctl_0xi/lt_39_68_I28_Z 
  g61426/B                                                                           +0    7421   
  g61426/Y                                     AND2_X3M_A9TL          3 13.6   65  +159    7580 F 
  g55573/A                                                                           +0    7580   
  g55573/Y                                     INV_X2M_A9TL           1  6.1   56   +58    7638 R 
  g55563/B                                                                           +0    7638   
  g55563/Y                                     MXT2_X4M_A9TL          3 16.8   83  +130    7768 R 
  g55553/A                                                                           +0    7768   
  g55553/Y                                     NAND2_X4M_A9TL         2 12.1   65   +65    7832 F 
  g55543/A                                                                           +0    7832   
  g55543/Y                                     INV_X4M_A9TL           2  9.6   48   +52    7884 R 
  g55534/A                                                                           +0    7884   
  g55534/Y                                     MXT2_X4M_A9TL          3 14.8   76  +130    8014 R 
  g61418/BN                                                                          +0    8014   
  g61418/Y                                     NOR2XB_X3M_A9TL        2 11.6  144  +168    8183 R 
  g55500/B                                                                           +0    8183   
  g55500/Y                                     XOR2_X4M_A9TL          3 14.2  202  +151    8333 R 
  g55492/A                                                                           +0    8333   
  g55492/Y                                     AND2_X4M_A9TL          2 11.6   66  +143    8477 R 
  g55471/B                                                                           +0    8477   
  g55471/Y                                     XOR2_X4M_A9TL          3 14.8  201  +134    8610 R 
  g61412/B                                                                           +0    8610   
  g61412/Y                                     AND2_X3M_A9TL          1  6.5   57  +140    8751 R 
  g55442/B                                                                           +0    8751   
  g55442/Y                                     XNOR2_X3M_A9TL         1  9.0  183  +131    8882 R 
  g55439/A                                                                           +0    8882   
  g55439/Y                                     NAND2_X6M_A9TL         2 23.8  100   +95    8977 F 
  g55436/A                                                                           +0    8977   
  g55436/Y                                     INV_X11M_A9TL          4 27.7   58   +63    9040 R 
  fopt60295/A                                                                        +0    9040   
  fopt60295/Y                                  INV_X9M_A9TL           3 37.1   45   +49    9089 F 
  fopt60291/A                                                                        +0    9089   
  fopt60291/Y                                  INV_X11M_A9TL         12 79.3  106   +81    9170 R 
  g55407/C                                                                           +0    9170   
  g55407/Y                                     OR4_X8M_A9TL           5 47.3  152  +173    9343 R 
  g54639/A                                                                           +0    9343   
  g54639/Y                                     NAND2XB_X6M_A9TL       4 33.9  114  +102    9445 F 
  g53958_0_0/A                                                                       +0    9445   
  g53958_0_0/Y                                 INV_X3M_A9TL          11 27.4  142  +123    9568 R 
  g52815/A                                                                           +0    9568   
  g52815/Y                                     NAND2XB_X1M_A9TL       1  4.5  106   +99    9667 F 
  g50948/B                                                                           +0    9667   
  g50948/Y                                     NAND3_X2M_A9TL         1  3.3   95   +96    9762 R 
  smallest_idx_curr_reg[16][index][12]/B  <<<  A2DFFQN_X1M_A9TL                      +0    9762   
  smallest_idx_curr_reg[16][index][12]/CK      setup                            0  +132    9895 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                    capture                                    10000 R 
                                               uncertainty                          -50    9950 R 
--------------------------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :      55ps 
Start-point  : in_signature[1]
End-point    : mux_ctl_0xi/smallest_idx_curr_reg[16][index][12]/B

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   30 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               59392        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2reg               128       55             10000 
       reg2reg               156     1770             10000 
        in2out                99     4940              9000     (launch clock period: 10000)
       reg2out               158     7464             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                  1504       47        100.0
Excluded from State Retention    1504       47        100.0
    - Will not convert           1504       47        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded    1504       47        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 222, CPU_Time 220.52007499999993
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:01:24 (Aug11) |  847.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:02:18) |  00:01:07(00:01:09) |  22.8( 23.1) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:18) |  00:00:01(00:00:00) |   0.3(  0.0) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:26) |  00:00:08(00:00:08) |   2.7(  2.7) |   11:02:41 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:02:41 (Aug11) |   1.20 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:54(00:06:08) |  00:03:40(00:03:42) |  74.1( 74.2) |   11:06:23 (Aug11) |   1.22 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_sorter/fv_map.fv.json' for netlist 'fv/proj_sorter/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_sorter/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_sorter/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 5, CPU_Time 4.914935000000014
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:01:24 (Aug11) |  847.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:02:18) |  00:01:07(00:01:09) |  22.5( 22.7) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:18) |  00:00:01(00:00:00) |   0.3(  0.0) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:26) |  00:00:08(00:00:08) |   2.6(  2.6) |   11:02:41 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:02:41 (Aug11) |   1.20 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:54(00:06:08) |  00:03:40(00:03:42) |  72.9( 73.0) |   11:06:23 (Aug11) |   1.22 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:59(00:06:13) |  00:00:04(00:00:05) |   1.6(  1.6) |   11:06:28 (Aug11) |   1.21 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.9164949999999976
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:01:24 (Aug11) |  847.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:02:18) |  00:01:07(00:01:09) |  22.4( 22.6) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:18) |  00:00:01(00:00:00) |   0.3(  0.0) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:26) |  00:00:08(00:00:08) |   2.6(  2.6) |   11:02:41 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:02:41 (Aug11) |   1.20 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:54(00:06:08) |  00:03:40(00:03:42) |  72.7( 72.8) |   11:06:23 (Aug11) |   1.22 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:59(00:06:13) |  00:00:04(00:00:05) |   1.6(  1.6) |   11:06:28 (Aug11) |   1.21 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:00(00:06:14) |  00:00:00(00:00:01) |   0.3(  0.3) |   11:06:29 (Aug11) |   1.21 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_sorter ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_sorter
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_sorter'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:03
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 3, CPU_Time 3.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:01:24 (Aug11) |  847.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:02:18) |  00:01:07(00:01:09) |  22.2( 22.4) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:18) |  00:00:01(00:00:00) |   0.3(  0.0) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:26) |  00:00:08(00:00:08) |   2.6(  2.6) |   11:02:41 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:02:41 (Aug11) |   1.20 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:54(00:06:08) |  00:03:40(00:03:42) |  72.0( 72.1) |   11:06:23 (Aug11) |   1.22 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:59(00:06:13) |  00:00:04(00:00:05) |   1.6(  1.6) |   11:06:28 (Aug11) |   1.21 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:00(00:06:14) |  00:00:00(00:00:01) |   0.3(  0.3) |   11:06:29 (Aug11) |   1.21 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:03(00:06:17) |  00:00:03(00:00:03) |   1.0(  1.0) |   11:06:32 (Aug11) |   1.21 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 59189    -3601   -192255     34474        5      254
            Worst cost_group: in2reg, WNS: -2647.5
            Path: in_signature[0] --> smallest_idx_curr_reg[31][signature][1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                59189    -3601   -192255     34474        5      254
            Worst cost_group: in2reg, WNS: -2647.5
            Path: in_signature[0] --> smallest_idx_curr_reg[31][signature][1]/D
 incr_delay                59197        0         0      3644        0      254

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        53  (       51 /       52 )  1.28
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  59197        0         0      3644        0      254

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 9, CPU_Time 7.903500000000065
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:01:24 (Aug11) |  847.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:02:18) |  00:01:07(00:01:09) |  21.6( 21.8) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:18) |  00:00:01(00:00:00) |   0.3(  0.0) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:26) |  00:00:08(00:00:08) |   2.5(  2.5) |   11:02:41 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:02:41 (Aug11) |   1.20 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:54(00:06:08) |  00:03:40(00:03:42) |  70.2( 70.0) |   11:06:23 (Aug11) |   1.22 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:59(00:06:13) |  00:00:04(00:00:05) |   1.6(  1.6) |   11:06:28 (Aug11) |   1.21 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:00(00:06:14) |  00:00:00(00:00:01) |   0.3(  0.3) |   11:06:29 (Aug11) |   1.21 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:03(00:06:17) |  00:00:03(00:00:03) |   1.0(  0.9) |   11:06:32 (Aug11) |   1.21 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:11(00:06:26) |  00:00:07(00:00:09) |   2.5(  2.8) |   11:06:41 (Aug11) |   1.30 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:09) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:01:24 (Aug11) |  847.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:04(00:02:18) |  00:01:07(00:01:09) |  21.6( 21.8) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:05(00:02:18) |  00:00:01(00:00:00) |   0.3(  0.0) |   11:02:33 (Aug11) |   1.24 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:26) |  00:00:08(00:00:08) |   2.5(  2.5) |   11:02:41 (Aug11) |   1.20 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:13(00:02:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:02:41 (Aug11) |   1.20 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:54(00:06:08) |  00:03:40(00:03:42) |  70.2( 70.0) |   11:06:23 (Aug11) |   1.22 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:59(00:06:13) |  00:00:04(00:00:05) |   1.6(  1.6) |   11:06:28 (Aug11) |   1.21 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:00(00:06:14) |  00:00:00(00:00:01) |   0.3(  0.3) |   11:06:29 (Aug11) |   1.21 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:03(00:06:17) |  00:00:03(00:00:03) |   1.0(  0.9) |   11:06:32 (Aug11) |   1.21 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:11(00:06:26) |  00:00:07(00:00:09) |   2.5(  2.8) |   11:06:41 (Aug11) |   1.30 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:11(00:06:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:06:41 (Aug11) |   1.30 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     11873     67013      1204
##>M:Pre Cleanup                        0         -         -     11873     67013      1204
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      5         -         -     13011     40644      1210
##>M:Const Prop                         0        55         0     13011     40644      1210
##>M:Cleanup                            9        13         0     12985     40512      1303
##>M:MBCI                               0         -         -     12985     40512      1303
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             226
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      240
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_sorter'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 11/08/2024 11:06
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_sorter' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_sorter
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_sorter'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                 59197        0         0      3644        0      254
-------------------------------------------------------------------------------
 const_prop                59190        0         0         0        0      254
 simp_cc_inputs            58828        0         0         0        0      253
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                58828        0         0         0        0      253

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                   Message Text                     |
--------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                       |
| CFM-5   |Info    |    1 |Wrote formal verification information.              |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as     |
|         |        |      | there is no power intent loaded.                   |
| PA-7    |Info    |    4 |Resetting power analysis results.                   |
|         |        |      |All computed switching activities are removed.      |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.           |
|         |        |      |The design should have 2 or more clock-gating       |
|         |        |      | instances for decloning.                           |
| SYNTH-5 |Info    |    1 |Done mapping.                                       |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                           |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_sorter'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_sorter.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_sorter.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_sorter.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:06:57 am
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

  Instance  Module  Cell Count  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------
proj_sorter              12949  40191.480 18636.978    58828.458 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:06:57 am
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                           
        Gate          Instances    Area                         Library                      
---------------------------------------------------------------------------------------------
A2DFFQN_X0P5M_A9TL           77    554.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
A2DFFQN_X1M_A9TL             28    211.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
A2DFFQ_X0P5M_A9TL             1      7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
A2DFFQ_X1M_A9TL              32    241.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X2M_A9TL                 3     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X11M_A9TL                1     11.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL                49     88.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X2M_A9TL                39     98.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X3M_A9TL                 8     31.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X4M_A9TL                 5     21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X6M_A9TL                 1      6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X8M_A9TL                 6     47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TL                18     45.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X3M_A9TL                 1      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X1M_A9TL                2      5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TL                15     43.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X1M_A9TL              42    105.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X3M_A9TL               5     28.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X1M_A9TL               54    116.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X2M_A9TL                1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X3M_A9TL                3     14.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X1M_A9TL              21     68.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X1P4M_A9TL             1      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL               20     50.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X1M_A9TL             64    184.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X3M_A9TL              3     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X1M_A9TL              190    478.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X2M_A9TL              159    686.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI32_X1M_A9TL              121    348.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI32_X2M_A9TL                4     21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI32_X3M_A9TL                1      7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X1M_A9TH                 1      1.440    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
BUFH_X1M_A9TL                74    106.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X1P4M_A9TL               1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X2M_A9TL                 2      5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X3M_A9TL                 1      2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X6M_A9TL                 1      5.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X13M_A9TL                 1      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X1M_A9TH                  2      2.880    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
BUF_X1P2B_A9TL               10     18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X2M_A9TL                 27     58.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X2P5M_A9TL                1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X3M_A9TL                 10     25.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENCIN_X1M_A9TL              3     21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENCIN_X2M_A9TL              6     64.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X1M_A9TL              151    434.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X2M_A9TL               10     54.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TL                11     39.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQN_X1M_A9TL             1052   7953.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQN_X2M_A9TL               76    629.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQN_X3M_A9TL                4     34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFQ_X1M_A9TL               234   1769.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P7M_A9TL               47     50.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P8M_A9TH                1      1.080    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X11B_A9TL                 6     34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11M_A9TL                48    276.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X13M_A9TL                 1      6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X16M_A9TL                 1      8.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1B_A9TL                 25     27.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL               1032   1114.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TL                  4      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL               1459   2100.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3B_A9TL                  1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TL                 31     66.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3P5M_A9TL                6     15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL                 71    178.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5M_A9TL                 63    181.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X6M_A9TL                  9     32.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5B_A9TL                2      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5M_A9TL              148    639.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X9M_A9TL                 11     51.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
LATNQN_X1M_A9TL              47    203.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MX2_X4B_A9TL                  2     18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TL             15     48.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X3M_A9TL                1      7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X3M_A9TL                 3     24.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X4M_A9TL                12    116.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X6M_A9TL                 3     31.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TL              45     97.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X2M_A9TL               2      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X8M_A9TL               1      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL           3994   8627.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X2M_A9TL            348   1002.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X3M_A9TL              2      7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X4M_A9TL             10     46.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X6M_A9TL             22    150.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X8M_A9TL              3     25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL              175    252.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL               26     37.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL              194    279.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4M_A9TL             15     32.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2A_A9TL                3      7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3A_A9TL               19     68.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4A_A9TL                3     12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4B_A9TL                1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4M_A9TL                8     31.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X6A_A9TL                2     12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X6M_A9TL               11     67.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X8A_A9TL                1      8.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X8M_A9TL                7     52.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X1M_A9TL            53    133.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X6M_A9TL             1      9.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1A_A9TL               30     64.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1M_A9TL               10     21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X2M_A9TL               45    145.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X6A_A9TL                2     15.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1M_A9TL           95    273.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1P4M_A9TL         81    291.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X2M_A9TL          767   3589.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X3M_A9TL           71    434.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1A_A9TL                2      5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1M_A9TL                5     10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X2M_A9TL                3      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X3M_A9TL                4     14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X4M_A9TL                2      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X1M_A9TL              53    114.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X2M_A9TL               3      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X3M_A9TL               3     10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X4M_A9TL               5     21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X6M_A9TL               1      6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X8M_A9TL               1      8.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL                18     25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL                22     31.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1M_A9TL                 4      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2A_A9TL                 1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3A_A9TL                 2      6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4A_A9TL                 1      3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X6B_A9TL                 1      6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X6M_A9TL                 1      6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1A_A9TL                 1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1M_A9TL                 3      6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X2M_A9TL                14     45.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TL             81    262.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X4M_A9TL                4     41.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X1M_A9TL                11     31.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA22_X1M_A9TL                22     71.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL              84    211.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1P4M_A9TL            24     95.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X4M_A9TL               4     30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL               46     99.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X2M_A9TL                5     18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X3M_A9TL                4     18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X1M_A9TL              19     61.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI222_X1M_A9TL             124    491.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X1M_A9TL                9     22.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X1P4M_A9TL              1      3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TL           73    183.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1M_A9TL            151    434.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X1M_A9TL               24     60.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X2M_A9TL                1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X3M_A9TL                4     24.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL              130    234.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1M_A9TL                  7     15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1P4M_A9TL                6     15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X3M_A9TL                  1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X8M_A9TL                  1      9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X0P5M_A9TL               18     45.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X1P4M_A9TL               10     39.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X3M_A9TL                 11     75.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR3_X6M_A9TL                  1     12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X1M_A9TL                  5     18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X1P4M_A9TL                3     11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X1P4M_A9TR                1      3.960    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OR6_X0P7M_A9TL               23    107.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR6_X1P4M_A9TL               10     68.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X2M_A9TL                7     42.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X3M_A9TL               10     79.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X4M_A9TL               16    161.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X2M_A9TL                12     73.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X3M_A9TL                54    427.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X4M_A9TL                33    332.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
---------------------------------------------------------------------------------------------
total                     12949  40191.480                                                   


                    Library                    Instances    Area   Instances % 
-------------------------------------------------------------------------------
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c         4     5.400         0.0 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c     12944 40182.120       100.0 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c         1     3.960         0.0 

                                          
     Type      Instances    Area   Area % 
------------------------------------------
sequential          1551 11604.240   28.9 
inverter            2966  4802.760   11.9 
buffer               131   239.040    0.6 
logic               8301 23545.440   58.6 
physical_cells         0     0.000    0.0 
------------------------------------------
total              12949 40191.480  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:06:58 am
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_sorter

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:06:59 am
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------------
             Category              Number     %    Average Toggle Saving %   
-----------------------------------------------------------------------------
 Total Clock Gating Instances           0  100.00                         -  
-----------------------------------------------------------------------------
 RC Clock Gating Instances              0    0.00                      0.00  
 Non-RC Clock Gating Instances          0    0.00                      0.00  
-----------------------------------------------------------------------------
 RC Gated Flip-flops                    0    0.00                      0.00  
 Non-RC Gated Flip-flops                0    0.00                      0.00  
-----------------------------------------------------------------------------
 Total Gated Flip-flops                 0    0.00                         -  
 Total Ungated Flip-flops            1504  100.00                         -  
 Timing exception in enable logic    1457   96.88                         -  
 Enable signal is constant             47    3.12                         -  
-----------------------------------------------------------------------------
 Total Flip-flops                    1504  100.00                         -  
-----------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     1504       1504     0 (0.00%)    1504 (100.00%) 
----------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:07:05 am
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule (violation total = 253.000)
Pin                                       Fanout           Max     Violation
------------------------------------------------------------------------------
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g53949/Y                                  43.000        16.000        27.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g21208/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g59670/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60202/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60151/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60103/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60069/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60055/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g60021/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59991/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59888/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59800/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59768/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g59716/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g58791/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59575/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59444/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59349/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59335/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59073/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g59009/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58888/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g58874/Y                                  24.000        16.000         8.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21215/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g21249/Y                                  21.000        16.000         5.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60243/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
g60265/Y                                  20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
in_signature[3] (Primary Input)           20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g60257/Y                                  20.000        16.000         4.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21195/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21156/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21260/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21305/Y                                  19.000        16.000         3.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21271/Y                                  18.000        16.000         2.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21113/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21146/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21119/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21135/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21106/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21155/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21162/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21172/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21184/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000
g21194/Y                                  17.000        16.000         1.000




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:07:05 am
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others           40191.48     100.00 
-------------------------------------
total            40191.48     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  11:07:05 am
  Module:                 proj_sorter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out       4940.2   0.0          0 
in2reg          3.1   0.0          0 
reg2out      7463.6   0.0          0 
reg2reg      1701.5   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             12949 
Physical Instance count             0 
Sequential Instance Count        1551 
Combinational Instance Count    11398 
Hierarchical Instance Count         0 

Area
----
Cell Area                          40191.480
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    40191.480
Net Area                           18636.978
Total Area (Cell+Physical+Net)     58828.458

Max Fanout                         1504 (clk)
Min Fanout                         1 (in_index[0])
Average Fanout                     2.2
Terms to net ratio                 3.1750
Terms to instance ratio            3.1883
Runtime                            397.6007830000001 seconds
Elapsed Runtime                    420 seconds
Genus peak memory usage            6881.78 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_sorter.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL)_worst_timing.rpt
@file(genus_sorter.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 11/08/2024 11:07
ENICSINFO: ----------------------------------
@file(genus_sorter.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.db' for 'proj_sorter' (command execution time mm:ss cpu = 00:01, real = 00:01).
@file(genus_sorter.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_sorter' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter...
%# Begin write_design (08/11 11:07:09, mem=5349.95M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:04).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_sorter/post_synth/proj_sorter.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_sorter' (command execution time mm:ss cpu = 00:05, real = 00:13).
.
%# End write_design (08/11 11:07:22, total cpu=08:00:05, real=08:00:13, peak res=1303.80M, current mem=5353.95M)
@file(genus_sorter.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_sorter.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_sorter.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 705s, ST: 506s, FG: 506s, CPU: 5.3%}, MEM {curr: 5.2G, peak: 6.7G, phys curr: 1.2G, phys peak: 1.3G}, SYS {load: 1.7, cpu: 2, total: 7.5G, free: 3.8G}
Abnormal exit.
