# 4Bit_Binary_Vedic_Multiplier
I have developed a source code for the designing and simulation of  a 4 bit binary Vedic multiplier in Verilog.
