INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab4_1_1/lab4_1_1.srcs/sources_1/new/calc_even_parity_task.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_even_parity_task
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xy424/Documents/VivadoTutorials/lab4/lab4/lab4_1_2/calc_even_parity_task_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calc_even_parity_task_tb
