`timescale 1ns/1ns
module pipe_ex(F,A,B,C,D,clk);
parameter N=10;
input [N-1:0] A,B,C,D;
input clk;
output [N-1:0] F;
reg [N-1:0] L12_X1, L12_X2,L12_D,L23_X3,L23_D,L34_F;
assign F=L34_F;
always @(posedge clk)
begin
     L12_X1<= #4 A+B;
	 L12_X2<= #4 C-D;
	 L12_D<=D;     //** STAGE 1**
end
always @(posedge clk)
begin
	 L23_X3<= #4 L12_X1+L12_X2;
	 L23_D<=L12_D;     //**STAGE 2**
end
always @(posedge clk)
	  L34_F<= #6 L23_X3*L23_D; //**STAGE 3**
endmodule