From b41d006dbd08bfc1a333b1bf573f12f8f0698fcd Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Mon, 26 Sep 2016 10:05:47 -0700
Subject: [PATCH 1036/1566] Revert "drm: xilinx: dp: Set maximum swing /
 preemphsis level to 2 for ZynqMP"

commit  fe081e6604c3ab70fb70f209f918eab393a8b974 from
https://github.com/Xilinx/linux-xlnx.git

This reverts commit 7b8840fd1150 ("drm: xilinx: dp: Set maximum
swing / preemphsis level to 2 for ZynqMP")

The voltage swing level 3 is optional per DP 1.2 spec
(Section 3.1.5.2 & page 220). But some monitor fails with sepcific
link configuration, so revert this change and set maximum voltage
swing back to level 3.

Signed-off-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/gpu/drm/xilinx/xilinx_drm_dp.c |   13 ++++++-------
 1 files changed, 6 insertions(+), 7 deletions(-)

diff --git a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
index 6c1c292..993ced6 100644
--- a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
+++ b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
@@ -454,7 +454,7 @@ static void xilinx_drm_dp_adjust_train(struct xilinx_drm_dp *dp,
 {
 	u8 *train_set = dp->train_set;
 	u8 voltage = 0, preemphasis = 0;
-	u8 max_voltage, max_preemphasis;
+	u8 max_preemphasis;
 	u8 i;
 
 	for (i = 0; i < dp->mode.lane_cnt; i++) {
@@ -468,15 +468,14 @@ static void xilinx_drm_dp_adjust_train(struct xilinx_drm_dp *dp,
 			preemphasis = p;
 	}
 
-	max_voltage = (dp->dp_sub) ? DP_TRAIN_VOLTAGE_SWING_LEVEL_2 :
-				     DP_TRAIN_VOLTAGE_SWING_LEVEL_3;
-	if (voltage >= max_voltage)
-		voltage = max_voltage | DP_TRAIN_MAX_SWING_REACHED;
+	if (voltage >= DP_TRAIN_VOLTAGE_SWING_LEVEL_3)
+		voltage |= DP_TRAIN_MAX_SWING_REACHED;
+
 	max_preemphasis = (dp->dp_sub) ? DP_TRAIN_PRE_EMPH_LEVEL_2 :
 					 DP_TRAIN_PRE_EMPH_LEVEL_3;
+
 	if (preemphasis >= max_preemphasis)
-		preemphasis = max_preemphasis |
-			      DP_TRAIN_MAX_PRE_EMPHASIS_REACHED;
+		preemphasis |= DP_TRAIN_MAX_PRE_EMPHASIS_REACHED;
 
 	for (i = 0; i < dp->mode.lane_cnt; i++)
 		train_set[i] = voltage | preemphasis;
-- 
1.7.5.4

