INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/RV32I/RV32I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/RV32I/RV32I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/RV32I/RV32I.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/RV32I/RV32I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/RV32I/RV32I.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/RV32I/RV32I.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol pc_en, assumed default net type wire [D:/Verliog/RV32I/RV32I.srcs/sim_1/new/top_tb.v:36]
