INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilogprojects/ELC463/lab4.srcs/sources_1/new/cache_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_main
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilogprojects/ELC463/lab4.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
