	component soc_system is
		port (
			clk_clk                                  : in    std_logic                      := 'X';             -- clk
			clock_bridge_0_out_clk_clk               : out   std_logic;                                         -- clk
			f2h_sdram0_data_araddr                   : in    std_logic_vector(31 downto 0)  := (others => 'X'); -- araddr
			f2h_sdram0_data_arlen                    : in    std_logic_vector(3 downto 0)   := (others => 'X'); -- arlen
			f2h_sdram0_data_arid                     : in    std_logic_vector(7 downto 0)   := (others => 'X'); -- arid
			f2h_sdram0_data_arsize                   : in    std_logic_vector(2 downto 0)   := (others => 'X'); -- arsize
			f2h_sdram0_data_arburst                  : in    std_logic_vector(1 downto 0)   := (others => 'X'); -- arburst
			f2h_sdram0_data_arlock                   : in    std_logic_vector(1 downto 0)   := (others => 'X'); -- arlock
			f2h_sdram0_data_arprot                   : in    std_logic_vector(2 downto 0)   := (others => 'X'); -- arprot
			f2h_sdram0_data_arvalid                  : in    std_logic                      := 'X';             -- arvalid
			f2h_sdram0_data_arcache                  : in    std_logic_vector(3 downto 0)   := (others => 'X'); -- arcache
			f2h_sdram0_data_awaddr                   : in    std_logic_vector(31 downto 0)  := (others => 'X'); -- awaddr
			f2h_sdram0_data_awlen                    : in    std_logic_vector(3 downto 0)   := (others => 'X'); -- awlen
			f2h_sdram0_data_awid                     : in    std_logic_vector(7 downto 0)   := (others => 'X'); -- awid
			f2h_sdram0_data_awsize                   : in    std_logic_vector(2 downto 0)   := (others => 'X'); -- awsize
			f2h_sdram0_data_awburst                  : in    std_logic_vector(1 downto 0)   := (others => 'X'); -- awburst
			f2h_sdram0_data_awlock                   : in    std_logic_vector(1 downto 0)   := (others => 'X'); -- awlock
			f2h_sdram0_data_awprot                   : in    std_logic_vector(2 downto 0)   := (others => 'X'); -- awprot
			f2h_sdram0_data_awvalid                  : in    std_logic                      := 'X';             -- awvalid
			f2h_sdram0_data_awcache                  : in    std_logic_vector(3 downto 0)   := (others => 'X'); -- awcache
			f2h_sdram0_data_bresp                    : out   std_logic_vector(1 downto 0);                      -- bresp
			f2h_sdram0_data_bid                      : out   std_logic_vector(7 downto 0);                      -- bid
			f2h_sdram0_data_bvalid                   : out   std_logic;                                         -- bvalid
			f2h_sdram0_data_bready                   : in    std_logic                      := 'X';             -- bready
			f2h_sdram0_data_arready                  : out   std_logic;                                         -- arready
			f2h_sdram0_data_awready                  : out   std_logic;                                         -- awready
			f2h_sdram0_data_rready                   : in    std_logic                      := 'X';             -- rready
			f2h_sdram0_data_rdata                    : out   std_logic_vector(255 downto 0);                    -- rdata
			f2h_sdram0_data_rresp                    : out   std_logic_vector(1 downto 0);                      -- rresp
			f2h_sdram0_data_rlast                    : out   std_logic;                                         -- rlast
			f2h_sdram0_data_rid                      : out   std_logic_vector(7 downto 0);                      -- rid
			f2h_sdram0_data_rvalid                   : out   std_logic;                                         -- rvalid
			f2h_sdram0_data_wlast                    : in    std_logic                      := 'X';             -- wlast
			f2h_sdram0_data_wvalid                   : in    std_logic                      := 'X';             -- wvalid
			f2h_sdram0_data_wdata                    : in    std_logic_vector(255 downto 0) := (others => 'X'); -- wdata
			f2h_sdram0_data_wstrb                    : in    std_logic_vector(31 downto 0)  := (others => 'X'); -- wstrb
			f2h_sdram0_data_wready                   : out   std_logic;                                         -- wready
			f2h_sdram0_data_wid                      : in    std_logic_vector(7 downto 0)   := (others => 'X'); -- wid
			hps_0_f2h_irq0_irq                       : in    std_logic_vector(31 downto 0)  := (others => 'X'); -- irq
			hps_0_f2h_irq1_irq                       : in    std_logic_vector(31 downto 0)  := (others => 'X'); -- irq
			hps_0_h2f_reset_reset_n                  : out   std_logic;                                         -- reset_n
			hps_io_hps_io_emac1_inst_TX_CLK          : out   std_logic;                                         -- hps_io_emac1_inst_TX_CLK
			hps_io_hps_io_emac1_inst_TXD0            : out   std_logic;                                         -- hps_io_emac1_inst_TXD0
			hps_io_hps_io_emac1_inst_TXD1            : out   std_logic;                                         -- hps_io_emac1_inst_TXD1
			hps_io_hps_io_emac1_inst_TXD2            : out   std_logic;                                         -- hps_io_emac1_inst_TXD2
			hps_io_hps_io_emac1_inst_TXD3            : out   std_logic;                                         -- hps_io_emac1_inst_TXD3
			hps_io_hps_io_emac1_inst_RXD0            : in    std_logic                      := 'X';             -- hps_io_emac1_inst_RXD0
			hps_io_hps_io_emac1_inst_MDIO            : inout std_logic                      := 'X';             -- hps_io_emac1_inst_MDIO
			hps_io_hps_io_emac1_inst_MDC             : out   std_logic;                                         -- hps_io_emac1_inst_MDC
			hps_io_hps_io_emac1_inst_RX_CTL          : in    std_logic                      := 'X';             -- hps_io_emac1_inst_RX_CTL
			hps_io_hps_io_emac1_inst_TX_CTL          : out   std_logic;                                         -- hps_io_emac1_inst_TX_CTL
			hps_io_hps_io_emac1_inst_RX_CLK          : in    std_logic                      := 'X';             -- hps_io_emac1_inst_RX_CLK
			hps_io_hps_io_emac1_inst_RXD1            : in    std_logic                      := 'X';             -- hps_io_emac1_inst_RXD1
			hps_io_hps_io_emac1_inst_RXD2            : in    std_logic                      := 'X';             -- hps_io_emac1_inst_RXD2
			hps_io_hps_io_emac1_inst_RXD3            : in    std_logic                      := 'X';             -- hps_io_emac1_inst_RXD3
			hps_io_hps_io_sdio_inst_CMD              : inout std_logic                      := 'X';             -- hps_io_sdio_inst_CMD
			hps_io_hps_io_sdio_inst_D0               : inout std_logic                      := 'X';             -- hps_io_sdio_inst_D0
			hps_io_hps_io_sdio_inst_D1               : inout std_logic                      := 'X';             -- hps_io_sdio_inst_D1
			hps_io_hps_io_sdio_inst_CLK              : out   std_logic;                                         -- hps_io_sdio_inst_CLK
			hps_io_hps_io_sdio_inst_D2               : inout std_logic                      := 'X';             -- hps_io_sdio_inst_D2
			hps_io_hps_io_sdio_inst_D3               : inout std_logic                      := 'X';             -- hps_io_sdio_inst_D3
			hps_io_hps_io_usb1_inst_D0               : inout std_logic                      := 'X';             -- hps_io_usb1_inst_D0
			hps_io_hps_io_usb1_inst_D1               : inout std_logic                      := 'X';             -- hps_io_usb1_inst_D1
			hps_io_hps_io_usb1_inst_D2               : inout std_logic                      := 'X';             -- hps_io_usb1_inst_D2
			hps_io_hps_io_usb1_inst_D3               : inout std_logic                      := 'X';             -- hps_io_usb1_inst_D3
			hps_io_hps_io_usb1_inst_D4               : inout std_logic                      := 'X';             -- hps_io_usb1_inst_D4
			hps_io_hps_io_usb1_inst_D5               : inout std_logic                      := 'X';             -- hps_io_usb1_inst_D5
			hps_io_hps_io_usb1_inst_D6               : inout std_logic                      := 'X';             -- hps_io_usb1_inst_D6
			hps_io_hps_io_usb1_inst_D7               : inout std_logic                      := 'X';             -- hps_io_usb1_inst_D7
			hps_io_hps_io_usb1_inst_CLK              : in    std_logic                      := 'X';             -- hps_io_usb1_inst_CLK
			hps_io_hps_io_usb1_inst_STP              : out   std_logic;                                         -- hps_io_usb1_inst_STP
			hps_io_hps_io_usb1_inst_DIR              : in    std_logic                      := 'X';             -- hps_io_usb1_inst_DIR
			hps_io_hps_io_usb1_inst_NXT              : in    std_logic                      := 'X';             -- hps_io_usb1_inst_NXT
			hps_io_hps_io_spim1_inst_CLK             : out   std_logic;                                         -- hps_io_spim1_inst_CLK
			hps_io_hps_io_spim1_inst_MOSI            : out   std_logic;                                         -- hps_io_spim1_inst_MOSI
			hps_io_hps_io_spim1_inst_MISO            : in    std_logic                      := 'X';             -- hps_io_spim1_inst_MISO
			hps_io_hps_io_spim1_inst_SS0             : out   std_logic;                                         -- hps_io_spim1_inst_SS0
			hps_io_hps_io_uart0_inst_RX              : in    std_logic                      := 'X';             -- hps_io_uart0_inst_RX
			hps_io_hps_io_uart0_inst_TX              : out   std_logic;                                         -- hps_io_uart0_inst_TX
			hps_io_hps_io_i2c0_inst_SDA              : inout std_logic                      := 'X';             -- hps_io_i2c0_inst_SDA
			hps_io_hps_io_i2c0_inst_SCL              : inout std_logic                      := 'X';             -- hps_io_i2c0_inst_SCL
			hps_io_hps_io_i2c1_inst_SDA              : inout std_logic                      := 'X';             -- hps_io_i2c1_inst_SDA
			hps_io_hps_io_i2c1_inst_SCL              : inout std_logic                      := 'X';             -- hps_io_i2c1_inst_SCL
			hps_io_hps_io_gpio_inst_GPIO09           : inout std_logic                      := 'X';             -- hps_io_gpio_inst_GPIO09
			hps_io_hps_io_gpio_inst_GPIO35           : inout std_logic                      := 'X';             -- hps_io_gpio_inst_GPIO35
			hps_io_hps_io_gpio_inst_GPIO53           : inout std_logic                      := 'X';             -- hps_io_gpio_inst_GPIO53
			hps_io_hps_io_gpio_inst_GPIO54           : inout std_logic                      := 'X';             -- hps_io_gpio_inst_GPIO54
			hps_io_hps_io_gpio_inst_GPIO61           : inout std_logic                      := 'X';             -- hps_io_gpio_inst_GPIO61
			memory_mem_a                             : out   std_logic_vector(14 downto 0);                     -- mem_a
			memory_mem_ba                            : out   std_logic_vector(2 downto 0);                      -- mem_ba
			memory_mem_ck                            : out   std_logic;                                         -- mem_ck
			memory_mem_ck_n                          : out   std_logic;                                         -- mem_ck_n
			memory_mem_cke                           : out   std_logic;                                         -- mem_cke
			memory_mem_cs_n                          : out   std_logic;                                         -- mem_cs_n
			memory_mem_ras_n                         : out   std_logic;                                         -- mem_ras_n
			memory_mem_cas_n                         : out   std_logic;                                         -- mem_cas_n
			memory_mem_we_n                          : out   std_logic;                                         -- mem_we_n
			memory_mem_reset_n                       : out   std_logic;                                         -- mem_reset_n
			memory_mem_dq                            : inout std_logic_vector(31 downto 0)  := (others => 'X'); -- mem_dq
			memory_mem_dqs                           : inout std_logic_vector(3 downto 0)   := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n                         : inout std_logic_vector(3 downto 0)   := (others => 'X'); -- mem_dqs_n
			memory_mem_odt                           : out   std_logic;                                         -- mem_odt
			memory_mem_dm                            : out   std_logic_vector(3 downto 0);                      -- mem_dm
			memory_oct_rzqin                         : in    std_logic                      := 'X';             -- oct_rzqin
			pio_s0_addr_external_connection_in_port  : in    std_logic_vector(31 downto 0)  := (others => 'X'); -- in_port
			pio_s0_addr_external_connection_out_port : out   std_logic_vector(31 downto 0);                     -- out_port
			pio_s0_len_external_connection_in_port   : in    std_logic_vector(31 downto 0)  := (others => 'X'); -- in_port
			pio_s0_len_external_connection_out_port  : out   std_logic_vector(31 downto 0);                     -- out_port
			pio_s0_rdy_external_connection_in_port   : in    std_logic_vector(31 downto 0)  := (others => 'X'); -- in_port
			pio_s0_rdy_external_connection_out_port  : out   std_logic_vector(31 downto 0);                     -- out_port
			reset_reset_n                            : in    std_logic                      := 'X'              -- reset_n
		);
	end component soc_system;

