
*** Running vivado
    with args -log factor2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source factor2.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source factor2.tcl -notrace
Command: link_design -top factor2 -part xc7a100tfgg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tfgg676-2
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k.dcp' for cell 'fifo_arp'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/pll/pll.dcp' for cell 'pll_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_1k/fifo_1k.dcp' for cell 'dfs/tx_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2340.273 ; gain = 0.000 ; free physical = 1250 ; free virtual = 9721
INFO: [Netlist 29-17] Analyzing 585 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_pkt25700/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_pkt25700/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_pkt26010/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_pkt26010/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_pkt26100/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_pkt26100/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/pll/pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2546.000 ; gain = 181.828 ; free physical = 739 ; free virtual = 9217
WARNING: [Vivado 12-2489] -input_jitter contains time 0.166660 which will be rounded to 0.167 to ensure it is an integer multiple of 1 picosecond [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/pll/pll.xdc:57]
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_1k/fifo_1k.xdc] for cell 'dfs/tx_fifo/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_1k/fifo_1k.xdc] for cell 'dfs/tx_fifo/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_5'. The XDC file /home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/ila_5/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_5'. The XDC file /home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/ila_5/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/constrs_1/imports/new/factor.xdc]
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/constrs_1/imports/new/factor.xdc]
Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_pkt25700/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_pkt25700/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_pkt26010/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_pkt26010/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_pkt26100/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_pkt26100/U0'
Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_1k/fifo_1k_clocks.xdc] for cell 'dfs/tx_fifo/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/FACTOR2/factor2.srcs/sources_1/ip/fifo_1k/fifo_1k_clocks.xdc] for cell 'dfs/tx_fifo/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: fifo_pkt26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: fifo_pkt26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2546.000 ; gain = 0.000 ; free physical = 744 ; free virtual = 9223
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 24 instances

13 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2546.000 ; gain = 205.840 ; free physical = 744 ; free virtual = 9223
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2578.016 ; gain = 32.016 ; free physical = 740 ; free virtual = 9212

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 139711d22

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2578.016 ; gain = 0.000 ; free physical = 737 ; free virtual = 9208

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 370 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c755d8e7

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2704.016 ; gain = 0.000 ; free physical = 572 ; free virtual = 9043
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells
INFO: [Opt 31-1021] In phase Retarget, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 135c5a798

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2704.016 ; gain = 0.000 ; free physical = 572 ; free virtual = 9043
INFO: [Opt 31-389] Phase Constant propagation created 14 cells and removed 15 cells
INFO: [Opt 31-1021] In phase Constant propagation, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: bab03cae

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2704.016 ; gain = 0.000 ; free physical = 572 ; free virtual = 9043
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Sweep, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bab03cae

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2704.016 ; gain = 0.000 ; free physical = 554 ; free virtual = 9041
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: bab03cae

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2704.016 ; gain = 0.000 ; free physical = 554 ; free virtual = 9041
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1854ce976

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2704.016 ; gain = 0.000 ; free physical = 554 ; free virtual = 9041
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 18 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              9  |
|  Constant propagation         |              14  |              15  |                                              8  |
|  Sweep                        |               5  |               5  |                                             40  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             18  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2704.016 ; gain = 0.000 ; free physical = 554 ; free virtual = 9041
Ending Logic Optimization Task | Checksum: 70e21349

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2704.016 ; gain = 0.000 ; free physical = 554 ; free virtual = 9041

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 70e21349

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2964.148 ; gain = 0.000 ; free physical = 573 ; free virtual = 9042
Ending Power Optimization Task | Checksum: 70e21349

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2964.148 ; gain = 260.133 ; free physical = 581 ; free virtual = 9050

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 70e21349

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.148 ; gain = 0.000 ; free physical = 581 ; free virtual = 9050

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.148 ; gain = 0.000 ; free physical = 581 ; free virtual = 9050
Ending Netlist Obfuscation Task | Checksum: 70e21349

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.148 ; gain = 0.000 ; free physical = 581 ; free virtual = 9050
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 9 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2964.148 ; gain = 418.148 ; free physical = 581 ; free virtual = 9050
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2964.148 ; gain = 0.000 ; free physical = 573 ; free virtual = 9044
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/FACTOR2/factor2.runs/impl_1/factor2_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file factor2_drc_opted.rpt -pb factor2_drc_opted.pb -rpx factor2_drc_opted.rpx
Command: report_drc -file factor2_drc_opted.rpt -pb factor2_drc_opted.pb -rpx factor2_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/master/FPGA_proj/FACTOR2/factor2.runs/impl_1/factor2_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 483 ; free virtual = 8961
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6e69c7e8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 483 ; free virtual = 8961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 483 ; free virtual = 8961

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'PHY_GTXC_OBUF_inst_i_1' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg {FDRE}
	fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg {FDRE}
	fifo_pkt26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg {FDRE}
	fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg {FDRE}
	fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg {FDRE}
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	PHY_RXC_IBUF_inst (IBUF.O) is locked to IOB_X1Y87
	PHY_RXC_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10f20d2e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 513 ; free virtual = 8989

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bb1261ff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 506 ; free virtual = 8990

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bb1261ff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 503 ; free virtual = 8988
Phase 1 Placer Initialization | Checksum: 1bb1261ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 503 ; free virtual = 8988

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12d2f1b28

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 486 ; free virtual = 8974

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1280dd11a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 484 ; free virtual = 8973

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 141 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 58 nets or cells. Created 0 new cell, deleted 58 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 472 ; free virtual = 8954

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             58  |                    58  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             58  |                    58  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1e3912be9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 472 ; free virtual = 8953
Phase 2.3 Global Placement Core | Checksum: dcce135c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 472 ; free virtual = 8953
Phase 2 Global Placement | Checksum: dcce135c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 473 ; free virtual = 8955

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 64844690

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 474 ; free virtual = 8955

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12deb3b1a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 474 ; free virtual = 8954

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ea55dc33

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 474 ; free virtual = 8954

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 142dd1b4d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 474 ; free virtual = 8954

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c5b05275

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 484 ; free virtual = 8964

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13d73900b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 483 ; free virtual = 8964

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1647ff52b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 484 ; free virtual = 8965
Phase 3 Detail Placement | Checksum: 1647ff52b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 483 ; free virtual = 8964

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13ac11f22

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.381 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: c8113f70

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 476 ; free virtual = 8957
INFO: [Place 46-33] Processed net tx_25700/adc_data_t, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: e737f944

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 476 ; free virtual = 8957
Phase 4.1.1.1 BUFG Insertion | Checksum: 13ac11f22

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 476 ; free virtual = 8957
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.381. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 476 ; free virtual = 8957
Phase 4.1 Post Commit Optimization | Checksum: 156415c67

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 476 ; free virtual = 8957

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 156415c67

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 477 ; free virtual = 8958

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 156415c67

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 477 ; free virtual = 8958
Phase 4.3 Placer Reporting | Checksum: 156415c67

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 477 ; free virtual = 8958

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 477 ; free virtual = 8958

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 477 ; free virtual = 8958
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ee8dd8ef

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 477 ; free virtual = 8958
Ending Placer Task | Checksum: 7d0c2a6b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 477 ; free virtual = 8958
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 11 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 495 ; free virtual = 8976
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 477 ; free virtual = 8970
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/FACTOR2/factor2.runs/impl_1/factor2_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file factor2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 477 ; free virtual = 8961
INFO: [runtcl-4] Executing : report_utilization -file factor2_utilization_placed.rpt -pb factor2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file factor2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 491 ; free virtual = 8974
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	PHY_RXC_IBUF_inst (IBUF.O) is locked to IOB_X1Y87
	PHY_RXC_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 75282b13 ConstDB: 0 ShapeSum: 7e3ff58 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bf3848d6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 323 ; free virtual = 8803
Post Restoration Checksum: NetGraph: 53db636c NumContArr: 6b5ce56a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bf3848d6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 326 ; free virtual = 8807

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bf3848d6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 309 ; free virtual = 8789

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bf3848d6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2975.164 ; gain = 0.000 ; free physical = 309 ; free virtual = 8789
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ed6b9711

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2994.398 ; gain = 19.234 ; free physical = 298 ; free virtual = 8778
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.497  | TNS=0.000  | WHS=-1.629 | THS=-354.785|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1568bd93a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2994.398 ; gain = 19.234 ; free physical = 281 ; free virtual = 8761
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.497  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1568bd93a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3010.398 ; gain = 35.234 ; free physical = 281 ; free virtual = 8761
Phase 2 Router Initialization | Checksum: 104eadf39

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3010.398 ; gain = 35.234 ; free physical = 281 ; free virtual = 8761

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0212386 %
  Global Horizontal Routing Utilization  = 0.0372265 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7775
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7646
  Number of Partially Routed Nets     = 129
  Number of Node Overlaps             = 232


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 104eadf39

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3010.398 ; gain = 35.234 ; free physical = 276 ; free virtual = 8756
Phase 3 Initial Routing | Checksum: 1a5d1da6e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3010.398 ; gain = 35.234 ; free physical = 274 ; free virtual = 8755
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|             clk_out1_pll |             clk_out1_pll |        fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 646
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.902  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fa183beb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3024.398 ; gain = 49.234 ; free physical = 278 ; free virtual = 8758
Phase 4 Rip-up And Reroute | Checksum: 1fa183beb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3024.398 ; gain = 49.234 ; free physical = 278 ; free virtual = 8758

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fa183beb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3024.398 ; gain = 49.234 ; free physical = 278 ; free virtual = 8758

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fa183beb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3024.398 ; gain = 49.234 ; free physical = 278 ; free virtual = 8758
Phase 5 Delay and Skew Optimization | Checksum: 1fa183beb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 3024.398 ; gain = 49.234 ; free physical = 278 ; free virtual = 8758

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14b176c55

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3024.398 ; gain = 49.234 ; free physical = 278 ; free virtual = 8758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.902  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2032864eb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3024.398 ; gain = 49.234 ; free physical = 278 ; free virtual = 8758
Phase 6 Post Hold Fix | Checksum: 2032864eb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3024.398 ; gain = 49.234 ; free physical = 278 ; free virtual = 8758

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.51612 %
  Global Horizontal Routing Utilization  = 1.59925 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2032864eb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3024.398 ; gain = 49.234 ; free physical = 278 ; free virtual = 8758

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2032864eb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3026.398 ; gain = 51.234 ; free physical = 277 ; free virtual = 8757

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26448ee04

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 3026.398 ; gain = 51.234 ; free physical = 277 ; free virtual = 8758

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.902  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 26448ee04

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 3026.398 ; gain = 51.234 ; free physical = 280 ; free virtual = 8760
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 3026.398 ; gain = 51.234 ; free physical = 308 ; free virtual = 8789

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 3026.398 ; gain = 51.234 ; free physical = 308 ; free virtual = 8789
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3046.277 ; gain = 11.875 ; free physical = 289 ; free virtual = 8784
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/FACTOR2/factor2.runs/impl_1/factor2_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file factor2_drc_routed.rpt -pb factor2_drc_routed.pb -rpx factor2_drc_routed.rpx
Command: report_drc -file factor2_drc_routed.rpt -pb factor2_drc_routed.pb -rpx factor2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/master/FPGA_proj/FACTOR2/factor2.runs/impl_1/factor2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file factor2_methodology_drc_routed.rpt -pb factor2_methodology_drc_routed.pb -rpx factor2_methodology_drc_routed.rpx
Command: report_methodology -file factor2_methodology_drc_routed.rpt -pb factor2_methodology_drc_routed.pb -rpx factor2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/master/FPGA_proj/FACTOR2/factor2.runs/impl_1/factor2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file factor2_power_routed.rpt -pb factor2_power_summary_routed.pb -rpx factor2_power_routed.rpx
Command: report_power -file factor2_power_routed.rpt -pb factor2_power_summary_routed.pb -rpx factor2_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file factor2_route_status.rpt -pb factor2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file factor2_timing_summary_routed.rpt -pb factor2_timing_summary_routed.pb -rpx factor2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file factor2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file factor2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file factor2_bus_skew_routed.rpt -pb factor2_bus_skew_routed.pb -rpx factor2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force factor2.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net PHY_GTXC_OBUF is a gated clock net sourced by a combinational pin PHY_GTXC_OBUF_inst_i_1/O, cell PHY_GTXC_OBUF_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net dfs/set_done1_t0 is a gated clock net sourced by a combinational pin dfs/set_done1_t_reg_i_1/O, cell dfs/set_done1_t_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net dfs/set_done2_t0 is a gated clock net sourced by a combinational pin dfs/set_done2_t_reg_i_1/O, cell dfs/set_done2_t_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx_pkt/eth_type_rx__0 is a gated clock net sourced by a combinational pin rx_pkt/eth_type_rx_reg[15]_i_1/O, cell rx_pkt/eth_type_rx_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx_pkt/rx_udp_dlen is a gated clock net sourced by a combinational pin rx_pkt/rx_udp_dlen_reg[15]_i_1/O, cell rx_pkt/rx_udp_dlen_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx_pkt/set_26010_t_reg_i_2_n_0 is a gated clock net sourced by a combinational pin rx_pkt/set_26010_t_reg_i_2/O, cell rx_pkt/set_26010_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx_pkt/set_26100_t_reg_i_2_n_0 is a gated clock net sourced by a combinational pin rx_pkt/set_26100_t_reg_i_2/O, cell rx_pkt/set_26100_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx_pkt/set_apo_t_reg_i_2_n_0 is a gated clock net sourced by a combinational pin rx_pkt/set_apo_t_reg_i_2/O, cell rx_pkt/set_apo_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx_pkt/set_arp_oper__0 is a gated clock net sourced by a combinational pin rx_pkt/set_arp_oper_reg_i_1/O, cell rx_pkt/set_arp_oper_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx_pkt/set_arp_t_reg_i_2_n_0 is a gated clock net sourced by a combinational pin rx_pkt/set_arp_t_reg_i_2/O, cell rx_pkt/set_arp_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT PHY_GTXC_OBUF_inst_i_1 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg, fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg, fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg, fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg, fifo_pkt26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg, fifo_pkt26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg, fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg, and fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
WARNING: [DRC RTSTAT-10] No routable loads: 10 net(s) have no routable loads. The problem bus(es) and/or net(s) are fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_pkt26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_pkt25700/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, fifo_pkt26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, fifo_pkt26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dfs/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, and fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./factor2.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/master/FPGA_proj/FACTOR2/factor2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 19 15:55:24 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 3405.812 ; gain = 317.707 ; free physical = 534 ; free virtual = 8755
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 15:55:24 2021...
