<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001268A1-20030102-D00000.TIF SYSTEM "US20030001268A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001268A1-20030102-D00001.TIF SYSTEM "US20030001268A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001268A1-20030102-D00002.TIF SYSTEM "US20030001268A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001268A1-20030102-D00003.TIF SYSTEM "US20030001268A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001268A1-20030102-D00004.TIF SYSTEM "US20030001268A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001268A1-20030102-D00005.TIF SYSTEM "US20030001268A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001268A1-20030102-D00006.TIF SYSTEM "US20030001268A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001268A1-20030102-D00007.TIF SYSTEM "US20030001268A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001268A1-20030102-D00008.TIF SYSTEM "US20030001268A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030001268A1-20030102-D00009.TIF SYSTEM "US20030001268A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030001268A1-20030102-D00010.TIF SYSTEM "US20030001268A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030001268A1-20030102-D00011.TIF SYSTEM "US20030001268A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030001268A1-20030102-D00012.TIF SYSTEM "US20030001268A1-20030102-D00012.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001268</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10041349</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020108</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-38813</doc-number>
</priority-application-number>
<filing-date>20010630</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/8238</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>257</class>
<subclass>758000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Semiconductor device including cylinder-type capacitor and a manufacturing method thereof</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Yong-chul</given-name>
<family-name>Oh</family-name>
</name>
<residence>
<residence-non-us>
<city>Suwon-city</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<assignee>
<organization-name>Samsung Electronics Co., Ltd.</organization-name>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>Steven M. Mills</name-1>
<name-2>MILLS &amp; ONELLO LLP</name-2>
<address>
<address-1>Suite 605</address-1>
<address-2>Eleven Beacon Street</address-2>
<city>Boston</city>
<state>MA</state>
<postalcode>02108</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A semiconductor device including a cylinder-type capacitor and a manufacturing method thereof are provided. The semiconductor device includes dielectric layer patterns formed on a semiconductor substrate. The dielectric layer patterns extend to the same height in a cell region and a peripheral circuit region of the semiconductor substrate and define a hole in the cell region. A lower electrode of a cylinder-type capacitor is formed to contact the bottom of the hole with a predetermined gap between the outer wall of the lower electrode and the sidewall of the hole. A dielectric layer is formed on the dielectric layer patterns and the lower electrode on the cell region. An upper electrode is formed on the dielectric layer. According to the semiconductor device and the manufacturing method thereof, a cylinder-type capacitor is formed in the cell region without generating a step difference between the cell region and the peripheral circuit region. Accordingly, it is possible to planarize an inter-metal dielectric layer introduced for performing a subsequent metal wiring process more easily than in the prior art. It is also possible to omit the process of planarizing the MD layer. In addition, since the dielectric layer patterns exist between adjacent lower electrodes, a bridge caused by contact between the adjacent lower electrodes is prevented. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a semiconductor device and a manufacturing method thereof, and more particularly, to a semiconductor device including a cylinder-type capacitor and a manufacturing method thereof. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> The characteristics of a memory cell such as a dynamic random access memory (DRAM) are closely related to the capacitance of a cell capacitor. For example, as the capacitance of a cell capacitor increases, the low voltage characteristics and soft error characteristics of a memory cell improve. However, as the integration density of semiconductor devices increases, area occupied by a unit cell at which a capacitor will be formed continues to decrease. Accordingly, various methods for forming a capacitor to have an increased capacitance in a limited area have been proposed. For example, a method for increasing the effective area of an electrode by forming a lower electrode of a cylinder-type capacitor with the use of a sacrificial oxide layer have been suggested. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> A conventional semiconductor device including a cylinder-type capacitor and a method for manufacturing the same will be described with reference to <cross-reference target="DRAWINGS">FIGS. 1 through 3</cross-reference>. Referring to <cross-reference target="DRAWINGS">FIG. 1, a</cross-reference> semiconductor substrate <highlight><bold>10</bold></highlight>, on which a cell region C and a peripheral circuit region P are defined, is prepared. A contact pad <highlight><bold>30</bold></highlight> is formed to be self-aligned to two adjacent gates <highlight><bold>20</bold></highlight> in the cell region C. Next, a contact plug <highlight><bold>45</bold></highlight> is formed to contact the top surface of the contact pad <highlight><bold>30</bold></highlight>. Reference numerals <highlight><bold>25</bold></highlight> and <highlight><bold>35</bold></highlight> represent interlayer dielectric layers. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 1, a</cross-reference> sacrificial layer <highlight><bold>50</bold></highlight> is formed to include a storage node hole H, which exposes the top surface of the contact plug <highlight><bold>45</bold></highlight>, on the contact plug <highlight><bold>45</bold></highlight> and the interlayer dielectric layer <highlight><bold>35</bold></highlight>. Next, a conductive layer <highlight><bold>55</bold></highlight> is formed to a predetermined thickness on the sacrificial oxide layer <highlight><bold>50</bold></highlight>. The storage node hole H is not completely filled with the conductive layer <highlight><bold>55</bold></highlight>. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, predetermined portions of the conductive layer <highlight><bold>55</bold></highlight> formed on the sacrificial oxide layer <highlight><bold>50</bold></highlight> and the sacrificial oxide layer <highlight><bold>50</bold></highlight> are completely removed, thereby isolating storage nodes from one another. For example, an oxide layer (not shown) is formed on the conductive layer <highlight><bold>55</bold></highlight> so as to completely fill the storage node hole H, and then the top surface of the oxide layer is planarized, exposing the top surface of the sacrificial oxide layer <highlight><bold>50</bold></highlight>. Next, the oxide layer remaining in the storage node hole H and the sacrificial oxide layer <highlight><bold>50</bold></highlight> are removed by wet etching, thus forming lower electrodes <highlight><bold>55</bold></highlight><highlight><italic>a </italic></highlight>that are isolated from one another. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 3, a</cross-reference> dielectric layer <highlight><bold>60</bold></highlight> and an upper electrode <highlight><bold>65</bold></highlight> are sequentially formed on the lower electrodes <highlight><bold>55</bold></highlight><highlight><italic>a </italic></highlight>and then are patterned, thereby forming capacitors <highlight><bold>70</bold></highlight>. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> However, according to the conventional method for manufacturing a semiconductor device, a severe step difference may be generated between the cell region C and the peripheral circuit region P. This is because the sacrificial oxide layer <highlight><bold>50</bold></highlight> is completely removed in the step of isolating storage nodes from one another. Accordingly, in order to perform a subsequent metal wiring process, an inter-metal dielectric (IMD) layer must be formed on the semiconductor substrate <highlight><bold>10</bold></highlight> on which the capacitors <highlight><bold>70</bold></highlight> have been formed and then must be planarized. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> There are two different methods for planarizing the IMD layer. In a first method, in order to planarize the IMD layer, a boron phosphorus silicate glass (BPSG) layer is formed as an IMD layer and then is reflowed. However, since reflowing process is performed at a high temperature, the characteristics of a transistor of a highly-integrated device may deteriorate, and the resistance of a contact region may increase due to the high temperature. Finally, the reliability of a semiconductor device may be lowered. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> According to a second method, in order to planarize the IMD layer, an IMD layer is thickly formed on the entire surface of the semiconductor substrate <highlight><bold>10</bold></highlight> so that the top surface of a portion of the IMD layer formed in the peripheral circuit region P is higher than the top surfaces of the capacitors <highlight><bold>70</bold></highlight> formed in the cell region C. Next, a photoresist layer pattern is formed to expose only the cell region C. Predetermined portions of the IMD layer formed in the cell region C are etched using the photoresist layer pattern as an etching mask so that the step difference between the cell region and the peripheral circuit region P can be decreased. The photoresist layer pattern is removed, and the IMD layer is chemically and mechanically polished. However, this method is very complicated. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> In the meantime, as the integration density of semiconductor devices increases, the thicknesses of layers constituting semiconductor devices decrease. Accordingly, the lower electrodes <highlight><bold>55</bold></highlight><highlight><italic>a </italic></highlight>may be bent during the step of isolating storage nodes from one another, which has been described above with reference to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. Since the sacrificial oxide layer <highlight><bold>50</bold></highlight> is completely removed in the prior art, a lower electrode <highlight><bold>55</bold></highlight><highlight><italic>a </italic></highlight>may be bent such that it contacts an adjacent lower electrode, thus causing a bridge. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> To solve the above-described problems, it is a first object of the present invention to provide a semiconductor device that is capable of preventing a bridge caused by contact between adjacent lower electrodes of cylinder-type capacitors. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> It is a second object of the present invention to provide a method for manufacturing a cylinder-type capacitor in a cell region without generating a step difference between the cell region and a peripheral circuit region. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> The present invention is directed to a semiconductor device and a method of manufacturing a semiconductor device which overcome the drawbacks of the prior art. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> In accordance with a first aspect of the invention, the semiconductor device includes dielectric layer patterns formed on a semiconductor substrate. Here, the dielectric layer patterns extend to the same height in a cell region and a peripheral circuit region of the semiconductor substrate and define a hole in the cell region. A lower electrode of a cylinder-type capacitor is formed to contact the bottom of the hole with a predetermined gap between the outer wall of the lower electrode and the sidewall of the hole. A dielectric layer is formed on the dielectric layer patterns and the lower electrode on the cell region. An upper electrode is formed on the dielectric layer. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> In accordance with a second aspect, the semiconductor device includes dielectric layer patterns formed on a semiconductor substrate. Here, the dielectric layer patterns extend to the same height in a cell region and a peripheral circuit region of the semiconductor substrate and define a hole in the cell region. A conductive dummy pattern is formed at the bottom of the hole. A lower electrode of a cylinder-type capacitor is formed to contact the top surface of the conductive dummy pattern with a predetermined gap between the outer wall of the lower electrode and the sidewall of the hole. A dielectric layer is formed on the dielectric layer patterns and the lower electrode on the cell region. An upper electrode is formed on the dielectric layer. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> In one embodiment, the conductive dummy pattern is a Ti layer, a TiN layer, or a composite layer consisting of a Ti layer and a TiN layer. The thickness of the conductive dummy pattern is preferably 150-250 &angst;. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> In the semiconductor devices according to the first and second aspects of the present invention, the hole may expose the top surface of a contact plug electrically connected to a source/drain region. The predetermined gap between the outer wall of the lower electrode and the sidewall of the hole may be 150-250 &angst;. The upper and lower electrodes may be polysilicon layers. The dielectric layer may be an aluminum oxide (Al<highlight><subscript>2</subscript></highlight>O<highlight><subscript>3</subscript></highlight>) layer, a tantalum oxide (Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5</subscript></highlight>) layer, or a double layer including of a silicon nitride (Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4</subscript></highlight>) layer and a silicon oxide (SiO<highlight><subscript>2</subscript></highlight>) layer. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> In accordance with a third aspect of the invention, there is provided a method for manufacturing a semiconductor device. According to the method, dielectric layer patterns are formed on a semiconductor substrate. Here, the dielectric layer patterns extend to the same height in a cell region and a peripheral circuit region of the semiconductor substrate and define a hole in the cell region. A lower electrode of a cylinder-type capacitor is formed to contact the bottom of the hole with a predetermined gap between the outer wall of the lower electrode and the sidewall of the hole. A dielectric layer is formed on the lower electrode but not completely filling the predetermined gap between the outer wall of the lower electrode and the sidewall of the hole. An upper electrode is formed on the dielectric layer, completely filling the predetermined gap between the outer wall of the lower electrode and the sidewall of the hole. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> In one embodiment, tn order to form the lower electrode, a dummy pattern is formed to a predetermined thickness on the sidewall of the hole but not completely filling the hole. A conductive layer is formed to a predetermined thickness on the semiconductor substrate on which the dummy pattern is already formed but not completely filling the hole. A plurality of storage nodes isolated from one another are formed by removing the upper portion of the conductive layer, and the dummy pattern is removed. The thickness of the dummy pattern may be 150-250 &angst;. In a case where the dummy pattern is a silicon nitride layer, the dummy pattern is preferably removed by a wet etching process using phosphoric acid (H<highlight><subscript>2</subscript></highlight>PO<highlight><subscript>4</subscript></highlight>). </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> In accordance with a fourth aspect, the invention is directed to another method for manufacturing a semiconductor device. Dielectric layer patterns are formed on a semiconductor substrate. The dielectric layer patterns extend to the same height in a cell region and a peripheral circuit region of the semiconductor substrate and define a hole in the cell region. A conductive dummy pattern is formed at the bottom of the hole and then a lower electrode of a cylinder-type capacitor is formed to contact the conductive dummy pattern with a predetermined gap between the outer wall of the lower electrode and the sidewall of the hole. A dielectric layer is formed on the lower electrode but not completely filling the predetermined gap between the outer wall of the lower electrode and the sidewall of the hole. An upper electrode is formed on the dielectric layer, completely filling the predetermined gap between the outer wall of the lower electrode and the sidewall of the hole. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> In one embodiment, in order to form the lower electrode, a conductive dummy layer is formed to a predetermined thickness on the semiconductor substrate on which the dielectric layer patterns are already formed, but not completely filling the hole. A conductive layer is formed to a predetermined thickness on the semiconductor substrate on which the conductive dummy layer is already formed but not completely filling the hole. A plurality of storage nodes isolated from one another are formed by removing the upper portion of the conductive layer and the upper portion of the conductive dummy layer. A conductive dummy pattern is formed by removing a predetermined portion of the conductive dummy layer formed at the sidewall of the hole. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> The conductive dummy pattern may be a titanium (Ti) layer, a titanium nitride layer (TiN), or a composite layer consisting of a titanium (Ti) layer and a titanium nitride layer (TiN). The thickness of the conductive dummy layer may be 150-250 &angst;. In a case where the conductive dummy layer is a Ti layer, a TiN layer, or a composite layer consisting of a Ti layer and a TiN layer, the conductive dummy pattern is preferably formed by a wet etching process using ammonia (NH<highlight><subscript>3</subscript></highlight>) and peroxide H<highlight><subscript>2</subscript></highlight>O<highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> In the methods for manufacturing a semiconductor device according to the present invention, the predetermined gap between the outer wall of the lower electrode and the sidewall of the hole may be 150-250 &angst;. The conductive layer and the upper electrode may be formed of a polysilicon layer. The dielectric layer may be an aluminum oxide (Al<highlight><subscript>2</subscript></highlight>O<highlight><subscript>3</subscript></highlight>) layer, a tantalum oxide (Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5</subscript></highlight>) layer, or a double layer consisting of a silicon nitride (Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4</subscript></highlight>) layer and a silicon oxide (SiO<highlight><subscript>2</subscript></highlight>) layer. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> According to the present invention, it is possible to manufacture a cylinder-type capacitor in a cell region without generating a step difference between the cell region and a peripheral circuit region. Accordingly, it is possible to planarize an inter-metal dielectric (IMD) layer introduced for performing a subsequent metal wiring process more easily than in the prior art. It is also possible to omit the process of planarizing the IMD layer. In addition, since there are dielectric layer patterns between adjacent lower electrodes, a bridge caused by contact between the adjacent lower electrodes can be prevented.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> The foregoing and other objects, features and advantages of the invention will be apparent from the more particular description of a preferred embodiment of the invention, as illustrated in the accompanying drawings in which like reference characters refer to the same parts throughout the different views. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 1 through 3</cross-reference> are cross-sectional views illustrating a conventional semiconductor device including a cylinder-type capacitor and a manufacturing method thereof. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 4 through 12</cross-reference> are cross-sectional views illustrating a semiconductor device including a cylinder-type capacitor and a manufacturing method thereof according to a first embodiment of the present invention. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 13 through 19</cross-reference> are cross-sectional views illustrating a semiconductor device including a cylinder-type capacitor and a manufacturing method thereof according to a second embodiment of the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE EMBODIMENTS </heading>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The present invention will now be described more fully with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> In the drawings, the thickness of layers and regions are exaggerated for clarity. It will also be understood that when a layer is referred to as being &ldquo;on&rdquo; another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 4 through 12</cross-reference> are cross-sectional views illustrating a semiconductor device including a cylinder-type capacitor and a manufacturing method thereof according to a first embodiment of the present invention. Referring to <cross-reference target="DRAWINGS">FIG. 12</cross-reference>, the semiconductor device including a cylinder-type capacitor according to the first embodiment of the present invention includes dielectric layer patterns <highlight><bold>150</bold></highlight>, which extend to the same height in a cell region C<highlight><subscript>1 </subscript></highlight>and a peripheral circuit region P<highlight><subscript>1 </subscript></highlight>formed on a semiconductor substrate <highlight><bold>100</bold></highlight>. The dielectric layer patterns <highlight><bold>150</bold></highlight> define a hole H<highlight><subscript>1 </subscript></highlight>in the cell region C<highlight><subscript>1</subscript></highlight>. A lower electrode <highlight><bold>170</bold></highlight><highlight><italic>a </italic></highlight>of a cylinder-type capacitor is formed to contact the bottom of the hole H<highlight><subscript>1 </subscript></highlight>with a predetermined gap between the outer wall of the lower electrode <highlight><bold>170</bold></highlight><highlight><italic>a </italic></highlight>and the sidewall of the hole H<highlight><subscript>1</subscript></highlight>. A dielectric layer <highlight><bold>175</bold></highlight> is formed on the dielectric layer patterns <highlight><bold>150</bold></highlight> and the lower electrode <highlight><bold>170</bold></highlight><highlight><italic>a </italic></highlight>in the cell region C<highlight><subscript>1</subscript></highlight>, and an upper electrode <highlight><bold>180</bold></highlight> is formed on the dielectric layer <highlight><bold>175</bold></highlight>. In the present embodiment, there is little step difference between the cell region C<highlight><subscript>1 </subscript></highlight>and the peripheral circuit region P<highlight><subscript>1</subscript></highlight>. Accordingly, it is possible to planarize an inter-metal dielectric layer introduced for performing a subsequent metal wiring process more easily than in the prior art. It is also possible to omit the process of planarizing the IMD layer. In addition, since the dielectric layer patterns <highlight><bold>150</bold></highlight> exist, a bridge caused by contact between adjacent lower electrodes can be prevented. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Hereinafter, a method for manufacturing a semiconductor device including a cylinder-type capacitor according to the first embodiment of the present invention will be described more fully with reference to <cross-reference target="DRAWINGS">FIGS. 4 through 12</cross-reference>. Referring to <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the semiconductor substrate <highlight><bold>100</bold></highlight>, on which the cell region C<highlight><subscript>1 </subscript></highlight>and peripheral circuit region P<highlight><subscript>1 </subscript></highlight>are defined, is provided. A contact pad <highlight><bold>130</bold></highlight> is formed to be self-aligned to two adjacent gates <highlight><bold>110</bold></highlight>. Next, a contact plug <highlight><bold>145</bold></highlight> is formed to contact the top surface of the contact pad <highlight><bold>130</bold></highlight>. The contact plug <highlight><bold>145</bold></highlight> is electrically connected to a source/drain region <highlight><bold>120</bold></highlight> in the cell region C<highlight><subscript>1 </subscript></highlight>on the semiconductor substrate <highlight><bold>100</bold></highlight>. Reference numerals <highlight><bold>125</bold></highlight> and <highlight><bold>135</bold></highlight> represent interlayer dielectric layers. The uppermost portion of the interlayer dielectric layer <highlight><bold>135</bold></highlight> is formed of a silicon nitride layer so that the interlayer dielectric layer <highlight><bold>135</bold></highlight> can act as an etching stopper in a subsequent process for forming <highlight><bold>10</bold></highlight> the dielectric layer patterns <highlight><bold>150</bold></highlight>. If the interlayer dielectric layer <highlight><bold>135</bold></highlight> to be etched to form the contact plug <highlight><bold>145</bold></highlight> is thin, the contact plug <highlight><bold>145</bold></highlight> may be formed to directly contact the source/drain region <highlight><bold>120</bold></highlight> without forming the contact pad <highlight><bold>130</bold></highlight>. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, dielectric layer patterns <highlight><bold>150</bold></highlight> are formed to extend to the same height in the cell region C<highlight><subscript>1 </subscript></highlight>and peripheral circuit region P<highlight><subscript>1 </subscript></highlight>of the semiconductor substrate <highlight><bold>100</bold></highlight>. The dielectric layer patterns <highlight><bold>150</bold></highlight> define a hole H<highlight><subscript>1 </subscript></highlight>exposing the top surface of the contact plug <highlight><bold>145</bold></highlight>. For example, a silicon oxide layer is formed on the semiconductor substrate <highlight><bold>100</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> by low pressure chemical vapor deposition (LPCVD). Next, the hole H<highlight><subscript>1 </subscript></highlight>is formed exposing the top surface of the contact plug <highlight><bold>145</bold></highlight> by photolithography. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 6, a</cross-reference> dummy layer <highlight><bold>160</bold></highlight> is formed on the semiconductor substrate <highlight><bold>100</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. The hole H<highlight><subscript>1 </subscript></highlight>is not completely filled with the dummy layer <highlight><bold>160</bold></highlight>. The dummy layer <highlight><bold>160</bold></highlight> is preferably a silicon nitride layer. The silicon nitride layer may be formed by LPCVD. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 7</cross-reference>, the dummy layer <highlight><bold>160</bold></highlight> is etched back until the top surfaces of the dielectric layer patterns <highlight><bold>150</bold></highlight> and the bottom of the hole H<highlight><subscript>1 </subscript></highlight>are exposed. As a result, a dummy pattern <highlight><bold>160</bold></highlight><highlight><italic>a </italic></highlight>having a predetermined thickness is formed in the hole H<highlight><subscript>1 </subscript></highlight>but not completely filling the hole H<highlight><subscript>1</subscript></highlight>. The dummy pattern <highlight><bold>160</bold></highlight><highlight><italic>a </italic></highlight>is preferably formed to a thickness between 150 &angst; and 250 &angst;. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 8, a</cross-reference> conductive layer <highlight><bold>170</bold></highlight> is formed to a predetermined thickness on the semiconductor substrate shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>. The hole H<highlight><subscript>1 </subscript></highlight>is not completely filled with the conductive layer <highlight><bold>170</bold></highlight>. The conductive layer <highlight><bold>170</bold></highlight> may be a polysilicon layer. The polysilicon layer may be formed by LPCVD. A step of doping the polysilicon layer may be performed in situ with the step of forming the polysilicon layer. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, the upper portion of the conductive layer <highlight><bold>170</bold></highlight> is removed, thereby forming a plurality of storage nodes <highlight><bold>170</bold></highlight><highlight><italic>a </italic></highlight>which are isolated from one another. For this, a photoresist layer (not shown) is deposited on the semiconductor substrate shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, completely filling the hole H<highlight><subscript>1</subscript></highlight>. The semiconductor substrate <highlight><bold>100</bold></highlight> on which the photoresist layer has been formed is planarized by chemical mechanical polishing (CMP) or etch-back until the top surfaces of the dielectric layer patterns <highlight><bold>150</bold></highlight> are exposed. Next, the photoresist layer remaining in the hole H<highlight><subscript>1 </subscript></highlight>is removed. In the step of isolating the storage nodes <highlight><bold>170</bold></highlight><highlight><italic>a </italic></highlight>from one another, an oxide layer may be used instead of the photoresist layer. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 10</cross-reference>, the dummy pattern <highlight><bold>160</bold></highlight><highlight><italic>a </italic></highlight>is removed from the semiconductor substrate shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>. At this time, it is preferable to use an etching process in which the dummy pattern <highlight><bold>160</bold></highlight><highlight><italic>a </italic></highlight>has an etching selectivity with respect to the dielectric layer patterns <highlight><bold>150</bold></highlight> and the conductive layer <highlight><bold>170</bold></highlight>. Since the dummy pattern <highlight><bold>160</bold></highlight><highlight><italic>a </italic></highlight>is formed of a silicon nitride layer in the present embodiment, it is preferable to remove the dummy pattern <highlight><bold>160</bold></highlight><highlight><italic>a </italic></highlight>by wet etching using phosphoric acid. As a result of removing the dummy pattern <highlight><bold>160</bold></highlight><highlight><italic>a, </italic></highlight>the storage node <highlight><bold>170</bold></highlight><highlight><italic>a </italic></highlight>becomes a lower electrode of a cylinder-type capacitor which is in contact with the bottom of the hole H<highlight><subscript>1 </subscript></highlight>with a gap G<highlight><subscript>1 </subscript></highlight>formed between the sidewall of the hole H<highlight><subscript>1 </subscript></highlight>and the outer wall of the storage node <highlight><bold>170</bold></highlight><highlight><italic>a. </italic></highlight>The width of the gap G<highlight><subscript>1 </subscript></highlight>is the same as the thickness of the dummy pattern <highlight><bold>160</bold></highlight><highlight><italic>a. </italic></highlight>Since the dielectric layer patterns <highlight><bold>150</bold></highlight> exist between adjacent storage nodes <highlight><bold>170</bold></highlight><highlight><italic>a, </italic></highlight>a bridge caused by contact between the adjacent storage nodes <highlight><bold>170</bold></highlight><highlight><italic>a </italic></highlight>can be prevented. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 11, a</cross-reference> dielectric layer <highlight><bold>175</bold></highlight> is formed on the resulting structure to a predetermined thickness such that the gap G<highlight><subscript>1 </subscript></highlight>is not completely filled with the dielectric layer <highlight><bold>175</bold></highlight>. The dielectric layer <highlight><bold>175</bold></highlight> is formed on the top surfaces of the dielectric layer patterns <highlight><bold>150</bold></highlight>, the sidewall and bottom of the hole H<highlight><subscript>1</subscript></highlight>, and the surface of the storage node <highlight><bold>170</bold></highlight><highlight><italic>a. </italic></highlight>The dielectric layer <highlight><bold>175</bold></highlight> may be formed of an aluminium oxide layer, a tantalum oxide layer or a double layer including a silicon nitride layer and a silicon oxide layer. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 12</cross-reference>, an upper electrode <highlight><bold>180</bold></highlight> is formed to completely fill the gap G<highlight><subscript>1 </subscript></highlight>on the semiconductor substrate <highlight><bold>100</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 11</cross-reference>. The upper electrode <highlight><bold>180</bold></highlight> may be formed of a polysilicon layer. The polysilicon layer may be formed by LPCVD. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> A step of doping the polysilicon layer may be performed in situ with the step of forming the polysilicon layer. The dielectric layer <highlight><bold>175</bold></highlight> and the upper electrode <highlight><bold>180</bold></highlight> are patterned, leaving the dielectric layer <highlight><bold>175</bold></highlight> and the upper electrode <highlight><bold>180</bold></highlight> in the cell region C<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 13 through 19</cross-reference> are cross-sectional views illustrating a semiconductor device including a cylinder-type capacitor and a manufacturing method thereof according to a second embodiment of the present invention. Referring to <cross-reference target="DRAWINGS">FIG. 19</cross-reference>, the semiconductor device including a cylinder-type capacitor according to the second embodiment of the present invention includes dielectric layer patterns <highlight><bold>250</bold></highlight>, which extend to the same height in a cell region C<highlight><subscript>2 </subscript></highlight>and a peripheral circuit region P<highlight><subscript>2 </subscript></highlight>formed on a semiconductor substrate <highlight><bold>200</bold></highlight>. The dielectric layer patterns <highlight><bold>250</bold></highlight> define a hole H<highlight><subscript>2 </subscript></highlight>in the cell region C<highlight><subscript>2</subscript></highlight>. A lower electrode <highlight><bold>270</bold></highlight><highlight><italic>a </italic></highlight>of a cylinder-type capacitor is formed to contact the surface of a conductive dummy pattern <highlight><bold>260</bold></highlight><highlight><italic>a </italic></highlight>with a predetermined gap between the outer wall of the cylinder-type capacitor lower electrode <highlight><bold>270</bold></highlight><highlight><italic>a </italic></highlight>and the sidewall of the hole H<highlight><subscript>2</subscript></highlight>. The dielectric layer <highlight><bold>275</bold></highlight> is formed on the dielectric layer patterns <highlight><bold>250</bold></highlight> and the lower electrode <highlight><bold>270</bold></highlight><highlight><italic>a </italic></highlight>in the cell region C<highlight><subscript>2</subscript></highlight>, and an upper electrode <highlight><bold>280</bold></highlight> is formed on the dielectric layer <highlight><bold>275</bold></highlight>. In the present invention, there is little step difference between the cell region C<highlight><subscript>2 </subscript></highlight>and the peripheral circuit region P<highlight><subscript>2</subscript></highlight>. Accordingly, it is possible to planarize an inter-metal dielectric layer introduced for performing a subsequent metal wiring process more easily than in the prior art. It is also possible to omit the process of planarizing the IMD layer. In addition, since the dielectric layer patterns <highlight><bold>250</bold></highlight> exist, a bridge caused by contact between adjacent lower electrodes can be prevented. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> A method for manufacturing a semiconductor device including a cylinder-type capacitor according to the second embodiment of the present invention will be described more fully with reference to <cross-reference target="DRAWINGS">FIGS. 13 through 19</cross-reference>. Referring to <cross-reference target="DRAWINGS">FIG. 13</cross-reference>, the semiconductor substrate <highlight><bold>200</bold></highlight>, on which the cell region C<highlight><subscript>2 </subscript></highlight>and peripheral circuit region P<highlight><subscript>2 </subscript></highlight>are defined, is provided. A contact plug <highlight><bold>245</bold></highlight> is formed to be electrically connected to a source/drain region <highlight><bold>220</bold></highlight> in the cell region C<highlight><subscript>2 </subscript></highlight>on the semiconductor substrate <highlight><bold>200</bold></highlight>. A contact pad <highlight><bold>230</bold></highlight> is formed to be self-aligned to two adjacent gates <highlight><bold>210</bold></highlight>. Next, the contact plug is formed to contact the top surface of the contact pad <highlight><bold>230</bold></highlight>. Reference numerals <highlight><bold>225</bold></highlight> and <highlight><bold>235</bold></highlight> represent interlayer dielectric layers. The uppermost portion of the interlayer dielectric layer <highlight><bold>235</bold></highlight> is formed of a silicon nitride layer so that the interlayer dielectric layer <highlight><bold>235</bold></highlight> can act as an etching stopper in a subsequent process for forming the dielectric layer patterns <highlight><bold>250</bold></highlight>. If the interlayer dielectric layer <highlight><bold>235</bold></highlight> to be etched to form the contact plug <highlight><bold>245</bold></highlight> is thin, the contact plug <highlight><bold>245</bold></highlight> may be formed to directly contact the source/drain region <highlight><bold>220</bold></highlight> without forming the contact pad <highlight><bold>230</bold></highlight>. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 14</cross-reference>, dielectric layer patterns <highlight><bold>250</bold></highlight> are formed to extend to the same height in the cell region C<highlight><subscript>2 </subscript></highlight>and peripheral circuit region P<highlight><subscript>2 </subscript></highlight>of the semiconductor substrate <highlight><bold>200</bold></highlight>. The dielectric layer patterns <highlight><bold>250</bold></highlight> define a hole H<highlight><subscript>2 </subscript></highlight>exposing the top surface of the contact plug <highlight><bold>245</bold></highlight>. For example, a silicon oxide layer is formed on the semiconductor substrate <highlight><bold>200</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 13</cross-reference> by low pressure chemical vapor deposition (LPCVD). Next, the hole H<highlight><subscript>2 </subscript></highlight>is formed, exposing the top surface of the contact plug <highlight><bold>245</bold></highlight> by photolithography. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 15, a</cross-reference> conductive dummy layer <highlight><bold>260</bold></highlight> is formed on the semiconductor substrate shown in <cross-reference target="DRAWINGS">FIG. 14</cross-reference> to a predetermined thickness. The hole H<highlight><subscript>2 </subscript></highlight>is not completely filled with the conductive dummy layer <highlight><bold>260</bold></highlight>. The conductive dummy layer <highlight><bold>260</bold></highlight> may be formed of a titanium layer, a titanium nitride layer, or a composite layer of a titanium layer and a titanium nitride layer. The conductive dummy layer <highlight><bold>260</bold></highlight> is preferably formed to a thickness of 150 &angst; to 250 &angst;. A conductive layer <highlight><bold>270</bold></highlight> is formed on the conductive dummy layer <highlight><bold>260</bold></highlight> but not completely filling the hole H<highlight><subscript>2</subscript></highlight>. The conductive layer <highlight><bold>270</bold></highlight> may be a polysilicon layer. The polysilicon layer may be formed by LPCVD. A step of doping the polysilicon layer may be performed in situ with the step of forming the polysilicon layer. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 16</cross-reference>, the upper portions of the conductive layer <highlight><bold>270</bold></highlight> and the conductive dummy layer <highlight><bold>260</bold></highlight> are removed, thereby forming a plurality of storage nodes <highlight><bold>270</bold></highlight><highlight><italic>a </italic></highlight>which are isolated from one another. For this, a photoresist layer (not shown) is deposited on the semiconductor substrate shown in <cross-reference target="DRAWINGS">FIG. 15</cross-reference>, filling the hole H<highlight><subscript>2 </subscript></highlight>completely. The semiconductor substrate on which the photoresist layer has been formed is planarized by chemical mechanical polishing (CMP) or etch-back until the top surfaces of the dielectric layer patterns <highlight><bold>250</bold></highlight> are exposed. Next, the photoresist layer still remaining in the hole H<highlight><subscript>2 </subscript></highlight>is removed. In the step of isolating the storage nodes <highlight><bold>270</bold></highlight><highlight><italic>a </italic></highlight>from one another, an oxide layer may be used instead of the photoresist layer. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 17</cross-reference>, predetermined portions of the conductive dummy layer <highlight><bold>260</bold></highlight> are removed such that the conductive dummy layer <highlight><bold>260</bold></highlight> remains only at the bottom of the hole H<highlight><subscript>2</subscript></highlight>. As a result, a conductive dummy pattern <highlight><bold>260</bold></highlight><highlight><italic>a </italic></highlight>is formed. Preferably, an etching process in which the conductive dummy layer <highlight><bold>260</bold></highlight> has an etching selectivity with respect to the dielectric layer patterns <highlight><bold>250</bold></highlight> and the conductive layer <highlight><bold>270</bold></highlight> is used to partially remove the conductive dummy layer <highlight><bold>260</bold></highlight>. Since the conductive dummy layer <highlight><bold>260</bold></highlight> is formed of a titanium layer, a titanium nitride layer or a composite layer of a titanium layer and a titanium nitride layer in the present embodiment, it is preferable to partially remove the conductive dummy layer <highlight><bold>260</bold></highlight> by wet etching using a solution containing ammonia and peroxide. The conductive dummy pattern <highlight><bold>260</bold></highlight> can be formed at the entire bottom of the hole H<highlight><subscript>2 </subscript></highlight>by adjusting the etching time. As a result, the storage node <highlight><bold>270</bold></highlight><highlight><italic>a </italic></highlight>becomes a cylinder-type capacitor lower electrode contacting the conductive dummy pattern <highlight><bold>260</bold></highlight> with a gap G<highlight><subscript>2 </subscript></highlight>formed between the outer wall of the storage node <highlight><bold>270</bold></highlight><highlight><italic>a </italic></highlight>and the sidewall of the hole H<highlight><subscript>2</subscript></highlight>. The width of the gap G<highlight><subscript>2 </subscript></highlight>is the same as the thickness of the conductive dummy layer <highlight><bold>260</bold></highlight>. Since the dielectric layer patterns <highlight><bold>250</bold></highlight> exist between adjacent storage nodes <highlight><bold>270</bold></highlight><highlight><italic>a, </italic></highlight>a bridge caused by contact between the adjacent storage nodes <highlight><bold>270</bold></highlight><highlight><italic>a </italic></highlight>can be prevented. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 18, a</cross-reference> dielectric layer <highlight><bold>275</bold></highlight> is formed to a predetermined thickness such that the gap G<highlight><subscript>2 </subscript></highlight>is not completely filled with the dielectric layer <highlight><bold>275</bold></highlight>. The dielectric layer <highlight><bold>275</bold></highlight> is formed on the top surfaces of the dielectric layer patterns <highlight><bold>150</bold></highlight>, the sidewall and bottom of the hole H<highlight><subscript>2</subscript></highlight>, and the surface of the storage node <highlight><bold>270</bold></highlight><highlight><italic>a. </italic></highlight>The dielectric layer <highlight><bold>275</bold></highlight> may be formed of an aluminium oxide layer, a tantalum oxide layer or a double layer including a silicon nitride layer and a silicon oxide layer. Referring to <cross-reference target="DRAWINGS">FIG. 19</cross-reference>, an upper electrode <highlight><bold>280</bold></highlight> is formed to completely fill the gap G<highlight><subscript>2 </subscript></highlight>on the semiconductor substrate <highlight><bold>200</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 18</cross-reference>. The upper electrode <highlight><bold>280</bold></highlight> may be formed of a polysilicon layer. The polysilicon layer may be formed by LPCVD. A step of doping the polysilicon layer may be performed in situ with the step of forming the polysilicon layer. The dielectric layer <highlight><bold>275</bold></highlight> and the upper electrode <highlight><bold>280</bold></highlight> are patterned, leaving the dielectric layer <highlight><bold>275</bold></highlight> and the upper electrode <highlight><bold>280</bold></highlight> in the cell region C<highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> While this invention has been particularly shown and described with reference to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims. For example, in the method for manufacturing a semiconductor device according to the embodiments of the present invention, the upper and lower electrodes of a capacitor are formed of a polysilicon layer. However, it is quite clear to those skilled in the art that the upper and lower electrodes of a capacitor may be formed of another conductive layer such as a metal layer. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> According to the present invention, it is possible to manufacture a cylinder-type capacitor in a cell region without generating a step difference between the cell region and a peripheral circuit region. Accordingly, it is possible to planarize an inter-metal dielectric (IMD) layer introduced for performing a subsequent metal wiring process more easily than in the prior art. It is also possible to omit the process of planarizing the IMD layer. In addition, since there are dielectric layer patterns between adjacent lower electrodes, a bridge caused by contact between the adjacent lower electrodes can be prevented. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A semiconductor device comprising: 
<claim-text>dielectric layer patterns formed on a semiconductor substrate, the dielectric layer patterns extending to the same height in a cell region and a peripheral circuit region of the semiconductor substrate and defining a hole in the cell region; </claim-text>
<claim-text>a lower electrode of a cylinder-type capacitor formed to contact the bottom of the hole with a predetermined gap between the outer wall of the lower electrode and the sidewall of the hole; </claim-text>
<claim-text>a dielectric layer formed on the dielectric layer patterns and the lower electrode on the cell region; and </claim-text>
<claim-text>an upper electrode formed on the dielectric layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the hole exposes the top surface of a contact plug electrically connected to a source/drain region. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the predetermined gap between the outer wall of the lower electrode and the sidewall of the hole is 150-250 &angst;. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the lower electrode is a polysilicon layer. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the dielectric layer is at least one of an aluminum oxide (Al<highlight><subscript>2</subscript></highlight>O<highlight><subscript>3</subscript></highlight>) layer, a tantalum oxide (Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5</subscript></highlight>) layer, and a double layer including a silicon nitride (Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4</subscript></highlight>) layer and a silicon oxide (SiO<highlight><subscript>2</subscript></highlight>) layer. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the upper electrode is a polysilicon layer. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A semiconductor device comprising: 
<claim-text>dielectric layer patterns formed on a semiconductor substrate, the dielectric layer patterns extending to the same height in a cell region and a peripheral circuit region of the semiconductor substrate and defining a hole in the cell region; </claim-text>
<claim-text>a conductive dummy pattern formed at the bottom of the hole; </claim-text>
<claim-text>a lower electrode of a cylinder-type capacitor formed to contact the top surface of the conductive dummy pattern with a predetermined gap between the outer wall of the lower electrode and the sidewall of the hole; </claim-text>
<claim-text>a dielectric layer formed on the dielectric layer patterns and the lower electrode on the cell region; and </claim-text>
<claim-text>an upper electrode formed on the dielectric layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the hole exposes the top surface of a contact plug electrically connected to a source/drain region. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the thickness of the conductive dummy pattern is 150-250 &angst;. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the conductive dummy pattern is at least one of a titanium (Ti) layer, a titanium nitride layer (TiN), and a composite layer including a titanium (Ti) layer and a titanium nitride layer (TiN). </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the predetermined gap between the outer wall of the lower electrode and the sidewall of the hole is 150-250 &angst;. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the lower electrode is a polysilicon layer. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the dielectric layer is at least one of an aluminum oxide (Al<highlight><subscript>2</subscript></highlight>O<highlight><subscript>3</subscript></highlight>) layer, a tantalum oxide (Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5</subscript></highlight>) layer, and a double layer including a silicon nitride (Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4</subscript></highlight>) layer and a silicon oxide (SiO<highlight><subscript>2</subscript></highlight>) layer. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The semiconductor device of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein the upper electrode is a polysilicon layer. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. A method for manufacturing a semiconductor device comprising: 
<claim-text>forming dielectric layer patterns on a semiconductor substrate, the dielectric layer patterns extending to the same height in a cell region and a peripheral circuit region of the semiconductor substrate and defining a hole in the cell region; </claim-text>
<claim-text>forming a lower electrode of a cylinder-type capacitor to contact the bottom of the hole with a predetermined gap between the outer wall of the lower electrode and the sidewall of the hole; </claim-text>
<claim-text>forming a dielectric layer on the lower electrode but not completely filling the predetermined gap between the outer wall of the lower electrode and the sidewall of the hole; and </claim-text>
<claim-text>forming an upper electrode on the dielectric layer, completely filling the predetermined gap between the outer wall of the lower electrode and the sidewall of the hole. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, wherein the predetermined gap between the outer wall of the lower electrode and the sidewall of the hole is 150-250 &angst;. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, wherein forming the lower electrode comprises: 
<claim-text>forming a dummy pattern to a predetermined thickness on the sidewall of the hole but not completely filling the hole; </claim-text>
<claim-text>forming a conductive layer to a predetermined thickness on the semiconductor substrate on which the dummy pattern is already formed but not completely filling the hole; </claim-text>
<claim-text>forming a plurality of storage nodes isolated from one another by removing the upper portion of the conductive layer; and </claim-text>
<claim-text>removing the dummy pattern. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference>, wherein forming the dummy pattern comprises: 
<claim-text>forming a dummy layer to a predetermined thickness on the semiconductor substrate, on which the dielectric layer patterns are already formed, but not completely filling the hole; and </claim-text>
<claim-text>etching-back the dummy layer until the top surfaces of the dielectric layer patterns and the bottom of the hole are exposed. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 18</dependent-claim-reference>, wherein the dummy layer is a silicon nitride layer. </claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference>, wherein the thickness of the dummy pattern is 150-250 &angst;. </claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference>, wherein the conductive layer is a polysilicon layer. </claim-text>
</claim>
<claim id="CLM-00022">
<claim-text><highlight><bold>22</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference>, wherein removing the dummy pattern is performed using an etching process in which the dummy pattern has an etching selectivity with respect to the dielectric layer patterns and the conductive layer. </claim-text>
</claim>
<claim id="CLM-00023">
<claim-text><highlight><bold>23</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 22</dependent-claim-reference>, wherein the dummy pattern is formed of a silicon nitride layer, and the etching process is a wet etching process using phosphoric acid (H<highlight><subscript>2</subscript></highlight>PO<highlight><subscript>4</subscript></highlight>). </claim-text>
</claim>
<claim id="CLM-00024">
<claim-text><highlight><bold>24</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, wherein the dielectric layer is at least one of an aluminum oxide (Al<highlight><subscript>2</subscript></highlight>O<highlight><subscript>3</subscript></highlight>) layer, a tantalum oxide (Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5</subscript></highlight>) layer, and a double layer including a silicon nitride (Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4</subscript></highlight>) layer and a silicon oxide (SiO<highlight><subscript>2</subscript></highlight>) layer. </claim-text>
</claim>
<claim id="CLM-00025">
<claim-text><highlight><bold>25</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, wherein the upper electrode is formed of a polysilicon layer. </claim-text>
</claim>
<claim id="CLM-00026">
<claim-text><highlight><bold>26</bold></highlight>. A method for manufacturing a semiconductor device comprising: 
<claim-text>forming dielectric layer patterns on a semiconductor substrate, the dielectric layer patterns extending to the same height in a cell region and a peripheral circuit region of the semiconductor substrate and defining a hole in the cell region; </claim-text>
<claim-text>forming a conductive dummy pattern at the bottom of the hole and then forming a lower electrode of a cylinder-type capacitor to contact the conductive dummy pattern with a predetermined gap between the outer wall of the lower electrode and the sidewall of the hole; </claim-text>
<claim-text>forming a dielectric layer on the lower electrode but not completely filling the predetermined gap between the outer wall of the lower electrode and the sidewall of the hole; and </claim-text>
<claim-text>forming an upper electrode on the dielectric layer, completely filling the predetermined gap between the outer wall of the lower electrode and the sidewall of the hole. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00027">
<claim-text><highlight><bold>27</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 26</dependent-claim-reference>, wherein the predetermined gap between the outer wall of the lower electrode and the sidewall of the hole is 150-250 &angst;. </claim-text>
</claim>
<claim id="CLM-00028">
<claim-text><highlight><bold>28</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 26</dependent-claim-reference>, wherein the conductive layer is a polysilicon layer. </claim-text>
</claim>
<claim id="CLM-00029">
<claim-text><highlight><bold>29</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 26</dependent-claim-reference>, wherein the step of forming the lower electrode comprises: 
<claim-text>forming a conductive dummy layer to a predetermined thickness on the semiconductor substrate on which the dielectric layer patterns are already formed, but not completely filling the hole; </claim-text>
<claim-text>forming a conductive layer to a predetermined thickness on the semiconductor substrate on which the conductive dummy layer is already formed but not completely filling the hole; </claim-text>
<claim-text>forming a plurality of storage nodes isolated from one another by removing the upper portion of the conductive layer and the upper portion of the conductive dummy layer; and </claim-text>
<claim-text>forming a conductive dummy pattern by removing a predetermined portion of the conductive dummy layer formed at the sidewall of the hole. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00030">
<claim-text><highlight><bold>30</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 29</dependent-claim-reference>, wherein the conductive dummy pattern is at least one of a titanium (Ti) layer, a titanium nitride layer (TiN), and a composite layer including a titanium (Ti) layer and a titanium nitride layer (TiN). </claim-text>
</claim>
<claim id="CLM-00031">
<claim-text><highlight><bold>31</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 29</dependent-claim-reference>, wherein the thickness of the conductive dummy layer is 150-250 &angst;. </claim-text>
</claim>
<claim id="CLM-00032">
<claim-text><highlight><bold>32</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 29</dependent-claim-reference>, wherein forming the conductive dummy pattern is performed using an etching process in which the conductive dummy layer has an etching selectivity with respect to the dielectric layer patterns and the conductive layer. </claim-text>
</claim>
<claim id="CLM-00033">
<claim-text><highlight><bold>33</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 32</dependent-claim-reference>, wherein the conductive dummy layer is formed of at least one of a titanium (Ti) layer, a titanium nitride layer (TiN), and a composite layer including a titanium (Ti) layer and a titanium nitride layer (TiN), and the etching process is a wet etching process using ammonia (NH<highlight><subscript>3</subscript></highlight>) and peroxide (H<highlight><subscript>2</subscript></highlight>O<highlight><subscript>2</subscript></highlight>). </claim-text>
</claim>
<claim id="CLM-00034">
<claim-text><highlight><bold>34</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 26</dependent-claim-reference>, wherein the dielectric layer is at least one of an aluminum oxide (Al<highlight><subscript>2</subscript></highlight>O<highlight><subscript>3</subscript></highlight>) layer, a tantalum oxide (Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5</subscript></highlight>) layer, and a double layer including a silicon nitride (Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4</subscript></highlight>) layer and a silicon oxide (SiO<highlight><subscript>2</subscript></highlight>) layer. </claim-text>
</claim>
<claim id="CLM-00035">
<claim-text><highlight><bold>35</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00022">claim 26</dependent-claim-reference>, wherein the upper electrode is formed of a polysilicon layer.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>7</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001268A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001268A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001268A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001268A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001268A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001268A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001268A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001268A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001268A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030001268A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030001268A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030001268A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030001268A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
