/***************************************************************************************
* Copyright (c) 2014-2024 Zihao Yu, Nanjing University
*
* NEMU is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

#include "isa.h"
#include <cpu/cpu.h>
#include <cpu/ifetch.h>
#include <cpu/decode.h>

static word_t inst;
static word_t src1, src2, imm;
static int rs1, rs2, rd;

void trace_func(paddr_t addr, int op);

#define FTRACE_JAL() do {if(rd == 1) trace_func(s->dnpc, 0);} while(0)
#define FTRACE_JALR() do {\
	if(rd == 1) \
		trace_func(s->dnpc, 0);\
	else if(rs1 == 1 && rd == 0 && imm == 0) \
		trace_func(s->dnpc, 1);\
	} while(0)

#define R(i) gpr(i)
#define CSR(i) csr(i)
#define Mr vaddr_read
#define Mw vaddr_write

enum {
  TYPE_I, TYPE_R, TYPE_U, TYPE_S, TYPE_B, TYPE_J,
  TYPE_CSR,
  TYPE_N // none
};

#define src1R() do { *src1 = R(rs1); } while (0)
#define src2R() do { *src2 = R(rs2); } while (0)
#define immI() do { *imm = SEXT(BITS(i, 31, 20), 12); } while(0)
#define immU() do { *imm = SEXT(BITS(i, 31, 12), 20) << 12; } while(0)
#define immS() do { *imm = (SEXT(BITS(i, 31, 25), 7) << 5) | BITS(i, 11, 7); } while(0)
#define immB() do { \
	*imm = SEXT(BITCAT( \
		BITS(i,31,31),BITCAT( \
		BITS(i,7,7),BITCAT( \
		BITS(i,30,25), \
		BITS(i,11,8),4),10),11),12) << 1; \
} while(0)
#define immJ() do { \
	*imm = SEXT(BITCAT( \
		BITS(i,31,31),BITCAT( \
		BITS(i,19,12),BITCAT( \
		BITS(i,20,20),BITCAT( \
		BITS(i,30,25), \
		BITS(i,24,21),4),10),11),19),20) << 1; \
} while(0)

static void decode_operand(Decode *s, int *rd, word_t *src1, word_t *src2, word_t *imm, int type) {
  uint32_t i = s->isa.inst;
  rs1 = BITS(i, 19, 15);
  rs2 = BITS(i, 24, 20);
  *rd     = BITS(i, 11, 7);
  switch (type) {
    case TYPE_I: src1R();          immI(); break;
    case TYPE_R: src1R(); src2R(); 	   break;
    case TYPE_U:                   immU(); break;
    case TYPE_S: src1R(); src2R(); immS(); break;
    case TYPE_B: src1R(); src2R(); immB(); break;
    case TYPE_J:		   immJ(); break;
    case TYPE_CSR: src1R(); *imm = ZEXT(BITS(i, 31, 20), 12); break;
    case TYPE_N: break;
    default: panic("unsupported type = %d", type);
  }
}

static int decode_exec(Decode *s) 
{
	word_t csr_idx;
	int csr_uimm;

	s->dnpc = s->snpc;
	inst = s->isa.inst;

#define INSTPAT_INST(s) ((s)->isa.inst)
#define INSTPAT_MATCH(s, name, type, ... /* execute body */ ) { \
	rd = 0; \
	src1 = 0; src2 = 0; imm = 0; \
	decode_operand(s, &rd, &src1, &src2, &imm, concat(TYPE_, type)); \
	csr_idx = imm; csr_uimm = rs1; \
	__VA_ARGS__ ; \
}

	INSTPAT_START();
	// INSTPAT(pattern, name, type, function)
	// lb, blt, slti haven't been checked in PA2's cpu-tests
	// ebreak means the end of the program
	// mulhu, mulhsu haven't been checked in my program
	
	/* RV32I */
	INSTPAT("??????? ????? ????? ??? ????? 01101 11", lui    , U, R(rd) = imm);
	INSTPAT("??????? ????? ????? ??? ????? 00101 11", auipc  , U, R(rd) = s->pc + imm);

	INSTPAT("??????? ????? ????? ??? ????? 11011 11", jal    , J, 
		s->dnpc = s->pc + imm; R(rd) = s->snpc; IFDEF(CONFIG_FTRACE, FTRACE_JAL()));
	INSTPAT("??????? ????? ????? ??? ????? 11001 11", jalr   , I, 
		s->dnpc = (src1 + imm) & ~1; R(rd) = s->snpc; IFDEF(CONFIG_FTRACE, FTRACE_JALR()));

	INSTPAT("??????? ????? ????? 000 ????? 11000 11", beq    , B, (src1 == src2)? (s->dnpc = s->pc + imm ): 0);
	INSTPAT("??????? ????? ????? 001 ????? 11000 11", bne    , B, (src1 != src2)? (s->dnpc = s->pc + imm ): 0);
	INSTPAT("??????? ????? ????? 100 ????? 11000 11", blt    , B, ((sword_t)src1 < (sword_t)src2)? (s->dnpc = s->pc + imm ): 0);
	INSTPAT("??????? ????? ????? 101 ????? 11000 11", bge    , B, ((sword_t)src1 >= (sword_t)src2)? (s->dnpc = s->pc + imm ): 0);
	INSTPAT("??????? ????? ????? 110 ????? 11000 11", bltu   , B, (src1 < src2)? (s->dnpc = s->pc + imm ): 0);
	INSTPAT("??????? ????? ????? 111 ????? 11000 11", bgeu   , B, (src1 >= src2)? (s->dnpc = s->pc + imm ): 0);

	INSTPAT("??????? ????? ????? 000 ????? 00000 11", lb     , I, R(rd) = SEXT(Mr(src1 + imm, 1),8));
	INSTPAT("??????? ????? ????? 001 ????? 00000 11", lh     , I, R(rd) = SEXT(Mr(src1 + imm, 2),16));
	INSTPAT("??????? ????? ????? 010 ????? 00000 11", lw     , I, R(rd) = SEXT(Mr(src1 + imm, 4),32));
	INSTPAT("??????? ????? ????? 100 ????? 00000 11", lbu    , I, R(rd) = Mr(src1 + imm, 1));
	INSTPAT("??????? ????? ????? 101 ????? 00000 11", lhu    , I, R(rd) = Mr(src1 + imm, 2));
	INSTPAT("??????? ????? ????? 000 ????? 01000 11", sb     , S, Mw(src1 + imm, 1, src2));
	INSTPAT("??????? ????? ????? 001 ????? 01000 11", sh     , S, Mw(src1 + imm, 2, src2));
	INSTPAT("??????? ????? ????? 010 ????? 01000 11", sw     , S, Mw(src1 + imm, 4, src2));

	INSTPAT("??????? ????? ????? 000 ????? 00100 11", addi   , I, R(rd) = src1 + imm);
	INSTPAT("??????? ????? ????? 010 ????? 00100 11", slti   , I, R(rd) = (sword_t)src1 < (sword_t)imm);
	INSTPAT("??????? ????? ????? 011 ????? 00100 11", sltiu  , I, R(rd) = src1 < imm);
	INSTPAT("??????? ????? ????? 100 ????? 00100 11", xori   , I, R(rd) = src1 ^ imm);
	INSTPAT("??????? ????? ????? 110 ????? 00100 11", ori    , I, R(rd) = src1 | imm);
	INSTPAT("??????? ????? ????? 111 ????? 00100 11", andi   , I, R(rd) = src1 & imm);
	INSTPAT("0000000 ????? ????? 001 ????? 00100 11", slli   , I, R(rd) = src1 << BITS(imm, 4, 0));
	INSTPAT("0000000 ????? ????? 101 ????? 00100 11", srli   , I, R(rd) = (word_t)src1 >> BITS(imm, 4, 0));
	INSTPAT("0100000 ????? ????? 101 ????? 00100 11", srai   , I, R(rd) = (sword_t)src1 >> BITS(imm, 4, 0));

	INSTPAT("0000000 ????? ????? 000 ????? 01100 11", add	 , R, R(rd) = src1 + src2);
	INSTPAT("0100000 ????? ????? 000 ????? 01100 11", sub	 , R, R(rd) = src1 - src2);
	INSTPAT("0000000 ????? ????? 001 ????? 01100 11", sll	 , R, R(rd) = src1 << BITS(src2, 4, 0));
	INSTPAT("0000000 ????? ????? 010 ????? 01100 11", slt    , R, R(rd) = (sword_t)src1 < (sword_t)src2);
	INSTPAT("0000000 ????? ????? 011 ????? 01100 11", sltu   , R, R(rd) = src1 < src2);
	INSTPAT("0000000 ????? ????? 100 ????? 01100 11", xor    , R, R(rd) = src1 ^ src2);
	INSTPAT("0000000 ????? ????? 101 ????? 01100 11", srl    , R, R(rd) = src1 >> BITS(src2, 4, 0));
	INSTPAT("0100000 ????? ????? 101 ????? 01100 11", sra    , R, R(rd) = (sword_t)src1 >> BITS(src2, 4, 0));
	INSTPAT("0000000 ????? ????? 110 ????? 01100 11", or     , R, R(rd) = src1 | src2);
	INSTPAT("0000000 ????? ????? 111 ????? 01100 11", and    , R, R(rd) = src1 & src2);

	INSTPAT("0000000 00000 00000 000 00000 11100 11", ecall  , N, isa_raise_intr(EXCP(0xb), s));
	INSTPAT("0000000 00001 00000 000 00000 11100 11", ebreak , N, NEMUTRAP(s->pc, R(REG_A0)));

	/* M Extension */
	INSTPAT("0000001 ????? ????? 000 ????? 01100 11", mul    , R, R(rd) = src1 * src2);
	INSTPAT("0000001 ????? ????? 001 ????? 01100 11", mulh   , R, R(rd) = BITS(((sdword_t)(sword_t)src1 * (sdword_t)(sword_t)src2),63,32));
	INSTPAT("0000001 ????? ????? 010 ????? 01100 11", mulhsu , R, R(rd) = BITS(((sdword_t)src1 * (sdword_t)(sword_t)src2),63,32));
	INSTPAT("0000001 ????? ????? 011 ????? 01100 11", mulhu  , R, R(rd) = BITS(((sdword_t)src1 * (sdword_t)src2),63,32));
	INSTPAT("0000001 ????? ????? 100 ????? 01100 11", div    , R, R(rd) = (sword_t)src1 / (sword_t)src2);
	INSTPAT("0000001 ????? ????? 101 ????? 01100 11", divu   , R, R(rd) = (word_t)src1 / (word_t)src2);
	INSTPAT("0000001 ????? ????? 110 ????? 01100 11", rem    , R, R(rd) = (sword_t)src1 % (sword_t)src2);
	INSTPAT("0000001 ????? ????? 111 ????? 01100 11", remu   , R, R(rd) = (word_t)src1 % (word_t)src2);

	/* Zicsr Extension */
	// TODO: do not considering if the csr bit is writable
	INSTPAT("??????? ????? ????? 001 ????? 11100 11", csrrw  , CSR, R(rd) = CSR(csr_idx); CSR(csr_idx) = src1);
	INSTPAT("??????? ????? ????? 010 ????? 11100 11", csrrs  , CSR, R(rd) = CSR(csr_idx); CSR(csr_idx) |= src1);
	INSTPAT("??????? ????? ????? 011 ????? 11100 11", csrrc  , CSR, R(rd) = CSR(csr_idx); CSR(csr_idx) &= ~src1);
	INSTPAT("??????? ????? ????? 101 ????? 11100 11", csrrwi , CSR, R(rd) = CSR(csr_idx); CSR(csr_idx) = csr_uimm);
	INSTPAT("??????? ????? ????? 110 ????? 11100 11", csrrsi , CSR, R(rd) = CSR(csr_idx); CSR(csr_idx) |= csr_uimm);
	INSTPAT("??????? ????? ????? 111 ????? 11100 11", csrrci , CSR, R(rd) = CSR(csr_idx); CSR(csr_idx) &= ~csr_uimm);
	
	/* Trap-Return */
	INSTPAT("0011000 00010 00000 000 00000 11100 11", mret   , N, isa_ret_intr(s)); // TODO: no privilege level change

	/* INV */
	INSTPAT("??????? ????? ????? ??? ????? ????? ??", inv    , N, INV(s->pc));
	// goto this label once matched
	INSTPAT_END();

	R(0) = 0; // reset $zero to 0

	return 0;
}

int isa_exec_once(Decode *s) {
  s->isa.inst = inst_fetch(&s->snpc, 4);	// snpc modified in this function
  return decode_exec(s);
}