<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='255' type='51'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='253'>/// Generic instruction to materialize the address of an alloca or other
/// stack-based object.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='756' u='r' c='_ZN4llvm14CombinerHelper22findPostIndexCandidateERNS_12MachineInstrERNS_8RegisterES4_S4_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='839' u='r' c='_ZN4llvm14CombinerHelper21findPreIndexCandidateERNS_12MachineInstrERNS_8RegisterES4_S4_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1134' u='r' c='_ZN4llvm14CombinerHelper14optimizeMemsetERNS_12MachineInstrENS_8RegisterES3_jNS_5AlignEb'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1249' u='r' c='_ZN4llvm14CombinerHelper14optimizeMemcpyERNS_12MachineInstrENS_8RegisterES3_jNS_5AlignES4_b'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1355' u='r' c='_ZN4llvm14CombinerHelper15optimizeMemmoveERNS_12MachineInstrENS_8RegisterES3_jNS_5AlignES4_b'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp' l='39' c='_ZN4llvm14GISelKnownBits21computeKnownAlignmentENS_8RegisterEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp' l='223' c='_ZN4llvm14GISelKnownBits20computeKnownBitsImplENS_8RegisterERNS_9KnownBitsERKNS_5APIntEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='140' u='r' c='_ZN4llvm16MachineIRBuilder15buildFrameIndexERKNS_5DstOpEi'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='2292' c='_ZNK4llvm18TargetLoweringBase14shouldLocalizeERKNS_12MachineInstrEPKNS_19TargetTransformInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2516' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5617' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5641' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector21selectAddrModeIndexedERN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='452' u='r' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='646' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='484' c='_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='1070' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLegalizerInfo.cpp' l='157' u='r' c='_ZN4llvm16ARMLegalizerInfoC1ERKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='372' c='_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='353' c='_ZN12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsLegalizerInfo.cpp' l='227' u='r' c='_ZN4llvm17MipsLegalizerInfoC1ERKNS_13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='648' c='_ZNK4llvm20MipsRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='346' c='_ZN12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='490' u='r' c='_ZL16X86SelectAddressRKN4llvm12MachineInstrERKNS_19MachineRegisterInfoERNS_14X86AddressModeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='576' u='r' c='_ZNK12_GLOBAL__N_122X86InstructionSelector21selectFrameIndexOrGepERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='134' u='r' c='_ZN4llvm16X86LegalizerInfo21setLegalizerInfo32bitEv'/>
