

================================================================
== Vitis HLS Report for 'gradient_weight_x'
================================================================
* Date:           Fri Dec 13 11:12:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.026 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   447775|   447775|  4.478 ms|  4.478 ms|  447775|  447775|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER  |   447773|   447773|         3|          1|          1|  447772|       yes|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1163|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    42|        0|      420|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      240|    -|
|Register             |        -|     -|     1002|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    42|     1002|     1823|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_17ns_49_1_1_U51  |mul_32s_17ns_49_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_17ns_49_1_1_U52  |mul_32s_17ns_49_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_17ns_49_1_1_U53  |mul_32s_17ns_49_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_17ns_49_1_1_U69  |mul_32s_17ns_49_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_17ns_49_1_1_U70  |mul_32s_17ns_49_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_17ns_49_1_1_U71  |mul_32s_17ns_49_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_18ns_50_1_1_U54  |mul_32s_18ns_50_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_18ns_50_1_1_U55  |mul_32s_18ns_50_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_18ns_50_1_1_U56  |mul_32s_18ns_50_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_18ns_50_1_1_U57  |mul_32s_18ns_50_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_18ns_50_1_1_U58  |mul_32s_18ns_50_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_18ns_50_1_1_U59  |mul_32s_18ns_50_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_18ns_50_1_1_U63  |mul_32s_18ns_50_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_18ns_50_1_1_U64  |mul_32s_18ns_50_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_18ns_50_1_1_U65  |mul_32s_18ns_50_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_18ns_50_1_1_U66  |mul_32s_18ns_50_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_18ns_50_1_1_U67  |mul_32s_18ns_50_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_18ns_50_1_1_U68  |mul_32s_18ns_50_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U60  |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U61  |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U62  |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|  42|  0| 420|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln193_fu_270_p2               |         +|   0|  0|  26|          19|           1|
    |add_ln195_fu_325_p2               |         +|   0|  0|  18|          11|           1|
    |ret_V_40_fu_527_p2                |         +|   0|  0|  57|          50|          50|
    |ret_V_41_fu_577_p2                |         +|   0|  0|  57|          50|          50|
    |ret_V_42_fu_619_p2                |         +|   0|  0|  58|          51|          51|
    |ret_V_43_fu_657_p2                |         +|   0|  0|  58|          51|          51|
    |ret_V_44_fu_695_p2                |         +|   0|  0|  58|          51|          51|
    |ret_V_45_fu_729_p2                |         +|   0|  0|  58|          51|          51|
    |ret_V_46_fu_763_p2                |         +|   0|  0|  58|          51|          51|
    |ret_V_47_fu_797_p2                |         +|   0|  0|  58|          51|          51|
    |ret_V_48_fu_835_p2                |         +|   0|  0|  58|          51|          51|
    |ret_V_49_fu_865_p2                |         +|   0|  0|  58|          51|          51|
    |ret_V_50_fu_895_p2                |         +|   0|  0|  58|          51|          51|
    |ret_V_51_fu_1035_p2               |         +|   0|  0|  58|          51|          51|
    |ret_V_52_fu_1072_p2               |         +|   0|  0|  58|          51|          51|
    |ret_V_53_fu_1109_p2               |         +|   0|  0|  58|          51|          51|
    |ret_V_54_fu_1147_p2               |         +|   0|  0|  58|          51|          51|
    |ret_V_55_fu_1178_p2               |         +|   0|  0|  58|          51|          51|
    |ret_V_56_fu_1209_p2               |         +|   0|  0|  58|          51|          51|
    |ret_V_fu_477_p2                   |         +|   0|  0|  57|          50|          50|
    |and_ln216_fu_313_p2               |       and|   0|  0|   2|           1|           1|
    |ap_condition_228                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_233                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op201_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op91_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln193_fu_264_p2              |      icmp|   0|  0|  14|          19|          18|
    |icmp_ln195_fu_279_p2              |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln216_fu_307_p2              |      icmp|   0|  0|  11|          11|           3|
    |icmp_ln226_fu_319_p2              |      icmp|   0|  0|  11|          11|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |select_ln193_fu_285_p3            |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln200_fu_301_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1163|        1008|         964|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_phi_mux_tmp_x_V_2_phi_fu_216_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tmp_y_V_2_phi_fu_229_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tmp_z_V_2_phi_fu_242_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_tmp_x_V_2_reg_212  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_tmp_y_V_2_reg_225  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_tmp_z_V_2_reg_238  |   9|          2|   32|         64|
    |ap_sig_allocacmp_c_load                 |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   19|         38|
    |c_fu_102                                |   9|          2|   11|         22|
    |filtered_gradient_x_V_blk_n             |   9|          2|    1|          2|
    |filtered_gradient_x_V_din               |  14|          3|   32|         96|
    |filtered_gradient_y_V_blk_n             |   9|          2|    1|          2|
    |filtered_gradient_y_V_din               |  14|          3|   32|         96|
    |filtered_gradient_z_V_blk_n             |   9|          2|    1|          2|
    |filtered_gradient_z_V_din               |  14|          3|   32|         96|
    |indvar_flatten_fu_106                   |   9|          2|   19|         38|
    |real_start                              |   9|          2|    1|          2|
    |tmp_x_V_2_reg_212                       |   9|          2|   32|         64|
    |tmp_y_V_2_reg_225                       |   9|          2|   32|         64|
    |tmp_z_V_2_reg_238                       |   9|          2|   32|         64|
    |y_filtered_x_V_blk_n                    |   9|          2|    1|          2|
    |y_filtered_y_V_blk_n                    |   9|          2|    1|          2|
    |y_filtered_z_V_blk_n                    |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 240|         53|  453|       1002|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |and_ln216_reg_1356                      |   1|   0|    1|          0|
    |and_ln216_reg_1356_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_x_V_2_reg_212  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_y_V_2_reg_225  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_z_V_2_reg_238  |  32|   0|   32|          0|
    |c_fu_102                                |  11|   0|   11|          0|
    |icmp_ln193_reg_1348                     |   1|   0|    1|          0|
    |icmp_ln226_reg_1360                     |   1|   0|    1|          0|
    |icmp_ln226_reg_1360_pp0_iter1_reg       |   1|   0|    1|          0|
    |indvar_flatten_fu_106                   |  19|   0|   19|          0|
    |r_V_120_fu_94                           |  32|   0|   32|          0|
    |r_V_122_fu_98                           |  32|   0|   32|          0|
    |r_V_124_fu_110                          |  32|   0|   32|          0|
    |r_V_126_fu_114                          |  32|   0|   32|          0|
    |r_V_128_fu_118                          |  32|   0|   32|          0|
    |r_V_130_fu_122                          |  32|   0|   32|          0|
    |r_V_132_fu_126                          |  32|   0|   32|          0|
    |r_V_134_fu_130                          |  32|   0|   32|          0|
    |r_V_136_fu_134                          |  32|   0|   32|          0|
    |r_V_138_fu_138                          |  32|   0|   32|          0|
    |r_V_140_fu_142                          |  32|   0|   32|          0|
    |r_V_142_fu_146                          |  32|   0|   32|          0|
    |r_V_144_fu_150                          |  32|   0|   32|          0|
    |r_V_146_fu_154                          |  32|   0|   32|          0|
    |r_V_148_fu_158                          |  32|   0|   32|          0|
    |r_V_150_fu_162                          |  32|   0|   32|          0|
    |r_V_152_fu_166                          |  32|   0|   32|          0|
    |r_V_184_reg_1364                        |  32|   0|   32|          0|
    |r_V_186_reg_1369                        |  32|   0|   32|          0|
    |r_V_188_reg_1374                        |  32|   0|   32|          0|
    |r_V_fu_90                               |  32|   0|   32|          0|
    |start_once_reg                          |   1|   0|    1|          0|
    |tmp_39_reg_1379                         |  32|   0|   32|          0|
    |tmp_40_reg_1384                         |  32|   0|   32|          0|
    |tmp_41_reg_1389                         |  32|   0|   32|          0|
    |tmp_66_reg_1352                         |   1|   0|    1|          0|
    |tmp_x_V_2_reg_212                       |  32|   0|   32|          0|
    |tmp_y_V_2_reg_225                       |  32|   0|   32|          0|
    |tmp_z_V_2_reg_238                       |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1002|   0| 1002|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|      gradient_weight_x|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|      gradient_weight_x|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|      gradient_weight_x|  return value|
|start_full_n                          |   in|    1|  ap_ctrl_hs|      gradient_weight_x|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|      gradient_weight_x|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|      gradient_weight_x|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|      gradient_weight_x|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|      gradient_weight_x|  return value|
|start_out                             |  out|    1|  ap_ctrl_hs|      gradient_weight_x|  return value|
|start_write                           |  out|    1|  ap_ctrl_hs|      gradient_weight_x|  return value|
|y_filtered_x_V_dout                   |   in|   32|     ap_fifo|         y_filtered_x_V|       pointer|
|y_filtered_x_V_num_data_valid         |   in|   11|     ap_fifo|         y_filtered_x_V|       pointer|
|y_filtered_x_V_fifo_cap               |   in|   11|     ap_fifo|         y_filtered_x_V|       pointer|
|y_filtered_x_V_empty_n                |   in|    1|     ap_fifo|         y_filtered_x_V|       pointer|
|y_filtered_x_V_read                   |  out|    1|     ap_fifo|         y_filtered_x_V|       pointer|
|y_filtered_y_V_dout                   |   in|   32|     ap_fifo|         y_filtered_y_V|       pointer|
|y_filtered_y_V_num_data_valid         |   in|   11|     ap_fifo|         y_filtered_y_V|       pointer|
|y_filtered_y_V_fifo_cap               |   in|   11|     ap_fifo|         y_filtered_y_V|       pointer|
|y_filtered_y_V_empty_n                |   in|    1|     ap_fifo|         y_filtered_y_V|       pointer|
|y_filtered_y_V_read                   |  out|    1|     ap_fifo|         y_filtered_y_V|       pointer|
|y_filtered_z_V_dout                   |   in|   32|     ap_fifo|         y_filtered_z_V|       pointer|
|y_filtered_z_V_num_data_valid         |   in|   11|     ap_fifo|         y_filtered_z_V|       pointer|
|y_filtered_z_V_fifo_cap               |   in|   11|     ap_fifo|         y_filtered_z_V|       pointer|
|y_filtered_z_V_empty_n                |   in|    1|     ap_fifo|         y_filtered_z_V|       pointer|
|y_filtered_z_V_read                   |  out|    1|     ap_fifo|         y_filtered_z_V|       pointer|
|filtered_gradient_x_V_din             |  out|   32|     ap_fifo|  filtered_gradient_x_V|       pointer|
|filtered_gradient_x_V_num_data_valid  |   in|   11|     ap_fifo|  filtered_gradient_x_V|       pointer|
|filtered_gradient_x_V_fifo_cap        |   in|   11|     ap_fifo|  filtered_gradient_x_V|       pointer|
|filtered_gradient_x_V_full_n          |   in|    1|     ap_fifo|  filtered_gradient_x_V|       pointer|
|filtered_gradient_x_V_write           |  out|    1|     ap_fifo|  filtered_gradient_x_V|       pointer|
|filtered_gradient_y_V_din             |  out|   32|     ap_fifo|  filtered_gradient_y_V|       pointer|
|filtered_gradient_y_V_num_data_valid  |   in|   11|     ap_fifo|  filtered_gradient_y_V|       pointer|
|filtered_gradient_y_V_fifo_cap        |   in|   11|     ap_fifo|  filtered_gradient_y_V|       pointer|
|filtered_gradient_y_V_full_n          |   in|    1|     ap_fifo|  filtered_gradient_y_V|       pointer|
|filtered_gradient_y_V_write           |  out|    1|     ap_fifo|  filtered_gradient_y_V|       pointer|
|filtered_gradient_z_V_din             |  out|   32|     ap_fifo|  filtered_gradient_z_V|       pointer|
|filtered_gradient_z_V_num_data_valid  |   in|   11|     ap_fifo|  filtered_gradient_z_V|       pointer|
|filtered_gradient_z_V_fifo_cap        |   in|   11|     ap_fifo|  filtered_gradient_z_V|       pointer|
|filtered_gradient_z_V_full_n          |   in|    1|     ap_fifo|  filtered_gradient_z_V|       pointer|
|filtered_gradient_z_V_write           |  out|    1|     ap_fifo|  filtered_gradient_z_V|       pointer|
+--------------------------------------+-----+-----+------------+-----------------------+--------------+

