

================================================================
== Vitis HLS Report for 'MeanShiftFiltering'
================================================================
* Date:           Wed Jul  2 18:04:35 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        MeanShiftFilter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.510 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+-------------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) |  Iteration  |  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+-------------+-----------+-----------+---------+----------+
        |- Row_loop_Col_loop  |        ?|        ?|            ?|          -|          -|        ?|        no|
        | + VITIS_LOOP_27_1   |        ?|        ?|  48 ~ 522798|          -|          -|        ?|        no|
        |  ++ y_window        |        2|   522752|     3 ~ 1023|          -|          -|  0 ~ 511|        no|
        |   +++ x_window      |        1|     1021|            2|          -|          -|  0 ~ 511|        no|
        +---------------------+---------+---------+-------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    4|       -|      -|    -|
|Expression       |        -|    -|       0|   1446|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|    6849|   5348|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    433|    -|
|Register         |        -|    -|    1233|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   13|    8082|   7227|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       7|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |mul_16s_16s_24_1_1_U5     |mul_16s_16s_24_1_1     |        0|   1|     0|     6|    0|
    |mul_17s_17s_24_1_1_U9     |mul_17s_17s_24_1_1     |        0|   1|     0|     6|    0|
    |mul_32ns_32ns_64_1_1_U1   |mul_32ns_32ns_64_1_1   |        0|   4|     0|    20|    0|
    |mul_32s_32s_32_1_1_U2     |mul_32s_32s_32_1_1     |        0|   3|     0|    20|    0|
    |mul_8ns_8ns_16_1_1_U3     |mul_8ns_8ns_16_1_1     |        0|   0|     0|    41|    0|
    |mul_8ns_8ns_16_1_1_U4     |mul_8ns_8ns_16_1_1     |        0|   0|     0|    41|    0|
    |udiv_32s_32ns_16_36_1_U6  |udiv_32s_32ns_16_36_1  |        0|   0|  2283|  1738|    0|
    |udiv_32s_32ns_16_36_1_U7  |udiv_32s_32ns_16_36_1  |        0|   0|  2283|  1738|    0|
    |udiv_32s_32ns_16_36_1_U8  |udiv_32s_32ns_16_36_1  |        0|   0|  2283|  1738|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+
    |Total                     |                       |        0|   9|  6849|  5348|    0|
    +--------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U11  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i1|
    |mac_muladd_16s_16s_24s_24_4_1_U10   |mac_muladd_16s_16s_24s_24_4_1   |  i0 + i1 * i1|
    |mac_muladd_17s_17s_24ns_24_4_1_U13  |mac_muladd_17s_17s_24ns_24_4_1  |  i0 + i1 * i1|
    |mac_muladd_17s_17s_24s_24_4_1_U12   |mac_muladd_17s_17s_24s_24_4_1   |  i0 + i1 * i1|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln15_1_fu_471_p2      |         +|   0|  0|  39|          32|           1|
    |add_ln15_fu_446_p2        |         +|   0|  0|  71|          64|           1|
    |add_ln33_fu_706_p2        |         +|   0|  0|  71|          64|           1|
    |add_ln37_fu_634_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln83_1_fu_901_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln83_fu_867_p2        |         +|   0|  0|  24|          17|           8|
    |add_ln84_1_fu_961_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln84_fu_927_p2        |         +|   0|  0|  24|          17|           8|
    |add_ln85_1_fu_1005_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln85_fu_971_p2        |         +|   0|  0|  24|          17|           8|
    |dx_2_fu_623_p2            |         +|   0|  0|  39|          32|           1|
    |empty_35_fu_592_p2        |         +|   0|  0|  39|          32|          32|
    |iter_numb_1_fu_580_p2     |         +|   0|  0|  15|           8|           1|
    |pixel_cnt_2_fu_658_p2     |         +|   0|  0|  39|          32|           1|
    |sum_b_2_fu_643_p2         |         +|   0|  0|  23|          16|          16|
    |sum_g_2_fu_648_p2         |         +|   0|  0|  23|          16|          16|
    |sum_r_2_fu_653_p2         |         +|   0|  0|  23|          16|          16|
    |x_1_fu_845_p2             |         +|   0|  0|  39|          32|           1|
    |xi_fu_597_p2              |         +|   0|  0|  39|          32|          32|
    |db_fu_530_p2              |         -|   0|  0|  23|          16|          16|
    |dg_fu_539_p2              |         -|   0|  0|  23|          16|          16|
    |dr_fu_544_p2              |         -|   0|  0|  23|          16|          16|
    |dy_3_fu_355_p2            |         -|   0|  0|  14|           1|           9|
    |sub_ln70_fu_762_p2        |         -|   0|  0|  24|          17|          17|
    |sub_ln71_fu_786_p2        |         -|   0|  0|  24|          17|          17|
    |sub_ln72_fu_800_p2        |         -|   0|  0|  24|          17|          17|
    |and_ln80_fu_839_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_441_p2       |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln17_fu_458_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln33_fu_712_p2       |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln35_fu_629_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln37_fu_638_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln44_fu_617_p2       |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln55_fu_575_p2       |      icmp|   0|  0|  32|          25|          25|
    |icmp_ln63_fu_717_p2       |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln80_1_fu_833_p2     |      icmp|   0|  0|  23|          16|           5|
    |icmp_ln80_fu_746_p2       |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln83_fu_895_p2       |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln84_fu_955_p2       |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln85_fu_999_p2       |      icmp|   0|  0|  15|           8|           1|
    |or_ln44_fu_602_p2         |        or|   0|  0|  32|          32|          32|
    |or_ln55_1_fu_668_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_664_p2         |        or|   0|  0|   2|           1|           1|
    |pixel_cnt_3_fu_698_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln15_1_fu_477_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln15_fu_463_p3     |    select|   0|  0|  32|           1|           1|
    |select_ln83_1_fu_915_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln83_fu_907_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln84_1_fu_1035_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln84_fu_1027_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln85_1_fu_1019_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln85_fu_1011_p3    |    select|   0|  0|   8|           1|           8|
    |sum_b_3_fu_674_p3         |    select|   0|  0|  16|           1|          16|
    |sum_g_3_fu_682_p3         |    select|   0|  0|  16|           1|          16|
    |sum_r_3_fu_690_p3         |    select|   0|  0|  16|           1|          16|
    |xor_ln80_fu_828_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1446|         983|         751|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |CENTER_b_1_reg_311     |    9|          2|   16|         32|
    |CENTER_b_2_reg_163     |    9|          2|   16|         32|
    |CENTER_g_1_reg_321     |    9|          2|   16|         32|
    |CENTER_g_2_reg_173     |    9|          2|   16|         32|
    |CENTER_r_1_reg_331     |    9|          2|   16|         32|
    |CENTER_r_2_reg_183     |    9|          2|   16|         32|
    |ap_NS_fsm              |  225|         52|    1|         52|
    |dx_1_reg_262           |    9|          2|   32|         64|
    |dy_1_reg_204           |    9|          2|   64|        128|
    |grp_fu_345_p0          |   14|          3|   32|         96|
    |grp_fu_345_p1          |   14|          3|   32|         96|
    |indvar_flatten_fu_116  |    9|          2|   64|        128|
    |iter_numb_reg_193      |    9|          2|    8|         16|
    |pixel_cnt_1_reg_271    |    9|          2|   32|         64|
    |pixel_cnt_reg_214      |    9|          2|   32|         64|
    |sum_b_1_reg_301        |    9|          2|   16|         32|
    |sum_b_reg_250          |    9|          2|   16|         32|
    |sum_g_1_reg_291        |    9|          2|   16|         32|
    |sum_g_reg_238          |    9|          2|   16|         32|
    |sum_r_1_reg_281        |    9|          2|   16|         32|
    |sum_r_reg_226          |    9|          2|   16|         32|
    |x_fu_108               |    9|          2|   32|         64|
    |y_fu_112               |    9|          2|   32|         64|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  433|         98|  553|       1220|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |CENTER_b_1_reg_311             |  16|   0|   16|          0|
    |CENTER_b_2_reg_163             |  16|   0|   16|          0|
    |CENTER_g_1_reg_321             |  16|   0|   16|          0|
    |CENTER_g_2_reg_173             |  16|   0|   16|          0|
    |CENTER_r_1_reg_331             |  16|   0|   16|          0|
    |CENTER_r_2_reg_183             |  16|   0|   16|          0|
    |CURRENT_b_reg_1181             |   8|   0|   16|          8|
    |CURRENT_g_reg_1188             |   8|   0|   16|          8|
    |CURRENT_r_reg_1195             |   8|   0|   16|          8|
    |MEAN_b_reg_1332                |  16|   0|   16|          0|
    |MEAN_g_reg_1354                |  16|   0|   16|          0|
    |MEAN_r_reg_1360                |  16|   0|   16|          0|
    |add_ln15_reg_1164              |  64|   0|   64|          0|
    |ap_CS_fsm                      |  51|   0|   51|          0|
    |conv_i1995_reg_1119            |  64|   0|   64|          0|
    |conv_i_i1937_reg_1134          |  16|   0|   32|         16|
    |conv_i_i1992_reg_1129          |   8|   0|   32|         24|
    |dg_reg_1208                    |  16|   0|   16|          0|
    |dx_1_reg_262                   |  32|   0|   32|          0|
    |dx_2_reg_1260                  |  32|   0|   32|          0|
    |dy_1_reg_204                   |  64|   0|   64|          0|
    |dy_reg_1124                    |  32|   0|   32|          0|
    |empty_35_reg_1245              |  32|   0|   32|          0|
    |empty_reg_1240                 |  32|   0|   32|          0|
    |icmp_ln35_reg_1265             |   1|   0|    1|          0|
    |icmp_ln44_reg_1255             |   1|   0|    1|          0|
    |icmp_ln55_reg_1229             |   1|   0|    1|          0|
    |icmp_ln63_reg_1308             |   1|   0|    1|          0|
    |icmp_ln80_reg_1327             |   1|   0|    1|          0|
    |indvar_flatten_fu_116          |  64|   0|   64|          0|
    |iter_numb_1_reg_1234           |   8|   0|    8|          0|
    |iter_numb_reg_193              |   8|   0|    8|          0|
    |mul_ln37_reg_1250              |  32|   0|   32|          0|
    |mul_ln3_reg_1156               |  64|   0|   64|          0|
    |pixel_cnt_1_reg_271            |  32|   0|   32|          0|
    |pixel_cnt_3_reg_1290           |  32|   0|   32|          0|
    |pixel_cnt_reg_214              |  32|   0|   32|          0|
    |select_ln15_1_reg_1175         |  32|   0|   32|          0|
    |select_ln15_reg_1169           |  32|   0|   32|          0|
    |shl_i_i_i_i1231_cast_reg_1139  |  16|   0|   25|          9|
    |sub_ln71_reg_1366              |  17|   0|   17|          0|
    |sum_b_1_reg_301                |  16|   0|   16|          0|
    |sum_b_3_reg_1269               |  16|   0|   16|          0|
    |sum_b_reg_250                  |  16|   0|   16|          0|
    |sum_g_1_reg_291                |  16|   0|   16|          0|
    |sum_g_3_reg_1276               |  16|   0|   16|          0|
    |sum_g_reg_238                  |  16|   0|   16|          0|
    |sum_r_1_reg_281                |  16|   0|   16|          0|
    |sum_r_3_reg_1283               |  16|   0|   16|          0|
    |sum_r_reg_226                  |  16|   0|   16|          0|
    |udiv_ln66_reg_1338             |  16|   0|   16|          0|
    |udiv_ln67_reg_1343             |  16|   0|   16|          0|
    |x_fu_108                       |  32|   0|   32|          0|
    |y_fu_112                       |  32|   0|   32|          0|
    |zext_ln15_reg_1144             |   8|   0|   64|         56|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1233|   0| 1362|        129|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------+-----+-----+------------+--------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  MeanShiftFiltering|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  MeanShiftFiltering|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  MeanShiftFiltering|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  MeanShiftFiltering|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  MeanShiftFiltering|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  MeanShiftFiltering|  return value|
|in_r          |   in|   24|     ap_none|                in_r|       pointer|
|out_r         |  out|   24|      ap_vld|               out_r|       pointer|
|out_r_ap_vld  |  out|    1|      ap_vld|               out_r|       pointer|
|ImageWidth    |   in|   32|     ap_none|          ImageWidth|        scalar|
|ImageHeight   |   in|   32|     ap_none|         ImageHeight|        scalar|
|sd            |   in|    8|     ap_none|                  sd|        scalar|
|cd            |   in|    8|     ap_none|                  cd|        scalar|
|max_iter      |   in|    8|     ap_none|            max_iter|        scalar|
+--------------+-----+-----+------------+--------------------+--------------+

