\hypertarget{union__hw__wdog__stctrll}{}\section{\+\_\+hw\+\_\+wdog\+\_\+stctrll Union Reference}
\label{union__hw__wdog__stctrll}\index{\+\_\+hw\+\_\+wdog\+\_\+stctrll@{\+\_\+hw\+\_\+wdog\+\_\+stctrll}}


H\+W\+\_\+\+W\+D\+O\+G\+\_\+\+S\+T\+C\+T\+R\+LL -\/ Watchdog Status and Control Register Low (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+wdog.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__wdog__stctrll_1_1__hw__wdog__stctrll__bitfields}{\+\_\+hw\+\_\+wdog\+\_\+stctrll\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t {\bfseries U}\hypertarget{union__hw__wdog__stctrll_a2375bd6f152c0769613f8a3d6d8eff31}{}\label{union__hw__wdog__stctrll_a2375bd6f152c0769613f8a3d6d8eff31}

\item 
struct \hyperlink{struct__hw__wdog__stctrll_1_1__hw__wdog__stctrll__bitfields}{\+\_\+hw\+\_\+wdog\+\_\+stctrll\+::\+\_\+hw\+\_\+wdog\+\_\+stctrll\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__wdog__stctrll_a58b63a1b780c27ec2175e6031b4694a0}{}\label{union__hw__wdog__stctrll_a58b63a1b780c27ec2175e6031b4694a0}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+W\+D\+O\+G\+\_\+\+S\+T\+C\+T\+R\+LL -\/ Watchdog Status and Control Register Low (RW) 

Reset value\+: 0x0001U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+wdog.\+h\end{DoxyCompactItemize}
