m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/simulation/modelsim
Egfadd
Z1 w1559669955
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd
Z6 F/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd
l0
L5
VocazT2O`lj7[Kg:YIeZT`3
!s100 V^N=2k`:3k<j2^VmW1aH61
Z7 OV;C;10.5b;63
32
Z8 !s110 1559670471
!i10b 1
Z9 !s108 1559670471.000000
Z10 !s90 -reportprogress|300|-work|work|/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd|
Z11 !s107 /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd|
!i113 1
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
Z14 DEx4 work 5 gfadd 0 22 ocazT2O`lj7[Kg:YIeZT`3
l21
L19
Z15 V`4]iT=omCl^o30PB:98P72
Z16 !s100 Iam_Han<5EXO92GORh@6N0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Egfaddtb
Z17 w1559670470
Z18 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R2
R3
R4
R0
Z19 8/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfaddTb.vhd
Z20 F/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfaddTb.vhd
l0
L7
VVm96@n6Uz_KHjo1[1n@HU1
!s100 8i9i@@LCP1l=Ezl8`DFGb0
R7
32
R8
!i10b 1
R9
Z21 !s90 -reportprogress|300|-work|work|/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfaddTb.vhd|
Z22 !s107 /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfaddTb.vhd|
!i113 1
R12
R13
Asim
R14
R18
R2
R3
R4
DEx4 work 7 gfaddtb 0 22 Vm96@n6Uz_KHjo1[1n@HU1
l27
L10
VeE9zBYEUe[EeC[Q;Bik^T3
!s100 nJc3E4H<kaDgboVB9[CKj0
R7
32
R8
!i10b 1
R9
R21
R22
!i113 1
R12
R13
