<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-srxx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-srxx-defs.h</h1><a href="cvmx-srxx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-srxx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon srxx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_SRXX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_SRXX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-srxx-defs_8h.html#a4f7a661634e7cef2b9f5e43665d1b64a" title="cvmx-srxx-defs.h">CVMX_SRXX_COM_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00061"></a>00061         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRXX_COM_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00062"></a>00062     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000200ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00063"></a>00063 }
<a name="l00064"></a>00064 <span class="preprocessor">#else</span>
<a name="l00065"></a><a class="code" href="cvmx-srxx-defs_8h.html#a4f7a661634e7cef2b9f5e43665d1b64a">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRXX_COM_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180090000200ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-srxx-defs_8h.html#ae5a3d029724d000576a194d478b19ae9">CVMX_SRXX_IGN_RX_FULL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(
<a name="l00071"></a>00071           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00072"></a>00072           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00073"></a>00073         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRXX_IGN_RX_FULL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00074"></a>00074     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000218ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00075"></a>00075 }
<a name="l00076"></a>00076 <span class="preprocessor">#else</span>
<a name="l00077"></a><a class="code" href="cvmx-srxx-defs_8h.html#ae5a3d029724d000576a194d478b19ae9">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRXX_IGN_RX_FULL(offset) (CVMX_ADD_IO_SEG(0x0001180090000218ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-srxx-defs_8h.html#a878e6ffa539f6a8db75ef69bcc2617c7">CVMX_SRXX_SPI4_CALX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00081"></a>00081 {
<a name="l00082"></a>00082     <span class="keywordflow">if</span> (!(
<a name="l00083"></a>00083           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; (((offset &lt;= 31)) &amp;&amp; ((block_id &lt;= 1)))) ||
<a name="l00084"></a>00084           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; (((offset &lt;= 31)) &amp;&amp; ((block_id &lt;= 1))))))
<a name="l00085"></a>00085         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRXX_SPI4_CALX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00086"></a>00086     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000000ull) + (((offset) &amp; 31) + ((block_id) &amp; 1) * 0x1000000ull) * 8;
<a name="l00087"></a>00087 }
<a name="l00088"></a>00088 <span class="preprocessor">#else</span>
<a name="l00089"></a><a class="code" href="cvmx-srxx-defs_8h.html#a878e6ffa539f6a8db75ef69bcc2617c7">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRXX_SPI4_CALX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090000000ull) + (((offset) &amp; 31) + ((block_id) &amp; 1) * 0x1000000ull) * 8)</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-srxx-defs_8h.html#a00f094a368f701b7b7541fef7c49d182">CVMX_SRXX_SPI4_STAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00093"></a>00093 {
<a name="l00094"></a>00094     <span class="keywordflow">if</span> (!(
<a name="l00095"></a>00095           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00096"></a>00096           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00097"></a>00097         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRXX_SPI4_STAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00098"></a>00098     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000208ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00099"></a>00099 }
<a name="l00100"></a>00100 <span class="preprocessor">#else</span>
<a name="l00101"></a><a class="code" href="cvmx-srxx-defs_8h.html#a00f094a368f701b7b7541fef7c49d182">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRXX_SPI4_STAT(offset) (CVMX_ADD_IO_SEG(0x0001180090000208ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-srxx-defs_8h.html#a1bfb615f79400dcc8d050addfe7aaab6">CVMX_SRXX_SW_TICK_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00105"></a>00105 {
<a name="l00106"></a>00106     <span class="keywordflow">if</span> (!(
<a name="l00107"></a>00107           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00108"></a>00108           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00109"></a>00109         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRXX_SW_TICK_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00110"></a>00110     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000220ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00111"></a>00111 }
<a name="l00112"></a>00112 <span class="preprocessor">#else</span>
<a name="l00113"></a><a class="code" href="cvmx-srxx-defs_8h.html#a1bfb615f79400dcc8d050addfe7aaab6">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRXX_SW_TICK_CTL(offset) (CVMX_ADD_IO_SEG(0x0001180090000220ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-srxx-defs_8h.html#a7d8ff1d4ad0c7ce524be56bdbeb24185">CVMX_SRXX_SW_TICK_DAT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00117"></a>00117 {
<a name="l00118"></a>00118     <span class="keywordflow">if</span> (!(
<a name="l00119"></a>00119           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00120"></a>00120           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00121"></a>00121         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_SRXX_SW_TICK_DAT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00122"></a>00122     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180090000228ull) + ((offset) &amp; 1) * 0x8000000ull;
<a name="l00123"></a>00123 }
<a name="l00124"></a>00124 <span class="preprocessor">#else</span>
<a name="l00125"></a><a class="code" href="cvmx-srxx-defs_8h.html#a7d8ff1d4ad0c7ce524be56bdbeb24185">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_SRXX_SW_TICK_DAT(offset) (CVMX_ADD_IO_SEG(0x0001180090000228ull) + ((offset) &amp; 1) * 0x8000000ull)</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00128"></a>00128 <span class="comment">/**</span>
<a name="l00129"></a>00129 <span class="comment"> * cvmx_srx#_com_ctl</span>
<a name="l00130"></a>00130 <span class="comment"> *</span>
<a name="l00131"></a>00131 <span class="comment"> * SRX_COM_CTL - Spi receive common control</span>
<a name="l00132"></a>00132 <span class="comment"> *</span>
<a name="l00133"></a>00133 <span class="comment"> *</span>
<a name="l00134"></a>00134 <span class="comment"> * Notes:</span>
<a name="l00135"></a>00135 <span class="comment"> * Restrictions:</span>
<a name="l00136"></a>00136 <span class="comment"> * Both the calendar table and the LEN and M parameters must be completely</span>
<a name="l00137"></a>00137 <span class="comment"> * setup before writing the Interface enable (INF_EN) and Status channel</span>
<a name="l00138"></a>00138 <span class="comment"> * enabled (ST_EN) asserted.</span>
<a name="l00139"></a>00139 <span class="comment"> */</span>
<a name="l00140"></a><a class="code" href="unioncvmx__srxx__com__ctl.html">00140</a> <span class="keyword">union </span><a class="code" href="unioncvmx__srxx__com__ctl.html" title="cvmx_srx::_com_ctl">cvmx_srxx_com_ctl</a> {
<a name="l00141"></a><a class="code" href="unioncvmx__srxx__com__ctl.html#a8d52781922c61ae6da44d601f5393389">00141</a>     uint64_t <a class="code" href="unioncvmx__srxx__com__ctl.html#a8d52781922c61ae6da44d601f5393389">u64</a>;
<a name="l00142"></a><a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html">00142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html">cvmx_srxx_com_ctl_s</a> {
<a name="l00143"></a>00143 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html#a149e339a76344a5a3a2a3df6a40cea55">reserved_8_63</a>                : 56;
<a name="l00145"></a>00145     uint64_t <a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html#abf66c843671108aa73998fc0f6396895">prts</a>                         : 4;  <span class="comment">/**&lt; Number of ports in the receiver (write: ports - 1)</span>
<a name="l00146"></a>00146 <span class="comment">                                                         - 0:  1 port</span>
<a name="l00147"></a>00147 <span class="comment">                                                         - 1:  2 ports</span>
<a name="l00148"></a>00148 <span class="comment">                                                         - 2:  3 ports</span>
<a name="l00149"></a>00149 <span class="comment">                                                          - ...</span>
<a name="l00150"></a>00150 <span class="comment">                                                          - 15: 16 ports */</span>
<a name="l00151"></a>00151     uint64_t <a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html#abe7ca424f9f3536cc25b6ff64c923b25">st_en</a>                        : 1;  <span class="comment">/**&lt; Status channel enabled</span>
<a name="l00152"></a>00152 <span class="comment">                                                         This is to allow configs without a status channel.</span>
<a name="l00153"></a>00153 <span class="comment">                                                         This bit should not be modified once the</span>
<a name="l00154"></a>00154 <span class="comment">                                                         interface is enabled. */</span>
<a name="l00155"></a>00155     uint64_t <a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html#a3b523537b714862bb5d6f55b10c7e8ca">reserved_1_2</a>                 : 2;
<a name="l00156"></a>00156     uint64_t <a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html#a6739dfed34ae2f3e0e6fee374d7ffc20">inf_en</a>                       : 1;  <span class="comment">/**&lt; Interface enable</span>
<a name="l00157"></a>00157 <span class="comment">                                                         The master switch that enables the entire</span>
<a name="l00158"></a>00158 <span class="comment">                                                         interface. SRX will not validiate any data until</span>
<a name="l00159"></a>00159 <span class="comment">                                                         this bit is set. This bit should not be modified</span>
<a name="l00160"></a>00160 <span class="comment">                                                         once the interface is enabled. */</span>
<a name="l00161"></a>00161 <span class="preprocessor">#else</span>
<a name="l00162"></a><a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html#a6739dfed34ae2f3e0e6fee374d7ffc20">00162</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html#a6739dfed34ae2f3e0e6fee374d7ffc20">inf_en</a>                       : 1;
<a name="l00163"></a><a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html#a3b523537b714862bb5d6f55b10c7e8ca">00163</a>     uint64_t <a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html#a3b523537b714862bb5d6f55b10c7e8ca">reserved_1_2</a>                 : 2;
<a name="l00164"></a><a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html#abe7ca424f9f3536cc25b6ff64c923b25">00164</a>     uint64_t <a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html#abe7ca424f9f3536cc25b6ff64c923b25">st_en</a>                        : 1;
<a name="l00165"></a><a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html#abf66c843671108aa73998fc0f6396895">00165</a>     uint64_t <a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html#abf66c843671108aa73998fc0f6396895">prts</a>                         : 4;
<a name="l00166"></a><a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html#a149e339a76344a5a3a2a3df6a40cea55">00166</a>     uint64_t <a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html#a149e339a76344a5a3a2a3df6a40cea55">reserved_8_63</a>                : 56;
<a name="l00167"></a>00167 <span class="preprocessor">#endif</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__srxx__com__ctl.html#a87ff6f174a75bb5f3a6ca8c43ff650aa">s</a>;
<a name="l00169"></a><a class="code" href="unioncvmx__srxx__com__ctl.html#a02ff970b9a31e34cc4669664b3b5989e">00169</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html">cvmx_srxx_com_ctl_s</a>            <a class="code" href="unioncvmx__srxx__com__ctl.html#a02ff970b9a31e34cc4669664b3b5989e">cn38xx</a>;
<a name="l00170"></a><a class="code" href="unioncvmx__srxx__com__ctl.html#af2cdab41cd53e601529239448ba1afaf">00170</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html">cvmx_srxx_com_ctl_s</a>            <a class="code" href="unioncvmx__srxx__com__ctl.html#af2cdab41cd53e601529239448ba1afaf">cn38xxp2</a>;
<a name="l00171"></a><a class="code" href="unioncvmx__srxx__com__ctl.html#acb470e827ba055a449028f149c29d3c6">00171</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html">cvmx_srxx_com_ctl_s</a>            <a class="code" href="unioncvmx__srxx__com__ctl.html#acb470e827ba055a449028f149c29d3c6">cn58xx</a>;
<a name="l00172"></a><a class="code" href="unioncvmx__srxx__com__ctl.html#ab1466e9c76376b94c42f63c8978e39aa">00172</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__com__ctl_1_1cvmx__srxx__com__ctl__s.html">cvmx_srxx_com_ctl_s</a>            <a class="code" href="unioncvmx__srxx__com__ctl.html#ab1466e9c76376b94c42f63c8978e39aa">cn58xxp1</a>;
<a name="l00173"></a>00173 };
<a name="l00174"></a><a class="code" href="cvmx-srxx-defs_8h.html#a38197cb02706580e1389e945c4f0f3fc">00174</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__srxx__com__ctl.html" title="cvmx_srx::_com_ctl">cvmx_srxx_com_ctl</a> <a class="code" href="unioncvmx__srxx__com__ctl.html" title="cvmx_srx::_com_ctl">cvmx_srxx_com_ctl_t</a>;
<a name="l00175"></a>00175 <span class="comment"></span>
<a name="l00176"></a>00176 <span class="comment">/**</span>
<a name="l00177"></a>00177 <span class="comment"> * cvmx_srx#_ign_rx_full</span>
<a name="l00178"></a>00178 <span class="comment"> *</span>
<a name="l00179"></a>00179 <span class="comment"> * SRX_IGN_RX_FULL - Ignore RX FIFO backpressure</span>
<a name="l00180"></a>00180 <span class="comment"> *</span>
<a name="l00181"></a>00181 <span class="comment"> *</span>
<a name="l00182"></a>00182 <span class="comment"> * Notes:</span>
<a name="l00183"></a>00183 <span class="comment"> * * IGNORE</span>
<a name="l00184"></a>00184 <span class="comment"> * If a device can not or should not assert backpressure, then setting DROP</span>
<a name="l00185"></a>00185 <span class="comment"> * will force STARVING status on the status channel for all ports.  This</span>
<a name="l00186"></a>00186 <span class="comment"> * eliminates any back pressure from N2.</span>
<a name="l00187"></a>00187 <span class="comment"> *</span>
<a name="l00188"></a>00188 <span class="comment"> * This implies that it&apos;s ok drop packets when the FIFOS fill up.</span>
<a name="l00189"></a>00189 <span class="comment"> *</span>
<a name="l00190"></a>00190 <span class="comment"> * A side effect of this mode is that the TPA Watcher will effectively be</span>
<a name="l00191"></a>00191 <span class="comment"> * disabled.  Since the DROP mode forces all TPA lines asserted, the TPA</span>
<a name="l00192"></a>00192 <span class="comment"> * Watcher will never find a cycle where the TPA for the selected port is</span>
<a name="l00193"></a>00193 <span class="comment"> * deasserted in order to increment its count.</span>
<a name="l00194"></a>00194 <span class="comment"> */</span>
<a name="l00195"></a><a class="code" href="unioncvmx__srxx__ign__rx__full.html">00195</a> <span class="keyword">union </span><a class="code" href="unioncvmx__srxx__ign__rx__full.html" title="cvmx_srx::_ign_rx_full">cvmx_srxx_ign_rx_full</a> {
<a name="l00196"></a><a class="code" href="unioncvmx__srxx__ign__rx__full.html#aa8f90ff60b519ac252c7089a42e96a26">00196</a>     uint64_t <a class="code" href="unioncvmx__srxx__ign__rx__full.html#aa8f90ff60b519ac252c7089a42e96a26">u64</a>;
<a name="l00197"></a><a class="code" href="structcvmx__srxx__ign__rx__full_1_1cvmx__srxx__ign__rx__full__s.html">00197</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__ign__rx__full_1_1cvmx__srxx__ign__rx__full__s.html">cvmx_srxx_ign_rx_full_s</a> {
<a name="l00198"></a>00198 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__srxx__ign__rx__full_1_1cvmx__srxx__ign__rx__full__s.html#a9b321e35c33b684a44b436a9e9819430">reserved_16_63</a>               : 48;
<a name="l00200"></a>00200     uint64_t <a class="code" href="structcvmx__srxx__ign__rx__full_1_1cvmx__srxx__ign__rx__full__s.html#aec3b9ead031a416b22f89e6821067c54">ignore</a>                       : 16; <span class="comment">/**&lt; This port should ignore backpressure hints from</span>
<a name="l00201"></a>00201 <span class="comment">                                                          GMX when the RX FIFO fills up</span>
<a name="l00202"></a>00202 <span class="comment">                                                         - 0: Use GMX backpressure</span>
<a name="l00203"></a>00203 <span class="comment">                                                         - 1: Ignore GMX backpressure */</span>
<a name="l00204"></a>00204 <span class="preprocessor">#else</span>
<a name="l00205"></a><a class="code" href="structcvmx__srxx__ign__rx__full_1_1cvmx__srxx__ign__rx__full__s.html#aec3b9ead031a416b22f89e6821067c54">00205</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__srxx__ign__rx__full_1_1cvmx__srxx__ign__rx__full__s.html#aec3b9ead031a416b22f89e6821067c54">ignore</a>                       : 16;
<a name="l00206"></a><a class="code" href="structcvmx__srxx__ign__rx__full_1_1cvmx__srxx__ign__rx__full__s.html#a9b321e35c33b684a44b436a9e9819430">00206</a>     uint64_t <a class="code" href="structcvmx__srxx__ign__rx__full_1_1cvmx__srxx__ign__rx__full__s.html#a9b321e35c33b684a44b436a9e9819430">reserved_16_63</a>               : 48;
<a name="l00207"></a>00207 <span class="preprocessor">#endif</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__srxx__ign__rx__full.html#aab804ebb684873b20011d835ea1f2482">s</a>;
<a name="l00209"></a><a class="code" href="unioncvmx__srxx__ign__rx__full.html#a5ab9d126984889de84d936b85e6c80b1">00209</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__ign__rx__full_1_1cvmx__srxx__ign__rx__full__s.html">cvmx_srxx_ign_rx_full_s</a>        <a class="code" href="unioncvmx__srxx__ign__rx__full.html#a5ab9d126984889de84d936b85e6c80b1">cn38xx</a>;
<a name="l00210"></a><a class="code" href="unioncvmx__srxx__ign__rx__full.html#a486baf42d1fe1349a18a2bf7453bb1ff">00210</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__ign__rx__full_1_1cvmx__srxx__ign__rx__full__s.html">cvmx_srxx_ign_rx_full_s</a>        <a class="code" href="unioncvmx__srxx__ign__rx__full.html#a486baf42d1fe1349a18a2bf7453bb1ff">cn38xxp2</a>;
<a name="l00211"></a><a class="code" href="unioncvmx__srxx__ign__rx__full.html#a57efc4804b56c2fcb14d17d015bf5fa5">00211</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__ign__rx__full_1_1cvmx__srxx__ign__rx__full__s.html">cvmx_srxx_ign_rx_full_s</a>        <a class="code" href="unioncvmx__srxx__ign__rx__full.html#a57efc4804b56c2fcb14d17d015bf5fa5">cn58xx</a>;
<a name="l00212"></a><a class="code" href="unioncvmx__srxx__ign__rx__full.html#aa10e5ff9017724a8ad44230ff7cdd6c9">00212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__ign__rx__full_1_1cvmx__srxx__ign__rx__full__s.html">cvmx_srxx_ign_rx_full_s</a>        <a class="code" href="unioncvmx__srxx__ign__rx__full.html#aa10e5ff9017724a8ad44230ff7cdd6c9">cn58xxp1</a>;
<a name="l00213"></a>00213 };
<a name="l00214"></a><a class="code" href="cvmx-srxx-defs_8h.html#aa2275899ef43364f91422361957bd740">00214</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__srxx__ign__rx__full.html" title="cvmx_srx::_ign_rx_full">cvmx_srxx_ign_rx_full</a> <a class="code" href="unioncvmx__srxx__ign__rx__full.html" title="cvmx_srx::_ign_rx_full">cvmx_srxx_ign_rx_full_t</a>;
<a name="l00215"></a>00215 <span class="comment"></span>
<a name="l00216"></a>00216 <span class="comment">/**</span>
<a name="l00217"></a>00217 <span class="comment"> * cvmx_srx#_spi4_cal#</span>
<a name="l00218"></a>00218 <span class="comment"> *</span>
<a name="l00219"></a>00219 <span class="comment"> * specify the RSL base addresses for the block</span>
<a name="l00220"></a>00220 <span class="comment"> * SRX_SPI4_CAL - Spi4 Calender table</span>
<a name="l00221"></a>00221 <span class="comment"> * direct_calendar_write / direct_calendar_read</span>
<a name="l00222"></a>00222 <span class="comment"> *</span>
<a name="l00223"></a>00223 <span class="comment"> * Notes:</span>
<a name="l00224"></a>00224 <span class="comment"> * There are 32 calendar table CSR&apos;s, each containing 4 entries for a</span>
<a name="l00225"></a>00225 <span class="comment"> *     total of 128 entries.  In the above definition...</span>
<a name="l00226"></a>00226 <span class="comment"> *</span>
<a name="l00227"></a>00227 <span class="comment"> *           n = calendar table offset * 4</span>
<a name="l00228"></a>00228 <span class="comment"> *</span>
<a name="l00229"></a>00229 <span class="comment"> *        Example, offset 0x00 contains the calendar table entries 0, 1, 2, 3</span>
<a name="l00230"></a>00230 <span class="comment"> *        (with n == 0).  Offset 0x10 is the 16th entry in the calendar table</span>
<a name="l00231"></a>00231 <span class="comment"> *        and would contain entries (16*4) = 64, 65, 66, and 67.</span>
<a name="l00232"></a>00232 <span class="comment"> *</span>
<a name="l00233"></a>00233 <span class="comment"> * Restrictions:</span>
<a name="l00234"></a>00234 <span class="comment"> *          Calendar table entry accesses (read or write) can only occur</span>
<a name="l00235"></a>00235 <span class="comment"> *          if the interface is disabled.  All other accesses will be</span>
<a name="l00236"></a>00236 <span class="comment"> *          unpredictable.</span>
<a name="l00237"></a>00237 <span class="comment"> *</span>
<a name="l00238"></a>00238 <span class="comment"> *          Both the calendar table and the LEN and M parameters must be</span>
<a name="l00239"></a>00239 <span class="comment"> *          completely setup before writing the Interface enable (INF_EN) and</span>
<a name="l00240"></a>00240 <span class="comment"> *          Status channel enabled (ST_EN) asserted.</span>
<a name="l00241"></a>00241 <span class="comment"> */</span>
<a name="l00242"></a><a class="code" href="unioncvmx__srxx__spi4__calx.html">00242</a> <span class="keyword">union </span><a class="code" href="unioncvmx__srxx__spi4__calx.html" title="cvmx_srx::_spi4_cal#">cvmx_srxx_spi4_calx</a> {
<a name="l00243"></a><a class="code" href="unioncvmx__srxx__spi4__calx.html#a100e38e65a3c037cae305b03f9ce6794">00243</a>     uint64_t <a class="code" href="unioncvmx__srxx__spi4__calx.html#a100e38e65a3c037cae305b03f9ce6794">u64</a>;
<a name="l00244"></a><a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html">00244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html">cvmx_srxx_spi4_calx_s</a> {
<a name="l00245"></a>00245 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#ae19d921f18b29f14f53ef9c966f1e68c">reserved_17_63</a>               : 47;
<a name="l00247"></a>00247     uint64_t <a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#ac20435acb86cc1b8e55b2b651237b1a2">oddpar</a>                       : 1;  <span class="comment">/**&lt; Odd parity over SRX_SPI4_CAL[15:0]</span>
<a name="l00248"></a>00248 <span class="comment">                                                         (^SRX_SPI4_CAL[16:0] === 1&apos;b1)                  |   $NS       NS */</span>
<a name="l00249"></a>00249     uint64_t <a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#a33682b13b6d46f93c33d733fd06c0ba3">prt3</a>                         : 4;  <span class="comment">/**&lt; Status for port n+3 */</span>
<a name="l00250"></a>00250     uint64_t <a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#a8308518e5b217776b692e29c70429d44">prt2</a>                         : 4;  <span class="comment">/**&lt; Status for port n+2 */</span>
<a name="l00251"></a>00251     uint64_t <a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#a8e8e76bc0cfeef179414c3833a703770">prt1</a>                         : 4;  <span class="comment">/**&lt; Status for port n+1 */</span>
<a name="l00252"></a>00252     uint64_t <a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#ad9bf25a875027c46087620f62c72cb10">prt0</a>                         : 4;  <span class="comment">/**&lt; Status for port n+0 */</span>
<a name="l00253"></a>00253 <span class="preprocessor">#else</span>
<a name="l00254"></a><a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#ad9bf25a875027c46087620f62c72cb10">00254</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#ad9bf25a875027c46087620f62c72cb10">prt0</a>                         : 4;
<a name="l00255"></a><a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#a8e8e76bc0cfeef179414c3833a703770">00255</a>     uint64_t <a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#a8e8e76bc0cfeef179414c3833a703770">prt1</a>                         : 4;
<a name="l00256"></a><a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#a8308518e5b217776b692e29c70429d44">00256</a>     uint64_t <a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#a8308518e5b217776b692e29c70429d44">prt2</a>                         : 4;
<a name="l00257"></a><a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#a33682b13b6d46f93c33d733fd06c0ba3">00257</a>     uint64_t <a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#a33682b13b6d46f93c33d733fd06c0ba3">prt3</a>                         : 4;
<a name="l00258"></a><a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#ac20435acb86cc1b8e55b2b651237b1a2">00258</a>     uint64_t <a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#ac20435acb86cc1b8e55b2b651237b1a2">oddpar</a>                       : 1;
<a name="l00259"></a><a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#ae19d921f18b29f14f53ef9c966f1e68c">00259</a>     uint64_t <a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html#ae19d921f18b29f14f53ef9c966f1e68c">reserved_17_63</a>               : 47;
<a name="l00260"></a>00260 <span class="preprocessor">#endif</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__srxx__spi4__calx.html#ae4909be2a5018ca9b10830583382b642">s</a>;
<a name="l00262"></a><a class="code" href="unioncvmx__srxx__spi4__calx.html#ab77771c2beb318bd34e6c309ea383d86">00262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html">cvmx_srxx_spi4_calx_s</a>          <a class="code" href="unioncvmx__srxx__spi4__calx.html#ab77771c2beb318bd34e6c309ea383d86">cn38xx</a>;
<a name="l00263"></a><a class="code" href="unioncvmx__srxx__spi4__calx.html#a322bee9322b18457895119ba7cfb691c">00263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html">cvmx_srxx_spi4_calx_s</a>          <a class="code" href="unioncvmx__srxx__spi4__calx.html#a322bee9322b18457895119ba7cfb691c">cn38xxp2</a>;
<a name="l00264"></a><a class="code" href="unioncvmx__srxx__spi4__calx.html#a0b76f3fd157c9ac72b369332991dcbf8">00264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html">cvmx_srxx_spi4_calx_s</a>          <a class="code" href="unioncvmx__srxx__spi4__calx.html#a0b76f3fd157c9ac72b369332991dcbf8">cn58xx</a>;
<a name="l00265"></a><a class="code" href="unioncvmx__srxx__spi4__calx.html#a6c9307162706f28398d863a494c3aca9">00265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__spi4__calx_1_1cvmx__srxx__spi4__calx__s.html">cvmx_srxx_spi4_calx_s</a>          <a class="code" href="unioncvmx__srxx__spi4__calx.html#a6c9307162706f28398d863a494c3aca9">cn58xxp1</a>;
<a name="l00266"></a>00266 };
<a name="l00267"></a><a class="code" href="cvmx-srxx-defs_8h.html#a2e99664da3ed436e9462f278050b9c88">00267</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__srxx__spi4__calx.html" title="cvmx_srx::_spi4_cal#">cvmx_srxx_spi4_calx</a> <a class="code" href="unioncvmx__srxx__spi4__calx.html" title="cvmx_srx::_spi4_cal#">cvmx_srxx_spi4_calx_t</a>;
<a name="l00268"></a>00268 <span class="comment"></span>
<a name="l00269"></a>00269 <span class="comment">/**</span>
<a name="l00270"></a>00270 <span class="comment"> * cvmx_srx#_spi4_stat</span>
<a name="l00271"></a>00271 <span class="comment"> *</span>
<a name="l00272"></a>00272 <span class="comment"> * SRX_SPI4_STAT - Spi4 status channel control</span>
<a name="l00273"></a>00273 <span class="comment"> *</span>
<a name="l00274"></a>00274 <span class="comment"> *</span>
<a name="l00275"></a>00275 <span class="comment"> * Notes:</span>
<a name="l00276"></a>00276 <span class="comment"> * Restrictions:</span>
<a name="l00277"></a>00277 <span class="comment"> *    Both the calendar table and the LEN and M parameters must be</span>
<a name="l00278"></a>00278 <span class="comment"> *    completely setup before writing the Interface enable (INF_EN) and</span>
<a name="l00279"></a>00279 <span class="comment"> *    Status channel enabled (ST_EN) asserted.</span>
<a name="l00280"></a>00280 <span class="comment"> *</span>
<a name="l00281"></a>00281 <span class="comment"> * Current rev only supports LVTTL status IO</span>
<a name="l00282"></a>00282 <span class="comment"> */</span>
<a name="l00283"></a><a class="code" href="unioncvmx__srxx__spi4__stat.html">00283</a> <span class="keyword">union </span><a class="code" href="unioncvmx__srxx__spi4__stat.html" title="cvmx_srx::_spi4_stat">cvmx_srxx_spi4_stat</a> {
<a name="l00284"></a><a class="code" href="unioncvmx__srxx__spi4__stat.html#a31d34e8a038e01fcdf6d4be4b85ddf3c">00284</a>     uint64_t <a class="code" href="unioncvmx__srxx__spi4__stat.html#a31d34e8a038e01fcdf6d4be4b85ddf3c">u64</a>;
<a name="l00285"></a><a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html">00285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html">cvmx_srxx_spi4_stat_s</a> {
<a name="l00286"></a>00286 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html#abfd5384384e4eefd47b3009fc3b609d0">reserved_16_63</a>               : 48;
<a name="l00288"></a>00288     uint64_t <a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html#ad3d99792f1052d7d6b55dc0fc317f7fa">m</a>                            : 8;  <span class="comment">/**&lt; CALENDAR_M (from spi4.2 spec) */</span>
<a name="l00289"></a>00289     uint64_t <a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html#a17ebcc8479b85e78c020daf4ecdd9aca">reserved_7_7</a>                 : 1;
<a name="l00290"></a>00290     uint64_t <a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html#a3463f6d8b6f494eadc9e0374f309003e">len</a>                          : 7;  <span class="comment">/**&lt; CALENDAR_LEN (from spi4.2 spec) */</span>
<a name="l00291"></a>00291 <span class="preprocessor">#else</span>
<a name="l00292"></a><a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html#a3463f6d8b6f494eadc9e0374f309003e">00292</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html#a3463f6d8b6f494eadc9e0374f309003e">len</a>                          : 7;
<a name="l00293"></a><a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html#a17ebcc8479b85e78c020daf4ecdd9aca">00293</a>     uint64_t <a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html#a17ebcc8479b85e78c020daf4ecdd9aca">reserved_7_7</a>                 : 1;
<a name="l00294"></a><a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html#ad3d99792f1052d7d6b55dc0fc317f7fa">00294</a>     uint64_t <a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html#ad3d99792f1052d7d6b55dc0fc317f7fa">m</a>                            : 8;
<a name="l00295"></a><a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html#abfd5384384e4eefd47b3009fc3b609d0">00295</a>     uint64_t <a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html#abfd5384384e4eefd47b3009fc3b609d0">reserved_16_63</a>               : 48;
<a name="l00296"></a>00296 <span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__srxx__spi4__stat.html#adeeb89d50bfe8767ebb574f6d1a9d472">s</a>;
<a name="l00298"></a><a class="code" href="unioncvmx__srxx__spi4__stat.html#a7179f32b3c3ea17eccae10cc9c0a19f4">00298</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html">cvmx_srxx_spi4_stat_s</a>          <a class="code" href="unioncvmx__srxx__spi4__stat.html#a7179f32b3c3ea17eccae10cc9c0a19f4">cn38xx</a>;
<a name="l00299"></a><a class="code" href="unioncvmx__srxx__spi4__stat.html#af1dd5e5b85a1c9ed0c7577233693d6dd">00299</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html">cvmx_srxx_spi4_stat_s</a>          <a class="code" href="unioncvmx__srxx__spi4__stat.html#af1dd5e5b85a1c9ed0c7577233693d6dd">cn38xxp2</a>;
<a name="l00300"></a><a class="code" href="unioncvmx__srxx__spi4__stat.html#af176456c9e65b1c29a4482a3e65b7fce">00300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html">cvmx_srxx_spi4_stat_s</a>          <a class="code" href="unioncvmx__srxx__spi4__stat.html#af176456c9e65b1c29a4482a3e65b7fce">cn58xx</a>;
<a name="l00301"></a><a class="code" href="unioncvmx__srxx__spi4__stat.html#a15a6021a81ae9d56e3c0cf341a1df266">00301</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__spi4__stat_1_1cvmx__srxx__spi4__stat__s.html">cvmx_srxx_spi4_stat_s</a>          <a class="code" href="unioncvmx__srxx__spi4__stat.html#a15a6021a81ae9d56e3c0cf341a1df266">cn58xxp1</a>;
<a name="l00302"></a>00302 };
<a name="l00303"></a><a class="code" href="cvmx-srxx-defs_8h.html#a48cbb469938eb7c64ca09859581d7cfe">00303</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__srxx__spi4__stat.html" title="cvmx_srx::_spi4_stat">cvmx_srxx_spi4_stat</a> <a class="code" href="unioncvmx__srxx__spi4__stat.html" title="cvmx_srx::_spi4_stat">cvmx_srxx_spi4_stat_t</a>;
<a name="l00304"></a>00304 <span class="comment"></span>
<a name="l00305"></a>00305 <span class="comment">/**</span>
<a name="l00306"></a>00306 <span class="comment"> * cvmx_srx#_sw_tick_ctl</span>
<a name="l00307"></a>00307 <span class="comment"> *</span>
<a name="l00308"></a>00308 <span class="comment"> * SRX_SW_TICK_CTL - Create a software tick of Spi4 data.  A write to this register will create a data tick.</span>
<a name="l00309"></a>00309 <span class="comment"> *</span>
<a name="l00310"></a>00310 <span class="comment"> */</span>
<a name="l00311"></a><a class="code" href="unioncvmx__srxx__sw__tick__ctl.html">00311</a> <span class="keyword">union </span><a class="code" href="unioncvmx__srxx__sw__tick__ctl.html" title="cvmx_srx::_sw_tick_ctl">cvmx_srxx_sw_tick_ctl</a> {
<a name="l00312"></a><a class="code" href="unioncvmx__srxx__sw__tick__ctl.html#a8f7ad0603fa8592c9c75d5c968bb4b76">00312</a>     uint64_t <a class="code" href="unioncvmx__srxx__sw__tick__ctl.html#a8f7ad0603fa8592c9c75d5c968bb4b76">u64</a>;
<a name="l00313"></a><a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html">00313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html">cvmx_srxx_sw_tick_ctl_s</a> {
<a name="l00314"></a>00314 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#a02904db0fc80eac2874eae974cbd7522">reserved_14_63</a>               : 50;
<a name="l00316"></a>00316     uint64_t <a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#ac7145712df7c356efe85c7221c57936c">eop</a>                          : 1;  <span class="comment">/**&lt; SW Tick EOP</span>
<a name="l00317"></a>00317 <span class="comment">                                                         (PASS3 only) */</span>
<a name="l00318"></a>00318     uint64_t <a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#a8722c93958e1c46d51d1631d4c83c928">sop</a>                          : 1;  <span class="comment">/**&lt; SW Tick SOP</span>
<a name="l00319"></a>00319 <span class="comment">                                                         (PASS3 only) */</span>
<a name="l00320"></a>00320     uint64_t <a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#a62da7c8a47fd45b8b3b3ffcf0a27725a">mod</a>                          : 4;  <span class="comment">/**&lt; SW Tick MOD - valid byte count</span>
<a name="l00321"></a>00321 <span class="comment">                                                         (PASS3 only) */</span>
<a name="l00322"></a>00322     uint64_t <a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#ab24f23d29e10747eb4375e72f167d99a">opc</a>                          : 4;  <span class="comment">/**&lt; SW Tick ERR - packet had an error</span>
<a name="l00323"></a>00323 <span class="comment">                                                         (PASS3 only) */</span>
<a name="l00324"></a>00324     uint64_t <a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#a2b28736557da11a7161745912273bde7">adr</a>                          : 4;  <span class="comment">/**&lt; SW Tick port address</span>
<a name="l00325"></a>00325 <span class="comment">                                                         (PASS3 only) */</span>
<a name="l00326"></a>00326 <span class="preprocessor">#else</span>
<a name="l00327"></a><a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#a2b28736557da11a7161745912273bde7">00327</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#a2b28736557da11a7161745912273bde7">adr</a>                          : 4;
<a name="l00328"></a><a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#ab24f23d29e10747eb4375e72f167d99a">00328</a>     uint64_t <a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#ab24f23d29e10747eb4375e72f167d99a">opc</a>                          : 4;
<a name="l00329"></a><a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#a62da7c8a47fd45b8b3b3ffcf0a27725a">00329</a>     uint64_t <a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#a62da7c8a47fd45b8b3b3ffcf0a27725a">mod</a>                          : 4;
<a name="l00330"></a><a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#a8722c93958e1c46d51d1631d4c83c928">00330</a>     uint64_t <a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#a8722c93958e1c46d51d1631d4c83c928">sop</a>                          : 1;
<a name="l00331"></a><a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#ac7145712df7c356efe85c7221c57936c">00331</a>     uint64_t <a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#ac7145712df7c356efe85c7221c57936c">eop</a>                          : 1;
<a name="l00332"></a><a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#a02904db0fc80eac2874eae974cbd7522">00332</a>     uint64_t <a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html#a02904db0fc80eac2874eae974cbd7522">reserved_14_63</a>               : 50;
<a name="l00333"></a>00333 <span class="preprocessor">#endif</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__srxx__sw__tick__ctl.html#a4fb380377da7ce771ad0b8e38079aebc">s</a>;
<a name="l00335"></a><a class="code" href="unioncvmx__srxx__sw__tick__ctl.html#a455c56da7dcae0a31caefc267b26f46d">00335</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html">cvmx_srxx_sw_tick_ctl_s</a>        <a class="code" href="unioncvmx__srxx__sw__tick__ctl.html#a455c56da7dcae0a31caefc267b26f46d">cn38xx</a>;
<a name="l00336"></a><a class="code" href="unioncvmx__srxx__sw__tick__ctl.html#a0dc7c2105150b1c151c1f58e017ad617">00336</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html">cvmx_srxx_sw_tick_ctl_s</a>        <a class="code" href="unioncvmx__srxx__sw__tick__ctl.html#a0dc7c2105150b1c151c1f58e017ad617">cn58xx</a>;
<a name="l00337"></a><a class="code" href="unioncvmx__srxx__sw__tick__ctl.html#a67c0aeaa0268456b8eaeb7c2495a5d86">00337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__sw__tick__ctl_1_1cvmx__srxx__sw__tick__ctl__s.html">cvmx_srxx_sw_tick_ctl_s</a>        <a class="code" href="unioncvmx__srxx__sw__tick__ctl.html#a67c0aeaa0268456b8eaeb7c2495a5d86">cn58xxp1</a>;
<a name="l00338"></a>00338 };
<a name="l00339"></a><a class="code" href="cvmx-srxx-defs_8h.html#a4be27bc53dc90ab361b10b7b685f0ba4">00339</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__srxx__sw__tick__ctl.html" title="cvmx_srx::_sw_tick_ctl">cvmx_srxx_sw_tick_ctl</a> <a class="code" href="unioncvmx__srxx__sw__tick__ctl.html" title="cvmx_srx::_sw_tick_ctl">cvmx_srxx_sw_tick_ctl_t</a>;
<a name="l00340"></a>00340 <span class="comment"></span>
<a name="l00341"></a>00341 <span class="comment">/**</span>
<a name="l00342"></a>00342 <span class="comment"> * cvmx_srx#_sw_tick_dat</span>
<a name="l00343"></a>00343 <span class="comment"> *</span>
<a name="l00344"></a>00344 <span class="comment"> * SRX_SW_TICK_DAT - Create a software tick of Spi4 data</span>
<a name="l00345"></a>00345 <span class="comment"> *</span>
<a name="l00346"></a>00346 <span class="comment"> */</span>
<a name="l00347"></a><a class="code" href="unioncvmx__srxx__sw__tick__dat.html">00347</a> <span class="keyword">union </span><a class="code" href="unioncvmx__srxx__sw__tick__dat.html" title="cvmx_srx::_sw_tick_dat">cvmx_srxx_sw_tick_dat</a> {
<a name="l00348"></a><a class="code" href="unioncvmx__srxx__sw__tick__dat.html#aabad6280946f7f835246d2a515434421">00348</a>     uint64_t <a class="code" href="unioncvmx__srxx__sw__tick__dat.html#aabad6280946f7f835246d2a515434421">u64</a>;
<a name="l00349"></a><a class="code" href="structcvmx__srxx__sw__tick__dat_1_1cvmx__srxx__sw__tick__dat__s.html">00349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__sw__tick__dat_1_1cvmx__srxx__sw__tick__dat__s.html">cvmx_srxx_sw_tick_dat_s</a> {
<a name="l00350"></a>00350 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__srxx__sw__tick__dat_1_1cvmx__srxx__sw__tick__dat__s.html#ad510380277bccd87fdf25088dab5ca95">dat</a>                          : 64; <span class="comment">/**&lt; Data tick when SRX_SW_TICK_CTL is written</span>
<a name="l00352"></a>00352 <span class="comment">                                                         (PASS3 only) */</span>
<a name="l00353"></a>00353 <span class="preprocessor">#else</span>
<a name="l00354"></a><a class="code" href="structcvmx__srxx__sw__tick__dat_1_1cvmx__srxx__sw__tick__dat__s.html#ad510380277bccd87fdf25088dab5ca95">00354</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__srxx__sw__tick__dat_1_1cvmx__srxx__sw__tick__dat__s.html#ad510380277bccd87fdf25088dab5ca95">dat</a>                          : 64;
<a name="l00355"></a>00355 <span class="preprocessor">#endif</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__srxx__sw__tick__dat.html#a657d42a8dfc54f4c7b8b7834b049d75b">s</a>;
<a name="l00357"></a><a class="code" href="unioncvmx__srxx__sw__tick__dat.html#adb7699f4247464c9ea860f1fcf4990e6">00357</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__sw__tick__dat_1_1cvmx__srxx__sw__tick__dat__s.html">cvmx_srxx_sw_tick_dat_s</a>        <a class="code" href="unioncvmx__srxx__sw__tick__dat.html#adb7699f4247464c9ea860f1fcf4990e6">cn38xx</a>;
<a name="l00358"></a><a class="code" href="unioncvmx__srxx__sw__tick__dat.html#a45850dac534f618fbdf0f2380777d34f">00358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__sw__tick__dat_1_1cvmx__srxx__sw__tick__dat__s.html">cvmx_srxx_sw_tick_dat_s</a>        <a class="code" href="unioncvmx__srxx__sw__tick__dat.html#a45850dac534f618fbdf0f2380777d34f">cn58xx</a>;
<a name="l00359"></a><a class="code" href="unioncvmx__srxx__sw__tick__dat.html#a1fdd470900287ae5610b94b5f60f6fff">00359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__srxx__sw__tick__dat_1_1cvmx__srxx__sw__tick__dat__s.html">cvmx_srxx_sw_tick_dat_s</a>        <a class="code" href="unioncvmx__srxx__sw__tick__dat.html#a1fdd470900287ae5610b94b5f60f6fff">cn58xxp1</a>;
<a name="l00360"></a>00360 };
<a name="l00361"></a><a class="code" href="cvmx-srxx-defs_8h.html#af761750c2afea1339270666123aaff42">00361</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__srxx__sw__tick__dat.html" title="cvmx_srx::_sw_tick_dat">cvmx_srxx_sw_tick_dat</a> <a class="code" href="unioncvmx__srxx__sw__tick__dat.html" title="cvmx_srx::_sw_tick_dat">cvmx_srxx_sw_tick_dat_t</a>;
<a name="l00362"></a>00362 
<a name="l00363"></a>00363 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
