Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Luis Hernandez/Documents/Proyecto E3/pruebas_pov/main.vhd" in Library work.
Architecture behavioral of Entity main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <behavioral>).
Entity <main> analyzed. Unit <main> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <main>.
    Related source file is "C:/Users/Luis Hernandez/Documents/Proyecto E3/pruebas_pov/main.vhd".
WARNING:Xst:653 - Signal <move2> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <move1> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1781 - Signal <caracteres<9>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<8>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<7>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<6>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<5>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<4>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<41>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<40>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<3>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<39>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<38>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<37>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<36>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<35>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<34>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<33>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<32>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<31>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<30>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<2>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<29>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<28>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<27>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<26>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<25>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<24>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<23>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<22>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<21>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<20>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<1>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<19>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<18>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<17>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<16>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<15>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<14>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<13>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<12>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<11>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<10>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <caracteres<0>> is used but never assigned. Tied to default value.
WARNING:Xst:737 - Found 4-bit latch for signal <movled>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5x3-bit ROM for signal <salida_color$mux0000> created at line 380.
    Found 42x4-bit ROM for signal <$rom0000>.
    Found 3-bit register for signal <salida_color>.
    Found 32-bit comparator less for signal <$cmp_lt0000> created at line 372.
    Found 11-bit up counter for signal <cont>.
    Found 32-bit up counter for signal <Conteo>.
    Found 32-bit up counter for signal <conteo_caracteres>.
    Found 32-bit up counter for signal <conteo_color>.
    Found 32-bit comparator greatequal for signal <conteo_color$cmp_ge0000> created at line 377.
    Found 31-bit up counter for signal <grado>.
    Found 31-bit comparator greater for signal <led$cmp_gt0000> created at line 416.
    Found 31-bit comparator greater for signal <led$cmp_gt0001> created at line 418.
    Found 31-bit comparator greater for signal <led$cmp_gt0002> created at line 421.
    Found 31-bit comparator greater for signal <led$cmp_gt0003> created at line 423.
    Found 31-bit comparator greater for signal <led$cmp_gt0004> created at line 425.
    Found 31-bit comparator greater for signal <led$cmp_gt0005> created at line 427.
    Found 31-bit comparator greater for signal <led$cmp_gt0006> created at line 429.
    Found 31-bit comparator greater for signal <led$cmp_gt0007> created at line 431.
    Found 31-bit comparator greater for signal <led$cmp_gt0008> created at line 433.
    Found 31-bit comparator greater for signal <led$cmp_gt0009> created at line 435.
    Found 31-bit comparator greater for signal <led$cmp_gt0010> created at line 437.
    Found 31-bit comparator greater for signal <led$cmp_gt0011> created at line 439.
    Found 31-bit comparator greater for signal <led$cmp_gt0012> created at line 441.
    Found 31-bit comparator greater for signal <led$cmp_gt0013> created at line 443.
    Found 31-bit comparator greater for signal <led$cmp_gt0014> created at line 445.
    Found 31-bit comparator greater for signal <led$cmp_gt0015> created at line 447.
    Found 31-bit comparator less for signal <led$cmp_lt0000> created at line 416.
    Found 31-bit comparator less for signal <led$cmp_lt0001> created at line 418.
    Found 31-bit comparator less for signal <led$cmp_lt0002> created at line 421.
    Found 31-bit comparator less for signal <led$cmp_lt0003> created at line 423.
    Found 31-bit comparator less for signal <led$cmp_lt0004> created at line 425.
    Found 31-bit comparator less for signal <led$cmp_lt0005> created at line 427.
    Found 31-bit comparator less for signal <led$cmp_lt0006> created at line 429.
    Found 31-bit comparator less for signal <led$cmp_lt0007> created at line 431.
    Found 31-bit comparator less for signal <led$cmp_lt0008> created at line 433.
    Found 31-bit comparator less for signal <led$cmp_lt0009> created at line 435.
    Found 31-bit comparator less for signal <led$cmp_lt0010> created at line 437.
    Found 31-bit comparator less for signal <led$cmp_lt0011> created at line 439.
    Found 31-bit comparator less for signal <led$cmp_lt0012> created at line 441.
    Found 31-bit comparator less for signal <led$cmp_lt0013> created at line 443.
    Found 31-bit comparator less for signal <led$cmp_lt0014> created at line 445.
    Found 31-bit comparator less for signal <led$cmp_lt0015> created at line 447.
    Summary:
	inferred   2 ROM(s).
	inferred   5 Counter(s).
	inferred  99 D-type flip-flop(s).
	inferred  34 Comparator(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 42x4-bit ROM                                          : 1
 5x3-bit ROM                                           : 1
# Counters                                             : 5
 11-bit up counter                                     : 1
 31-bit up counter                                     : 1
 32-bit up counter                                     : 3
# Registers                                            : 97
 1-bit register                                        : 96
 3-bit register                                        : 1
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 34
 31-bit comparator greater                             : 16
 31-bit comparator less                                : 16
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <main>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_salida_color_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 42x4-bit ROM                                          : 1
 5x3-bit ROM                                           : 1
# Counters                                             : 5
 11-bit up counter                                     : 1
 31-bit up counter                                     : 1
 32-bit up counter                                     : 3
# Registers                                            : 99
 Flip-Flops                                            : 99
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 34
 31-bit comparator greater                             : 16
 31-bit comparator less                                : 16
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...
WARNING:Xst:1710 - FF/Latch <movled_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <movled_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <movled_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <movled_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <movled_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <movled_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <movled_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <movled_3> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 105.
Optimizing block <main> to meet ratio 100 (+ 5) of 704 slices :
Area constraint is met for block <main>, final ratio is 96.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 237
 Flip-Flops                                            : 237

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 2028
#      GND                         : 1
#      INV                         : 74
#      LUT1                        : 189
#      LUT2                        : 56
#      LUT2_D                      : 4
#      LUT2_L                      : 1
#      LUT3                        : 151
#      LUT3_D                      : 14
#      LUT3_L                      : 3
#      LUT4                        : 685
#      LUT4_D                      : 33
#      LUT4_L                      : 26
#      MUXCY                       : 520
#      MUXF5                       : 125
#      MUXF6                       : 7
#      VCC                         : 1
#      XORCY                       : 138
# FlipFlops/Latches                : 237
#      FDE                         : 99
#      FDR                         : 43
#      FDRE                        : 95
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      649  out of    704    92%  
 Number of Slice Flip Flops:            237  out of   1408    16%  
 Number of 4 input LUTs:               1236  out of   1408    87%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    108    13%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 237   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.409ns (Maximum Frequency: 118.920MHz)
   Minimum input arrival time before clock: 3.317ns
   Maximum output required time after clock: 24.562ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 8.409ns (frequency: 118.920MHz)
  Total number of paths / destination ports: 31893 / 569
-------------------------------------------------------------------------
Delay:               8.409ns (Levels of Logic = 13)
  Source:            conteo_caracteres_31 (FF)
  Destination:       caracter2<3>_5 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: conteo_caracteres_31 to caracter2<3>_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.495   0.559  conteo_caracteres_31 (conteo_caracteres_31)
     LUT2:I0->O            1   0.561   0.000  _mux000214_wg_lut<0> (_mux000214_wg_lut<0>)
     MUXCY:S->O            1   0.523   0.000  _mux000214_wg_cy<0> (_mux000214_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  _mux000214_wg_cy<1> (_mux000214_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  _mux000214_wg_cy<2> (_mux000214_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  _mux000214_wg_cy<3> (_mux000214_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  _mux000214_wg_cy<4> (_mux000214_wg_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  _mux000214_wg_cy<5> (_mux000214_wg_cy<5>)
     MUXCY:CI->O         170   0.179   1.176  _mux000214_wg_cy<6> (_mux0002_bdd13)
     LUT2:I1->O           75   0.562   1.086  _mux0002261 (_mux0002_bdd53)
     LUT4:I3->O            3   0.561   0.474  _mux003621 (_mux0036_bdd0)
     LUT3:I2->O            1   0.561   0.000  _mux0044120_G (N645)
     MUXF5:I1->O           1   0.229   0.359  _mux0044120 (_mux0044120)
     LUT4:I3->O            1   0.561   0.000  _mux00441154 (_mux0044)
     FDE:D                     0.197          caracter2<3>_5
    ----------------------------------------
    Total                      8.409ns (4.754ns logic, 3.655ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              3.317ns (Levels of Logic = 2)
  Source:            sensor (PAD)
  Destination:       grado_0 (FF)
  Destination Clock: Clk rising

  Data Path: sensor to grado_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.423  sensor_IBUF (sensor_IBUF)
     LUT4:I1->O           31   0.562   1.073  grado_and00001 (grado_and0000)
     FDRE:R                    0.435          grado_0
    ----------------------------------------
    Total                      3.317ns (1.821ns logic, 1.496ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 5865 / 9
-------------------------------------------------------------------------
Offset:              24.562ns (Levels of Logic = 26)
  Source:            grado_2 (FF)
  Destination:       led<5> (PAD)
  Source Clock:      Clk rising

  Data Path: grado_2 to led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            29   0.495   1.180  grado_2 (grado_2)
     LUT4:I0->O            1   0.561   0.000  Mcompar_led_cmp_lt0000_lut<0>4 (Mcompar_led_cmp_lt0000_lut<0>4)
     MUXCY:S->O            1   0.523   0.000  Mcompar_led_cmp_lt0000_cy<0>_13 (Mcompar_led_cmp_lt0000_cy<0>14)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_lt0000_cy<1>_13 (Mcompar_led_cmp_lt0000_cy<1>14)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_lt0000_cy<2>_13 (Mcompar_led_cmp_lt0000_cy<2>14)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_lt0000_cy<3>_13 (Mcompar_led_cmp_lt0000_cy<3>14)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_lt0000_cy<4>_13 (Mcompar_led_cmp_lt0000_cy<4>14)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_lt0000_cy<5>_13 (Mcompar_led_cmp_lt0000_cy<5>14)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_led_cmp_lt0000_cy<6>_13 (Mcompar_led_cmp_lt0000_cy<6>14)
     MUXCY:CI->O           6   0.179   0.635  Mcompar_led_cmp_lt0000_cy<7>_13 (Mcompar_led_cmp_lt0000_cy<7>14)
     LUT3:I1->O            1   0.562   0.359  led<5>191_SW0 (N750)
     LUT4:I3->O            1   0.561   0.465  led<5>191 (led<5>_bdd34)
     LUT4:I0->O            1   0.561   0.465  led<5>181 (led<5>_bdd32)
     LUT4:I0->O            1   0.561   0.465  led<5>171 (led<5>_bdd30)
     LUT4:I0->O            1   0.561   0.465  led<5>12_SW0_SW0 (N782)
     LUT4:I0->O            1   0.561   0.465  led<5>12_SW0 (N736)
     LUT4:I0->O            1   0.561   0.465  led<5>91_SW0_SW0_SW0 (N796)
     LUT4:I0->O            1   0.561   0.465  led<5>91_SW0_SW0 (N748)
     LUT4:I0->O            1   0.561   0.465  led<5>6_SW0_SW0 (N772)
     LUT4:I0->O            1   0.561   0.465  led<5>6_SW0 (N704)
     LUT4:I0->O            1   0.561   0.465  led<5>6 (led<5>_bdd8)
     LUT4:I0->O            1   0.561   0.465  led<5>51 (led<5>_bdd6)
     LUT4:I0->O            1   0.561   0.465  led<5>41 (led<5>_bdd4)
     LUT4:I0->O            1   0.561   0.465  led<5>31 (led<5>_bdd2)
     LUT4:I0->O            1   0.561   0.465  led<5>21 (led<5>_bdd0)
     LUT4:I0->O            1   0.561   0.357  led<5>11 (led_5_OBUF)
     OBUF:I->O                 4.396          led_5_OBUF (led<5>)
    ----------------------------------------
    Total                     24.562ns (15.521ns logic, 9.041ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.72 secs
 
--> 

Total memory usage is 4568296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   53 (   0 filtered)
Number of infos    :    1 (   0 filtered)

