[2021-09-09 09:47:06,300]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-09 09:47:06,300]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:47:21,621]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; ".

Peak memory: 21266432 bytes

[2021-09-09 09:47:21,621]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:47:22,176]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.05 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.04 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.05 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.05 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.29 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 37134336 bytes

[2021-09-09 09:47:22,203]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-09 09:47:22,204]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:47:23,323]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4879
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4879
score:100
	Report mapping result:
		klut_size()     :5331
		klut.num_gates():4878
		max delay       :12
		max area        :4879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :87
		LUT fanins:3	 numbers :74
		LUT fanins:4	 numbers :4717
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 46407680 bytes

[2021-09-09 09:47:23,324]mapper_test.py:220:[INFO]: area: 4878 level: 12
[2021-09-09 11:39:54,132]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-09 11:39:54,132]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:40:09,541]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; ".

Peak memory: 20643840 bytes

[2021-09-09 11:40:09,541]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:40:09,928]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 37240832 bytes

[2021-09-09 11:40:09,954]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-09 11:40:09,955]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:40:17,560]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4879
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :6581
score:100
	Report mapping result:
		klut_size()     :5331
		klut.num_gates():4878
		max delay       :12
		max area        :4879
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :87
		LUT fanins:3	 numbers :74
		LUT fanins:4	 numbers :4717
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 91938816 bytes

[2021-09-09 11:40:17,560]mapper_test.py:220:[INFO]: area: 4878 level: 12
[2021-09-09 13:10:43,395]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-09 13:10:43,395]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:10:57,941]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; ".

Peak memory: 20811776 bytes

[2021-09-09 13:10:57,941]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:10:58,379]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.21 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 37019648 bytes

[2021-09-09 13:10:58,404]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-09 13:10:58,404]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:11:06,103]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :4950
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :6500
score:100
	Report mapping result:
		klut_size()     :5402
		klut.num_gates():4949
		max delay       :13
		max area        :4950
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :92
		LUT fanins:3	 numbers :76
		LUT fanins:4	 numbers :4781
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 92221440 bytes

[2021-09-09 13:11:06,103]mapper_test.py:220:[INFO]: area: 4949 level: 13
[2021-09-09 14:59:12,953]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-09 14:59:12,953]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:59:12,953]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:59:13,375]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.21 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 37621760 bytes

[2021-09-09 14:59:13,400]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-09 14:59:13,400]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:59:21,852]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :6960
score:100
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 91979776 bytes

[2021-09-09 14:59:21,853]mapper_test.py:220:[INFO]: area: 5041 level: 12
[2021-09-09 15:28:16,087]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-09 15:28:16,087]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:28:16,088]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:28:16,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.21 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36769792 bytes

[2021-09-09 15:28:16,535]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-09 15:28:16,536]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:28:24,975]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :6960
score:100
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 92049408 bytes

[2021-09-09 15:28:24,976]mapper_test.py:220:[INFO]: area: 5041 level: 12
[2021-09-09 16:06:18,428]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-09 16:06:18,428]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:06:18,428]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:06:18,855]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.21 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 37003264 bytes

[2021-09-09 16:06:18,880]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-09 16:06:18,881]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:06:27,334]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :6960
score:100
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 92147712 bytes

[2021-09-09 16:06:27,335]mapper_test.py:220:[INFO]: area: 5041 level: 12
[2021-09-09 16:40:59,793]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-09 16:40:59,793]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:40:59,793]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:41:00,220]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.21 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36937728 bytes

[2021-09-09 16:41:00,247]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-09 16:41:00,247]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:41:08,694]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :6960
score:100
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 91942912 bytes

[2021-09-09 16:41:08,695]mapper_test.py:220:[INFO]: area: 5041 level: 12
[2021-09-09 17:17:32,083]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-09 17:17:32,084]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:17:32,084]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:17:32,474]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36851712 bytes

[2021-09-09 17:17:32,500]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-09 17:17:32,500]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:17:40,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :6965
score:100
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 91947008 bytes

[2021-09-09 17:17:40,240]mapper_test.py:220:[INFO]: area: 5041 level: 12
[2021-09-13 23:24:04,555]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-13 23:24:04,556]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:24:04,556]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:24:04,978]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 37060608 bytes

[2021-09-13 23:24:05,003]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-13 23:24:05,004]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:24:11,848]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:23
	current map manager:
		current min nodes:10082
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :8716
score:100
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 91697152 bytes

[2021-09-13 23:24:11,849]mapper_test.py:220:[INFO]: area: 5041 level: 12
[2021-09-13 23:41:04,207]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-13 23:41:04,208]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:04,208]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:04,636]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.04 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.21 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36798464 bytes

[2021-09-13 23:41:04,660]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-13 23:41:04,661]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:05,641]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 44707840 bytes

[2021-09-13 23:41:05,642]mapper_test.py:220:[INFO]: area: 5041 level: 12
[2021-09-14 08:53:14,083]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-14 08:53:14,084]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:53:14,084]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:53:14,457]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36577280 bytes

[2021-09-14 08:53:14,484]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-14 08:53:14,484]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:53:21,898]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :6965
score:100
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 91860992 bytes

[2021-09-14 08:53:21,899]mapper_test.py:220:[INFO]: area: 5041 level: 12
[2021-09-14 09:20:01,519]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-14 09:20:01,520]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:01,520]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:01,898]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36618240 bytes

[2021-09-14 09:20:01,924]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-14 09:20:01,924]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:02,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 46059520 bytes

[2021-09-14 09:20:02,921]mapper_test.py:220:[INFO]: area: 5041 level: 12
[2021-09-15 15:27:48,939]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-15 15:27:48,940]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:27:48,941]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:27:49,282]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 37007360 bytes

[2021-09-15 15:27:49,307]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-15 15:27:49,308]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:27:55,635]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7050
score:100
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 88432640 bytes

[2021-09-15 15:27:55,636]mapper_test.py:220:[INFO]: area: 5041 level: 12
[2021-09-15 15:53:32,695]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-15 15:53:32,695]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:32,695]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:33,042]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36708352 bytes

[2021-09-15 15:53:33,068]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-15 15:53:33,068]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:33,917]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 19267584 bytes

[2021-09-15 15:53:33,917]mapper_test.py:220:[INFO]: area: 5041 level: 12
[2021-09-18 13:58:29,305]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-18 13:58:29,306]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:58:29,306]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:58:29,713]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36667392 bytes

[2021-09-18 13:58:29,739]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-18 13:58:29,739]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:58:35,674]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :6980
score:100
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 71720960 bytes

[2021-09-18 13:58:35,675]mapper_test.py:220:[INFO]: area: 5041 level: 12
[2021-09-18 16:23:11,066]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-18 16:23:11,067]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:23:11,067]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:23:11,418]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36651008 bytes

[2021-09-18 16:23:11,441]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-18 16:23:11,441]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:23:17,294]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5045
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7046
score:100
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 77987840 bytes

[2021-09-18 16:23:17,295]mapper_test.py:220:[INFO]: area: 5041 level: 12
[2021-09-22 08:55:45,296]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-22 08:55:45,297]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:45,297]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:45,646]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36966400 bytes

[2021-09-22 08:55:45,672]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-22 08:55:45,672]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:48,989]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :13
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 52056064 bytes

[2021-09-22 08:55:48,990]mapper_test.py:220:[INFO]: area: 5041 level: 13
[2021-09-22 11:21:52,184]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-22 11:21:52,184]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:21:52,184]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:21:52,589]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36589568 bytes

[2021-09-22 11:21:52,615]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-22 11:21:52,615]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:21:58,577]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7047
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 48099328 bytes

[2021-09-22 11:21:58,578]mapper_test.py:220:[INFO]: area: 5040 level: 12
[2021-09-23 16:40:23,480]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-23 16:40:23,480]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:40:23,480]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:40:23,827]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36614144 bytes

[2021-09-23 16:40:23,852]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-23 16:40:23,852]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:40:30,401]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
balancing!
	current map manager:
		current min nodes:10082
		current min depth:24
rewriting!
	current map manager:
		current min nodes:10082
		current min depth:24
balancing!
	current map manager:
		current min nodes:10082
		current min depth:24
rewriting!
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7047
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 54300672 bytes

[2021-09-23 16:40:30,402]mapper_test.py:220:[INFO]: area: 5040 level: 12
[2021-09-23 17:03:53,391]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-23 17:03:53,391]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:03:53,391]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:03:53,778]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36737024 bytes

[2021-09-23 17:03:53,803]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-23 17:03:53,804]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:03:59,666]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
balancing!
	current map manager:
		current min nodes:10082
		current min depth:24
rewriting!
	current map manager:
		current min nodes:10082
		current min depth:24
balancing!
	current map manager:
		current min nodes:10082
		current min depth:24
rewriting!
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7047
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 48173056 bytes

[2021-09-23 17:03:59,667]mapper_test.py:220:[INFO]: area: 5040 level: 12
[2021-09-23 18:05:02,339]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-23 18:05:02,339]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:05:02,339]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:05:02,679]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36810752 bytes

[2021-09-23 18:05:02,704]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-23 18:05:02,704]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:05:09,221]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
balancing!
	current map manager:
		current min nodes:10082
		current min depth:24
rewriting!
	current map manager:
		current min nodes:10082
		current min depth:24
balancing!
	current map manager:
		current min nodes:10082
		current min depth:24
rewriting!
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7047
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 54296576 bytes

[2021-09-23 18:05:09,221]mapper_test.py:220:[INFO]: area: 5040 level: 12
[2021-09-27 16:32:16,731]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-27 16:32:16,732]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:32:16,732]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:32:17,137]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 37416960 bytes

[2021-09-27 16:32:17,163]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-27 16:32:17,163]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:32:23,302]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
balancing!
	current map manager:
		current min nodes:10082
		current min depth:24
rewriting!
	current map manager:
		current min nodes:10082
		current min depth:24
balancing!
	current map manager:
		current min nodes:10082
		current min depth:24
rewriting!
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7047
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 52998144 bytes

[2021-09-27 16:32:23,303]mapper_test.py:220:[INFO]: area: 5040 level: 12
[2021-09-27 17:39:05,116]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-27 17:39:05,116]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:39:05,117]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:39:05,492]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36950016 bytes

[2021-09-27 17:39:05,518]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-27 17:39:05,518]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:39:11,685]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
balancing!
	current map manager:
		current min nodes:10082
		current min depth:24
rewriting!
	current map manager:
		current min nodes:10082
		current min depth:24
balancing!
	current map manager:
		current min nodes:10082
		current min depth:24
rewriting!
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7048
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 52510720 bytes

[2021-09-27 17:39:11,685]mapper_test.py:220:[INFO]: area: 5040 level: 12
[2021-09-28 02:05:19,730]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-28 02:05:19,731]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:05:19,731]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:05:20,076]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36765696 bytes

[2021-09-28 02:05:20,101]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-28 02:05:20,101]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:05:26,388]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7047
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 52703232 bytes

[2021-09-28 02:05:26,388]mapper_test.py:220:[INFO]: area: 5040 level: 12
[2021-09-28 16:45:00,952]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-28 16:45:00,953]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:45:00,953]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:45:01,303]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36777984 bytes

[2021-09-28 16:45:01,328]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-28 16:45:01,328]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:45:07,243]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7047
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 47489024 bytes

[2021-09-28 16:45:07,244]mapper_test.py:220:[INFO]: area: 5040 level: 12
[2021-09-28 17:24:00,943]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-09-28 17:24:00,944]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:24:00,944]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:24:01,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36659200 bytes

[2021-09-28 17:24:01,312]mapper_test.py:156:[INFO]: area: 3753 level: 12
[2021-09-28 17:24:01,312]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:24:07,224]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7047
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 69660672 bytes

[2021-09-28 17:24:07,225]mapper_test.py:220:[INFO]: area: 5040 level: 12
[2021-10-09 10:39:52,763]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-09 10:39:52,764]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:52,764]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:53,108]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36794368 bytes

[2021-10-09 10:39:53,135]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-09 10:39:53,135]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:55,835]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :8247
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 25686016 bytes

[2021-10-09 10:39:55,836]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-09 11:22:30,349]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-09 11:22:30,350]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:30,350]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:30,696]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36749312 bytes

[2021-10-09 11:22:30,723]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-09 11:22:30,723]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:33,296]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :8252
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 30994432 bytes

[2021-10-09 11:22:33,297]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-09 16:30:29,375]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-09 16:30:29,376]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:29,376]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:29,742]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36806656 bytes

[2021-10-09 16:30:29,768]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-09 16:30:29,768]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:32,161]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 26910720 bytes

[2021-10-09 16:30:32,161]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-09 16:47:39,027]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-09 16:47:39,028]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:39,028]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:39,384]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36847616 bytes

[2021-10-09 16:47:39,410]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-09 16:47:39,411]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:41,669]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 26939392 bytes

[2021-10-09 16:47:41,669]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-12 10:55:01,530]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-12 10:55:01,531]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:55:01,531]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:55:01,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36671488 bytes

[2021-10-12 10:55:01,969]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-12 10:55:01,969]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:55:08,317]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7041
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 40259584 bytes

[2021-10-12 10:55:08,318]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-12 11:16:34,119]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-12 11:16:34,119]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:34,120]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:34,484]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36716544 bytes

[2021-10-12 11:16:34,511]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-12 11:16:34,511]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:37,393]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :8247
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 25370624 bytes

[2021-10-12 11:16:37,394]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-12 13:30:28,605]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-12 13:30:28,605]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:30:28,606]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:30:28,970]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 37228544 bytes

[2021-10-12 13:30:28,995]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-12 13:30:28,995]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:30:35,450]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7041
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 40370176 bytes

[2021-10-12 13:30:35,450]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-12 15:01:08,573]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-12 15:01:08,573]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:01:08,573]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:01:08,952]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36651008 bytes

[2021-10-12 15:01:08,973]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-12 15:01:08,973]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:01:15,899]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7041
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 40525824 bytes

[2021-10-12 15:01:15,900]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-12 18:45:55,589]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-12 18:45:55,589]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:45:55,589]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:45:55,997]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36569088 bytes

[2021-10-12 18:45:56,023]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-12 18:45:56,023]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:46:02,612]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7041
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 30552064 bytes

[2021-10-12 18:46:02,613]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-18 11:39:23,092]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-18 11:39:23,093]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:39:23,094]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:39:23,466]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36732928 bytes

[2021-10-18 11:39:23,491]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-18 11:39:23,491]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:39:30,050]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7041
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 30498816 bytes

[2021-10-18 11:39:30,051]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-18 12:03:18,595]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-18 12:03:18,596]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:18,596]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:18,963]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36573184 bytes

[2021-10-18 12:03:18,989]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-18 12:03:18,989]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:19,539]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 17051648 bytes

[2021-10-18 12:03:19,540]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-19 14:11:15,885]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-19 14:11:15,885]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:15,886]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:16,246]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36806656 bytes

[2021-10-19 14:11:16,273]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-19 14:11:16,273]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:16,822]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 17252352 bytes

[2021-10-19 14:11:16,823]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-22 13:30:53,630]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-22 13:30:53,630]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:53,630]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:53,990]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36642816 bytes

[2021-10-22 13:30:54,014]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-22 13:30:54,014]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:56,245]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 20111360 bytes

[2021-10-22 13:30:56,246]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-22 13:51:46,804]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-22 13:51:46,805]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:46,805]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:47,173]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36777984 bytes

[2021-10-22 13:51:47,198]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-22 13:51:47,198]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:49,420]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 19968000 bytes

[2021-10-22 13:51:49,421]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-22 14:01:36,839]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-22 14:01:36,839]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:36,839]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:37,201]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36765696 bytes

[2021-10-22 14:01:37,228]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-22 14:01:37,229]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:37,775]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 17096704 bytes

[2021-10-22 14:01:37,776]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-22 14:04:57,590]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-22 14:04:57,591]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:57,591]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:57,950]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36663296 bytes

[2021-10-22 14:04:57,977]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-22 14:04:57,977]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:58,521]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 17117184 bytes

[2021-10-22 14:04:58,521]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-23 13:29:13,562]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-23 13:29:13,563]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:29:13,563]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:29:13,930]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 37072896 bytes

[2021-10-23 13:29:13,957]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-23 13:29:13,957]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:29:20,094]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :7518
score:100
	Report mapping result:
		klut_size()     :7951
		klut.num_gates():7498
		max delay       :13
		max area        :7518
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2041
		LUT fanins:3	 numbers :2159
		LUT fanins:4	 numbers :3298
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 30670848 bytes

[2021-10-23 13:29:20,095]mapper_test.py:224:[INFO]: area: 7498 level: 13
[2021-10-24 17:40:40,271]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-24 17:40:40,272]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:40:40,272]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:40:40,636]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36638720 bytes

[2021-10-24 17:40:40,661]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-24 17:40:40,661]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:40:47,119]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :7518
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 30441472 bytes

[2021-10-24 17:40:47,120]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-24 18:01:06,882]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-24 18:01:06,883]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:01:06,883]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:01:07,250]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36683776 bytes

[2021-10-24 18:01:07,274]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-24 18:01:07,274]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:01:13,638]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
	current map manager:
		current min nodes:10082
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :5044
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :7041
score:100
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 30736384 bytes

[2021-10-24 18:01:13,639]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-26 10:24:55,371]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-26 10:24:55,371]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:55,372]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:55,813]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.04 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.21 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 37216256 bytes

[2021-10-26 10:24:55,836]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-26 10:24:55,836]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:56,600]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	current map manager:
		current min nodes:10082
		current min depth:29
	Report mapping result:
		klut_size()     :5390
		klut.num_gates():4937
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :123
		LUT fanins:3	 numbers :1729
		LUT fanins:4	 numbers :3085
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 17440768 bytes

[2021-10-26 10:24:56,601]mapper_test.py:224:[INFO]: area: 4937 level: 12
[2021-10-26 10:58:46,554]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-26 10:58:46,554]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:58:46,554]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:58:46,928]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36675584 bytes

[2021-10-26 10:58:46,953]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-26 10:58:46,954]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:58:53,897]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	Report mapping result:
		klut_size()     :5390
		klut.num_gates():4937
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :123
		LUT fanins:3	 numbers :1729
		LUT fanins:4	 numbers :3085
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 30269440 bytes

[2021-10-26 10:58:53,898]mapper_test.py:224:[INFO]: area: 4937 level: 12
[2021-10-26 11:19:58,213]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-26 11:19:58,213]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:19:58,213]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:19:58,583]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36651008 bytes

[2021-10-26 11:19:58,607]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-26 11:19:58,608]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:20:05,040]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	Report mapping result:
		klut_size()     :7306
		klut.num_gates():6853
		max delay       :13
		max area        :7518
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :303
		LUT fanins:3	 numbers :2675
		LUT fanins:4	 numbers :3875
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 30289920 bytes

[2021-10-26 11:20:05,041]mapper_test.py:224:[INFO]: area: 6853 level: 13
[2021-10-26 12:18:05,408]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-26 12:18:05,409]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:18:05,409]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:18:05,812]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36966400 bytes

[2021-10-26 12:18:05,838]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-26 12:18:05,838]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:18:12,116]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	Report mapping result:
		klut_size()     :5493
		klut.num_gates():5040
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1206
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 30445568 bytes

[2021-10-26 12:18:12,117]mapper_test.py:224:[INFO]: area: 5040 level: 12
[2021-10-26 14:12:29,454]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-26 14:12:29,455]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:29,455]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:29,818]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36679680 bytes

[2021-10-26 14:12:29,845]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-26 14:12:29,845]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:30,451]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	Report mapping result:
		klut_size()     :5390
		klut.num_gates():4937
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :123
		LUT fanins:3	 numbers :1729
		LUT fanins:4	 numbers :3085
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 16990208 bytes

[2021-10-26 14:12:30,452]mapper_test.py:224:[INFO]: area: 4937 level: 12
[2021-10-29 16:09:34,101]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-10-29 16:09:34,101]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:34,102]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:34,468]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36630528 bytes

[2021-10-29 16:09:34,494]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-10-29 16:09:34,494]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:35,119]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	Report mapping result:
		klut_size()     :7396
		klut.num_gates():6943
		max delay       :13
		max area        :6940
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :197
		LUT fanins:3	 numbers :2950
		LUT fanins:4	 numbers :3796
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
Peak memory: 17137664 bytes

[2021-10-29 16:09:35,120]mapper_test.py:224:[INFO]: area: 6943 level: 13
[2021-11-03 09:50:58,736]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-03 09:50:58,737]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:58,737]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:59,109]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36864000 bytes

[2021-11-03 09:50:59,134]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-03 09:50:59,134]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:00,329]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	Report mapping result:
		klut_size()     :7396
		klut.num_gates():6943
		max delay       :12
		max area        :5044
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :197
		LUT fanins:3	 numbers :2950
		LUT fanins:4	 numbers :3796
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig_output.v
	Peak memory: 19255296 bytes

[2021-11-03 09:51:00,329]mapper_test.py:226:[INFO]: area: 6943 level: 12
[2021-11-03 10:03:05,365]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-03 10:03:05,366]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:05,366]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:05,732]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36737024 bytes

[2021-11-03 10:03:05,758]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-03 10:03:05,758]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:07,005]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	Report mapping result:
		klut_size()     :7596
		klut.num_gates():7143
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :209
		LUT fanins:3	 numbers :2520
		LUT fanins:4	 numbers :4414
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig_output.v
	Peak memory: 19316736 bytes

[2021-11-03 10:03:07,006]mapper_test.py:226:[INFO]: area: 7143 level: 12
[2021-11-03 13:43:04,596]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-03 13:43:04,596]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:04,596]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:04,961]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36487168 bytes

[2021-11-03 13:43:04,986]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-03 13:43:04,986]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:06,241]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	Report mapping result:
		klut_size()     :7596
		klut.num_gates():7143
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :209
		LUT fanins:3	 numbers :2520
		LUT fanins:4	 numbers :4414
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig_output.v
	Peak memory: 19415040 bytes

[2021-11-03 13:43:06,242]mapper_test.py:226:[INFO]: area: 7143 level: 12
[2021-11-03 13:49:20,537]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-03 13:49:20,538]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:20,538]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:20,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36618240 bytes

[2021-11-03 13:49:20,933]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-03 13:49:20,933]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:22,188]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	Report mapping result:
		klut_size()     :7596
		klut.num_gates():7143
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :209
		LUT fanins:3	 numbers :2520
		LUT fanins:4	 numbers :4414
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig_output.v
	Peak memory: 19468288 bytes

[2021-11-03 13:49:22,189]mapper_test.py:226:[INFO]: area: 7143 level: 12
[2021-11-04 15:56:12,901]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-04 15:56:12,902]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:12,902]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:13,332]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.20 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 37552128 bytes

[2021-11-04 15:56:13,351]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-04 15:56:13,351]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:14,647]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
	Report mapping result:
		klut_size()     :5622
		klut.num_gates():5169
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :123
		LUT fanins:3	 numbers :1774
		LUT fanins:4	 numbers :3272
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig_output.v
	Peak memory: 19304448 bytes

[2021-11-04 15:56:14,647]mapper_test.py:226:[INFO]: area: 5169 level: 12
[2021-11-16 12:27:36,308]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-16 12:27:36,309]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:36,309]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:36,722]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36503552 bytes

[2021-11-16 12:27:36,749]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-16 12:27:36,749]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:37,416]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
Mapping time: 0.220675 secs
	Report mapping result:
		klut_size()     :5622
		klut.num_gates():5169
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :123
		LUT fanins:3	 numbers :1774
		LUT fanins:4	 numbers :3272
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
	Peak memory: 17244160 bytes

[2021-11-16 12:27:37,416]mapper_test.py:228:[INFO]: area: 5169 level: 12
[2021-11-16 14:16:32,169]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-16 14:16:32,169]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:32,169]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:32,537]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36872192 bytes

[2021-11-16 14:16:32,562]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-16 14:16:32,562]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:33,288]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
Mapping time: 0.228784 secs
	Report mapping result:
		klut_size()     :5622
		klut.num_gates():5169
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :123
		LUT fanins:3	 numbers :1774
		LUT fanins:4	 numbers :3272
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
	Peak memory: 16875520 bytes

[2021-11-16 14:16:33,289]mapper_test.py:228:[INFO]: area: 5169 level: 12
[2021-11-16 14:22:52,219]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-16 14:22:52,219]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:52,220]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:52,590]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36540416 bytes

[2021-11-16 14:22:52,617]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-16 14:22:52,617]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:53,288]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
Mapping time: 0.225197 secs
	Report mapping result:
		klut_size()     :5622
		klut.num_gates():5169
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :123
		LUT fanins:3	 numbers :1774
		LUT fanins:4	 numbers :3272
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
	Peak memory: 17305600 bytes

[2021-11-16 14:22:53,289]mapper_test.py:228:[INFO]: area: 5169 level: 12
[2021-11-17 16:35:31,843]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-17 16:35:31,843]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:31,844]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:32,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.20 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36548608 bytes

[2021-11-17 16:35:32,293]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-17 16:35:32,293]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:33,019]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
Mapping time: 0.238388 secs
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
	Peak memory: 17539072 bytes

[2021-11-17 16:35:33,019]mapper_test.py:228:[INFO]: area: 5041 level: 12
[2021-11-18 10:18:01,576]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-18 10:18:01,576]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:01,576]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:01,991]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36577280 bytes

[2021-11-18 10:18:02,017]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-18 10:18:02,018]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:02,835]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
Mapping time: 0.372997 secs
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5041
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
	Peak memory: 19451904 bytes

[2021-11-18 10:18:02,836]mapper_test.py:228:[INFO]: area: 5041 level: 12
[2021-11-23 16:10:52,244]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-23 16:10:52,245]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:52,245]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:52,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36831232 bytes

[2021-11-23 16:10:52,642]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-23 16:10:52,642]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:53,507]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
Mapping time: 0.371061 secs
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5041
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
	Peak memory: 19374080 bytes

[2021-11-23 16:10:53,508]mapper_test.py:228:[INFO]: area: 5041 level: 12
[2021-11-23 16:41:50,411]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-23 16:41:50,411]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:50,411]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:50,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36851712 bytes

[2021-11-23 16:41:50,810]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-23 16:41:50,810]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:51,623]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
Mapping time: 0.371728 secs
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5041
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
	Peak memory: 19296256 bytes

[2021-11-23 16:41:51,623]mapper_test.py:228:[INFO]: area: 5041 level: 12
[2021-11-24 11:38:23,066]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-24 11:38:23,066]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:23,066]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:23,437]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36634624 bytes

[2021-11-24 11:38:23,462]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-24 11:38:23,462]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:23,910]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
Mapping time: 0.009572 secs
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
	Peak memory: 17321984 bytes

[2021-11-24 11:38:23,910]mapper_test.py:228:[INFO]: area: 5041 level: 12
[2021-11-24 12:01:37,501]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-24 12:01:37,501]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:37,501]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:37,866]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36646912 bytes

[2021-11-24 12:01:37,893]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-24 12:01:37,893]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:38,339]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
Mapping time: 0.009574 secs
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
	Peak memory: 17256448 bytes

[2021-11-24 12:01:38,339]mapper_test.py:228:[INFO]: area: 5041 level: 12
[2021-11-24 12:05:13,509]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-24 12:05:13,509]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:13,509]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:13,869]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36679680 bytes

[2021-11-24 12:05:13,897]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-24 12:05:13,897]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:14,559]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
Mapping time: 0.219544 secs
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
	Peak memory: 17555456 bytes

[2021-11-24 12:05:14,560]mapper_test.py:228:[INFO]: area: 5041 level: 12
[2021-11-24 12:10:58,056]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-24 12:10:58,057]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:58,057]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:58,420]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36810752 bytes

[2021-11-24 12:10:58,446]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-24 12:10:58,446]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:58,941]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
[i] total time =  0.07 secs
Mapping time: 0.07044 secs
	Report mapping result:
		klut_size()     :4026
		klut.num_gates():3573
		max delay       :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :338
		LUT fanins:3	 numbers :454
		LUT fanins:4	 numbers :2781
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
	Peak memory: 38752256 bytes

[2021-11-24 12:10:58,941]mapper_test.py:228:[INFO]: area: 3573 level: 19
[2021-11-24 12:57:12,016]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-24 12:57:12,017]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:12,017]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:12,380]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36720640 bytes

[2021-11-24 12:57:12,405]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-24 12:57:12,406]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:13,061]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
Mapping time: 0.218578 secs
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
	Peak memory: 17620992 bytes

[2021-11-24 12:57:13,062]mapper_test.py:228:[INFO]: area: 5041 level: 12
[2021-11-24 13:06:05,128]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-24 13:06:05,128]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:06:05,128]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:06:05,538]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36548608 bytes

[2021-11-24 13:06:05,565]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-24 13:06:05,565]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:06:12,316]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
Mapping time: 0.219987 secs
Mapping time: 0.292524 secs
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
	Peak memory: 30998528 bytes

[2021-11-24 13:06:12,316]mapper_test.py:228:[INFO]: area: 5041 level: 12
[2021-11-24 13:29:21,738]mapper_test.py:79:[INFO]: run case "b15_comb"
[2021-11-24 13:29:21,739]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:29:21,739]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:29:22,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9630.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.22 MB.
P:  Del =   12.00.  Ar =    5009.0.  Edge =    16268.  Cut =    63792.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4203.0.  Edge =    15633.  Cut =    61026.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3889.0.  Edge =    14195.  Cut =    62441.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3863.0.  Edge =    14142.  Cut =    62441.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3803.0.  Edge =    13988.  Cut =    50897.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3796.0.  Edge =    13974.  Cut =    50897.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3766.0.  Edge =    13388.  Cut =    50554.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3758.0.  Edge =    13378.  Cut =    50554.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3753.0.  Edge =    13365.  Cut =    50528.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      814     21.68 %
Or           =        0      0.00 %
Other        =     2939     78.27 %
TOTAL        =     3755    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    3.     5.0 %
Level =    4.  COs =    7.     6.7 %
Level =    5.  COs =    5.     7.9 %
Level =    6.  COs =    5.     9.1 %
Level =    7.  COs =   19.    13.6 %
Level =    8.  COs =   36.    22.2 %
Level =    9.  COs =   37.    31.1 %
Level =   10.  COs =   87.    51.9 %
Level =   11.  COs =   58.    65.8 %
Level =   12.  COs =  143.   100.0 %
Peak memory: 36466688 bytes

[2021-11-24 13:29:22,127]mapper_test.py:160:[INFO]: area: 3753 level: 12
[2021-11-24 13:29:22,127]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:29:28,379]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.opt.aig
Mapping time: 0.009404 secs
Mapping time: 0.013041 secs
	Report mapping result:
		klut_size()     :5494
		klut.num_gates():5041
		max delay       :12
		max area        :5045
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1207
		LUT fanins:3	 numbers :1363
		LUT fanins:4	 numbers :2471
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_comb/b15_comb.ifpga.v
	Peak memory: 30924800 bytes

[2021-11-24 13:29:28,380]mapper_test.py:228:[INFO]: area: 5041 level: 12
