<stg><name>LOAD_IFM</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="99">
<or_exp><and_exp><literal name="exitcond_flatten5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="2">
<condition id="100">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %custom_Tc_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tc)

]]></Node>
<StgValue><ssdm name="custom_Tc_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %custom_Tr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tr)

]]></Node>
<StgValue><ssdm name="custom_Tr_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i56* %input_dma_I_V_data, i1* %input_dma_I_V_last, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
:3  %cast = zext i32 %custom_Tr_read to i64

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
:4  %cast1 = zext i32 %custom_Tc_read to i64

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %bound = mul i64 %cast, %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="66" op_0_bw="66" op_1_bw="64" op_2_bw="2">
<![CDATA[
:6  %tmp = call i66 @_ssdm_op_BitConcatenate.i66.i64.i2(i64 %bound, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_43_mid = icmp sgt i32 %custom_Tc_read, 0

]]></Node>
<StgValue><ssdm name="tmp_43_mid"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="66" op_0_bw="66" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten5 = phi i66 [ 0, %0 ], [ %indvar_flatten_next5, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="indvar_flatten5"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %i = phi i3 [ 0, %0 ], [ %i_mid2, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:3  %j = phi i31 [ 0, %0 ], [ %j_mid2, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:4  %m = phi i31 [ 0, %0 ], [ %m_2, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="31">
<![CDATA[
:5  %m_cast = zext i31 %m to i32

]]></Node>
<StgValue><ssdm name="m_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_s = icmp slt i32 %m_cast, %custom_Tc_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="66" op_1_bw="66">
<![CDATA[
:7  %exitcond_flatten5 = icmp eq i66 %indvar_flatten5, %tmp

]]></Node>
<StgValue><ssdm name="exitcond_flatten5"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
:8  %indvar_flatten_next5 = add i66 %indvar_flatten5, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next5"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %exitcond_flatten5, label %5, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:0  %i_5 = add i3 1, %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:2  %exitcond_flatten = icmp eq i64 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader.preheader:3  %j_mid = select i1 %exitcond_flatten, i31 0, i31 %j

]]></Node>
<StgValue><ssdm name="j_mid"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader.preheader:4  %m_mid = select i1 %exitcond_flatten, i31 0, i31 %m

]]></Node>
<StgValue><ssdm name="m_mid"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:5  %tmp_mid1 = icmp eq i3 %i_5, 3

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:6  %tmp_40 = icmp eq i3 %i, 3

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader:7  %tmp_mid2 = select i1 %exitcond_flatten, i1 %tmp_mid1, i1 %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:8  %tmp_t_mid1 = add i3 -3, %i

]]></Node>
<StgValue><ssdm name="tmp_t_mid1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:9  %tmp_t = xor i3 %i, -4

]]></Node>
<StgValue><ssdm name="tmp_t"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:10  %tmp_t_mid2 = select i1 %exitcond_flatten, i3 %tmp_t_mid1, i3 %tmp_t

]]></Node>
<StgValue><ssdm name="tmp_t_mid2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader:11  %tmp_43_mid1 = select i1 %exitcond_flatten, i1 %tmp_43_mid, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_43_mid1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:12  %i_mid2 = select i1 %exitcond_flatten, i3 %i_5, i3 %i

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader.preheader:13  %j_4 = add i31 1, %j_mid

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader.preheader:14  %m_mid2 = select i1 %tmp_43_mid1, i31 %m_mid, i31 0

]]></Node>
<StgValue><ssdm name="m_mid2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="31">
<![CDATA[
.preheader.preheader:15  %tmp_60 = trunc i31 %j to i9

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.preheader:16  %tmp_61 = select i1 %exitcond_flatten, i9 0, i9 %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="31">
<![CDATA[
.preheader.preheader:17  %tmp_62 = trunc i31 %j_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.preheader:18  %tmp_63 = select i1 %tmp_43_mid1, i9 %tmp_61, i9 %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:19  %tmp_41 = mul i9 13, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader.preheader:20  %j_mid2 = select i1 %tmp_43_mid1, i31 %j_mid, i31 %j_4

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:21  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:22  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="57" op_0_bw="57" op_1_bw="56" op_2_bw="1">
<![CDATA[
.preheader.preheader:23  %empty_52 = call { i56, i1 } @_ssdm_op_Read.axis.volatile.i56P.i1P(i56* %input_dma_I_V_data, i1* %input_dma_I_V_last)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="56" op_0_bw="57">
<![CDATA[
.preheader.preheader:24  %tmp_data_cast = extractvalue { i56, i1 } %empty_52, 0

]]></Node>
<StgValue><ssdm name="tmp_data_cast"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="26" op_0_bw="56">
<![CDATA[
.preheader.preheader:25  %tmp_64 = trunc i56 %tmp_data_cast to i26

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="26" op_0_bw="26" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:26  %tmp_data_data2_V_loa = call i26 @_ssdm_op_PartSelect.i26.i56.i32.i32(i56 %tmp_data_cast, i32 26, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_data_data2_V_loa"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="31">
<![CDATA[
.preheader.preheader:27  %tmp_65 = trunc i31 %m_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:28  %tmp_42 = add i9 %tmp_41, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:29  %tmp_46_cast = sext i9 %tmp_42 to i64

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:30  %IFM_0_V_addr = getelementptr [169 x i26]* %IFM_0_V, i64 0, i64 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="IFM_0_V_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:31  %IFM_1_V_addr = getelementptr [169 x i26]* %IFM_1_V, i64 0, i64 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="IFM_1_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %IFM_2_V_addr = getelementptr [169 x i26]* %IFM_2_V, i64 0, i64 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="IFM_2_V_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:33  %IFM_3_V_addr = getelementptr [169 x i26]* %IFM_3_V, i64 0, i64 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="IFM_3_V_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:34  %IFM_4_V_addr = getelementptr [169 x i26]* %IFM_4_V, i64 0, i64 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="IFM_4_V_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:35  %IFM_5_V_addr = getelementptr [169 x i26]* %IFM_5_V, i64 0, i64 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="IFM_5_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:36  %IFM_6_V_addr = getelementptr [169 x i26]* %IFM_6_V, i64 0, i64 %tmp_46_cast

]]></Node>
<StgValue><ssdm name="IFM_6_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
.preheader.preheader:37  switch i3 %i_mid2, label %branch10 [
    i3 0, label %branch7
    i3 1, label %branch8
    i3 2, label %branch9
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="i_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
branch9:0  store i26 %tmp_64, i26* %IFM_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="i_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
branch8:0  store i26 %tmp_64, i26* %IFM_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="i_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="i_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
branch7:0  store i26 %tmp_64, i26* %IFM_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="i_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
branch10:0  store i26 %tmp_64, i26* %IFM_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="i_mid2" val="!0"/>
<literal name="i_mid2" val="!1"/>
<literal name="i_mid2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_mid2, label %._crit_edge, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="tmp_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
:0  switch i3 %tmp_t_mid2, label %branch6 [
    i3 -4, label %branch4
    i3 -3, label %branch5
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="tmp_mid2" val="0"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
branch5:0  store i26 %tmp_data_data2_V_loa, i26* %IFM_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="tmp_mid2" val="0"/>
<literal name="tmp_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="tmp_mid2" val="0"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
branch4:0  store i26 %tmp_data_data2_V_loa, i26* %IFM_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="tmp_mid2" val="0"/>
<literal name="tmp_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="tmp_mid2" val="0"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
branch6:0  store i26 %tmp_data_data2_V_loa, i26* %IFM_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="tmp_mid2" val="0"/>
<literal name="tmp_t_mid2" val="!4"/>
<literal name="tmp_t_mid2" val="!5"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
<literal name="tmp_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_39)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge:1  %m_2 = add i31 %m_mid2, 1

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:2  %indvar_flatten_op = add i64 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:3  %indvar_flatten_next = select i1 %exitcond_flatten, i64 1, i64 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
