{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635833327911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635833327912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 02 14:08:47 2021 " "Processing started: Tue Nov 02 14:08:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635833327912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635833327912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AD_FFT_top -c AD_FFT_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off AD_FFT_top -c AD_FFT_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635833327912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1635833329175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/32852/desktop/fpga_code/ad_fft_top/rtl/ad2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/32852/desktop/fpga_code/ad_fft_top/rtl/ad2.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD2 " "Found entity 1: AD2" {  } { { "../rtl/AD2.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/rtl/AD2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635833329315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635833329315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/32852/desktop/fpga_code/ad_fft_top/rtl/ad1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/32852/desktop/fpga_code/ad_fft_top/rtl/ad1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD1 " "Found entity 1: AD1" {  } { { "../rtl/AD1.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/rtl/AD1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635833329323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635833329323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad_fft_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ad_fft_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD_FFT_top " "Found entity 1: AD_FFT_top" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635833329331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635833329331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "IP/PLL/PLL.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/IP/PLL/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635833329340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635833329340 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AD_FFT_top " "Elaborating entity \"AD_FFT_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1635833329451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:u_Pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:u_Pll\"" {  } { { "AD_FFT_top.v" "u_Pll" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:u_Pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:u_Pll\|altpll:altpll_component\"" {  } { { "IP/PLL/PLL.v" "altpll_component" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/IP/PLL/PLL.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:u_Pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:u_Pll\|altpll:altpll_component\"" {  } { { "IP/PLL/PLL.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/IP/PLL/PLL.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833329578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:u_Pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:u_Pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 6 " "Parameter \"clk2_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 7000 " "Parameter \"clk2_phase_shift\" = \"7000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329579 ""}  } { { "IP/PLL/PLL.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/IP/PLL/PLL.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1635833329579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635833329701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635833329701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:u_Pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:u_Pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD1 AD1:u_AD1 " "Elaborating entity \"AD1\" for hierarchy \"AD1:u_AD1\"" {  } { { "AD_FFT_top.v" "u_AD1" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD2 AD2:u_AD2 " "Elaborating entity \"AD2\" for hierarchy \"AD2:u_AD2\"" {  } { { "AD_FFT_top.v" "u_AD2" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635833329718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1635833330705 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330705 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:u_Pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"PLL:u_Pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "IP/PLL/PLL.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/IP/PLL/PLL.v" 111 0 0 } } { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 34 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1635833330762 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "26 " "Design contains 26 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTR " "No output dependent on input pin \"BTR\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|BTR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BD\[0\] " "No output dependent on input pin \"BD\[0\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|BD[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BD\[1\] " "No output dependent on input pin \"BD\[1\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|BD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BD\[2\] " "No output dependent on input pin \"BD\[2\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|BD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BD\[3\] " "No output dependent on input pin \"BD\[3\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|BD[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BD\[4\] " "No output dependent on input pin \"BD\[4\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|BD[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BD\[5\] " "No output dependent on input pin \"BD\[5\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|BD[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BD\[6\] " "No output dependent on input pin \"BD\[6\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|BD[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BD\[7\] " "No output dependent on input pin \"BD\[7\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|BD[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BD\[8\] " "No output dependent on input pin \"BD\[8\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|BD[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BD\[9\] " "No output dependent on input pin \"BD\[9\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|BD[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BD\[10\] " "No output dependent on input pin \"BD\[10\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|BD[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BD\[11\] " "No output dependent on input pin \"BD\[11\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|BD[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ATR " "No output dependent on input pin \"ATR\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|ATR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD\[0\] " "No output dependent on input pin \"AD\[0\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|AD[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD\[1\] " "No output dependent on input pin \"AD\[1\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|AD[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD\[2\] " "No output dependent on input pin \"AD\[2\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|AD[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD\[3\] " "No output dependent on input pin \"AD\[3\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|AD[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD\[4\] " "No output dependent on input pin \"AD\[4\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|AD[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD\[5\] " "No output dependent on input pin \"AD\[5\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|AD[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD\[6\] " "No output dependent on input pin \"AD\[6\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|AD[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD\[7\] " "No output dependent on input pin \"AD\[7\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|AD[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD\[8\] " "No output dependent on input pin \"AD\[8\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|AD[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD\[9\] " "No output dependent on input pin \"AD\[9\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|AD[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD\[10\] " "No output dependent on input pin \"AD\[10\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|AD[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD\[11\] " "No output dependent on input pin \"AD\[11\]\"" {  } { { "AD_FFT_top.v" "" { Text "C:/Users/32852/Desktop/FPGA_code/AD_FFT_top/par/AD_FFT_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635833330816 "|AD_FFT_top|AD[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1635833330816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1635833330819 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1635833330819 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1635833330819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1635833330819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635833330893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 02 14:08:50 2021 " "Processing ended: Tue Nov 02 14:08:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635833330893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635833330893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635833330893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635833330893 ""}
