Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system.qsys --synthesis=VHDL --output-directory=/home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31I7
Progress: Loading RUDAS_Daughter_Board/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding i2c_0 [oc_iic 1.0]
Progress: Parameterizing module i2c_0
Progress: Adding spi_0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: i2c_0: "soc_system" instantiated oc_iic "i2c_0"
Info: spi_0: Starting RTL generation for module 'soc_system_spi_0'
Info: spi_0:   Generation command is [exec /home/c/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/c/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/c/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/c/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/c/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/c/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/c/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/c/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=soc_system_spi_0 --dir=/tmp/alt8066_6329197810042201564.dir/0003_spi_0_gen/ --quartus_dir=/home/c/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8066_6329197810042201564.dir/0003_spi_0_gen//soc_system_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'soc_system_spi_0'
Info: spi_0: "soc_system" instantiated altera_avalon_spi "spi_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: uart_0: Starting RTL generation for module 'soc_system_uart_0'
Info: uart_0:   Generation command is [exec /home/c/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/c/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/c/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/c/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/c/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/c/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/c/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/c/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=soc_system_uart_0 --dir=/tmp/alt8066_6329197810042201564.dir/0005_uart_0_gen/ --quartus_dir=/home/c/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8066_6329197810042201564.dir/0005_uart_0_gen//soc_system_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'soc_system_uart_0'
Info: uart_0: "soc_system" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: i2c_0_av_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "i2c_0_av_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: i2c_0_av_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "i2c_0_av_agent"
Info: i2c_0_av_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "i2c_0_av_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: i2c_0_av_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "i2c_0_av_burst_adapter"
Info: Reusing file /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: i2c_0_av_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "i2c_0_av_rsp_width_adapter"
Info: Reusing file /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/c/ORBiT-FPGA/RUDAS_Daughter_Board/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 31 modules, 91 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
