
F407VE_Analog_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e28  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08002fb8  08002fb8  00012fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003068  08003068  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003068  08003068  00013068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003070  08003070  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003070  08003070  00013070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003074  08003074  00013074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003078  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000080  20000070  080030e8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  080030e8  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007465  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001550  00000000  00000000  00027505  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000005c8  00000000  00000000  00028a58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000510  00000000  00000000  00029020  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021075  00000000  00000000  00029530  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005a80  00000000  00000000  0004a5a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c4fcd  00000000  00000000  00050025  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00114ff2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ca0  00000000  00000000  00115070  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002fa0 	.word	0x08002fa0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08002fa0 	.word	0x08002fa0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000578:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800057c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000580:	f003 0301 	and.w	r3, r3, #1
 8000584:	2b00      	cmp	r3, #0
 8000586:	d013      	beq.n	80005b0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000588:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800058c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000590:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000594:	2b00      	cmp	r3, #0
 8000596:	d00b      	beq.n	80005b0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000598:	e000      	b.n	800059c <ITM_SendChar+0x2c>
    {
      __NOP();
 800059a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800059c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d0f9      	beq.n	800059a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005a6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	b2d2      	uxtb	r2, r2
 80005ae:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005b0:	687b      	ldr	r3, [r7, #4]
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	370c      	adds	r7, #12
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
	...

080005c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c4:	f000 facc 	bl	8000b60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c8:	f000 f83e 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005cc:	f000 f8fc 	bl	80007c8 <MX_GPIO_Init>
  MX_ADC1_Init();
 80005d0:	f000 f898 	bl	8000704 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  for (;;)
  {
	  HAL_ADC_Start(&hadc1);
 80005d4:	4817      	ldr	r0, [pc, #92]	; (8000634 <main+0x74>)
 80005d6:	f000 fb9b 	bl	8000d10 <HAL_ADC_Start>
	  if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 80005da:	2164      	movs	r1, #100	; 0x64
 80005dc:	4815      	ldr	r0, [pc, #84]	; (8000634 <main+0x74>)
 80005de:	f000 fc5d 	bl	8000e9c <HAL_ADC_PollForConversion>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d105      	bne.n	80005f4 <main+0x34>
	  {
		  adc_ch0_val = HAL_ADC_GetValue(&hadc1);
 80005e8:	4812      	ldr	r0, [pc, #72]	; (8000634 <main+0x74>)
 80005ea:	f000 fcdb 	bl	8000fa4 <HAL_ADC_GetValue>
 80005ee:	4602      	mov	r2, r0
 80005f0:	4b11      	ldr	r3, [pc, #68]	; (8000638 <main+0x78>)
 80005f2:	601a      	str	r2, [r3, #0]
	  }
	  HAL_ADC_Start(&hadc1);
 80005f4:	480f      	ldr	r0, [pc, #60]	; (8000634 <main+0x74>)
 80005f6:	f000 fb8b 	bl	8000d10 <HAL_ADC_Start>
	  if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 80005fa:	2164      	movs	r1, #100	; 0x64
 80005fc:	480d      	ldr	r0, [pc, #52]	; (8000634 <main+0x74>)
 80005fe:	f000 fc4d 	bl	8000e9c <HAL_ADC_PollForConversion>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d105      	bne.n	8000614 <main+0x54>
	  {
		  adc_ch1_val = HAL_ADC_GetValue(&hadc1);
 8000608:	480a      	ldr	r0, [pc, #40]	; (8000634 <main+0x74>)
 800060a:	f000 fccb 	bl	8000fa4 <HAL_ADC_GetValue>
 800060e:	4602      	mov	r2, r0
 8000610:	4b0a      	ldr	r3, [pc, #40]	; (800063c <main+0x7c>)
 8000612:	601a      	str	r2, [r3, #0]
	  }

	  printf("%d\t%d\r\n", adc_ch0_val, adc_ch1_val);
 8000614:	4b08      	ldr	r3, [pc, #32]	; (8000638 <main+0x78>)
 8000616:	6819      	ldr	r1, [r3, #0]
 8000618:	4b08      	ldr	r3, [pc, #32]	; (800063c <main+0x7c>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	461a      	mov	r2, r3
 800061e:	4808      	ldr	r0, [pc, #32]	; (8000640 <main+0x80>)
 8000620:	f001 fdda 	bl	80021d8 <iprintf>

	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8000624:	2140      	movs	r1, #64	; 0x40
 8000626:	4807      	ldr	r0, [pc, #28]	; (8000644 <main+0x84>)
 8000628:	f001 f981 	bl	800192e <HAL_GPIO_TogglePin>

	  HAL_Delay(100);
 800062c:	2064      	movs	r0, #100	; 0x64
 800062e:	f000 fb09 	bl	8000c44 <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 8000632:	e7cf      	b.n	80005d4 <main+0x14>
 8000634:	200000a0 	.word	0x200000a0
 8000638:	2000008c 	.word	0x2000008c
 800063c:	20000090 	.word	0x20000090
 8000640:	08002fb8 	.word	0x08002fb8
 8000644:	40020000 	.word	0x40020000

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b094      	sub	sp, #80	; 0x50
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 0320 	add.w	r3, r7, #32
 8000652:	2230      	movs	r2, #48	; 0x30
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f001 fdb6 	bl	80021c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	f107 030c 	add.w	r3, r7, #12
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
 800066a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800066c:	2300      	movs	r3, #0
 800066e:	60bb      	str	r3, [r7, #8]
 8000670:	4b22      	ldr	r3, [pc, #136]	; (80006fc <SystemClock_Config+0xb4>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000674:	4a21      	ldr	r2, [pc, #132]	; (80006fc <SystemClock_Config+0xb4>)
 8000676:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800067a:	6413      	str	r3, [r2, #64]	; 0x40
 800067c:	4b1f      	ldr	r3, [pc, #124]	; (80006fc <SystemClock_Config+0xb4>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000680:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000684:	60bb      	str	r3, [r7, #8]
 8000686:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000688:	2300      	movs	r3, #0
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	4b1c      	ldr	r3, [pc, #112]	; (8000700 <SystemClock_Config+0xb8>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a1b      	ldr	r2, [pc, #108]	; (8000700 <SystemClock_Config+0xb8>)
 8000692:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000696:	6013      	str	r3, [r2, #0]
 8000698:	4b19      	ldr	r3, [pc, #100]	; (8000700 <SystemClock_Config+0xb8>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a4:	2302      	movs	r3, #2
 80006a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a8:	2301      	movs	r3, #1
 80006aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ac:	2310      	movs	r3, #16
 80006ae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006b0:	2300      	movs	r3, #0
 80006b2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b4:	f107 0320 	add.w	r3, r7, #32
 80006b8:	4618      	mov	r0, r3
 80006ba:	f001 f953 	bl	8001964 <HAL_RCC_OscConfig>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80006c4:	f000 f8ec 	bl	80008a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c8:	230f      	movs	r3, #15
 80006ca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006cc:	2300      	movs	r3, #0
 80006ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d0:	2300      	movs	r3, #0
 80006d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d8:	2300      	movs	r3, #0
 80006da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006dc:	f107 030c 	add.w	r3, r7, #12
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f001 fbae 	bl	8001e44 <HAL_RCC_ClockConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006ee:	f000 f8d7 	bl	80008a0 <Error_Handler>
  }
}
 80006f2:	bf00      	nop
 80006f4:	3750      	adds	r7, #80	; 0x50
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	40023800 	.word	0x40023800
 8000700:	40007000 	.word	0x40007000

08000704 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800070a:	463b      	mov	r3, r7
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
 8000710:	605a      	str	r2, [r3, #4]
 8000712:	609a      	str	r2, [r3, #8]
 8000714:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8000716:	4b29      	ldr	r3, [pc, #164]	; (80007bc <MX_ADC1_Init+0xb8>)
 8000718:	4a29      	ldr	r2, [pc, #164]	; (80007c0 <MX_ADC1_Init+0xbc>)
 800071a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800071c:	4b27      	ldr	r3, [pc, #156]	; (80007bc <MX_ADC1_Init+0xb8>)
 800071e:	2200      	movs	r2, #0
 8000720:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000722:	4b26      	ldr	r3, [pc, #152]	; (80007bc <MX_ADC1_Init+0xb8>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000728:	4b24      	ldr	r3, [pc, #144]	; (80007bc <MX_ADC1_Init+0xb8>)
 800072a:	2201      	movs	r2, #1
 800072c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800072e:	4b23      	ldr	r3, [pc, #140]	; (80007bc <MX_ADC1_Init+0xb8>)
 8000730:	2200      	movs	r2, #0
 8000732:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8000734:	4b21      	ldr	r3, [pc, #132]	; (80007bc <MX_ADC1_Init+0xb8>)
 8000736:	2201      	movs	r2, #1
 8000738:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 800073c:	4b1f      	ldr	r3, [pc, #124]	; (80007bc <MX_ADC1_Init+0xb8>)
 800073e:	2201      	movs	r2, #1
 8000740:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000742:	4b1e      	ldr	r3, [pc, #120]	; (80007bc <MX_ADC1_Init+0xb8>)
 8000744:	2200      	movs	r2, #0
 8000746:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000748:	4b1c      	ldr	r3, [pc, #112]	; (80007bc <MX_ADC1_Init+0xb8>)
 800074a:	4a1e      	ldr	r2, [pc, #120]	; (80007c4 <MX_ADC1_Init+0xc0>)
 800074c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800074e:	4b1b      	ldr	r3, [pc, #108]	; (80007bc <MX_ADC1_Init+0xb8>)
 8000750:	2200      	movs	r2, #0
 8000752:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000754:	4b19      	ldr	r3, [pc, #100]	; (80007bc <MX_ADC1_Init+0xb8>)
 8000756:	2202      	movs	r2, #2
 8000758:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800075a:	4b18      	ldr	r3, [pc, #96]	; (80007bc <MX_ADC1_Init+0xb8>)
 800075c:	2200      	movs	r2, #0
 800075e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000762:	4b16      	ldr	r3, [pc, #88]	; (80007bc <MX_ADC1_Init+0xb8>)
 8000764:	2201      	movs	r2, #1
 8000766:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000768:	4814      	ldr	r0, [pc, #80]	; (80007bc <MX_ADC1_Init+0xb8>)
 800076a:	f000 fa8d 	bl	8000c88 <HAL_ADC_Init>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000774:	f000 f894 	bl	80008a0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000778:	2300      	movs	r3, #0
 800077a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800077c:	2301      	movs	r3, #1
 800077e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8000780:	2302      	movs	r3, #2
 8000782:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000784:	463b      	mov	r3, r7
 8000786:	4619      	mov	r1, r3
 8000788:	480c      	ldr	r0, [pc, #48]	; (80007bc <MX_ADC1_Init+0xb8>)
 800078a:	f000 fc19 	bl	8000fc0 <HAL_ADC_ConfigChannel>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000794:	f000 f884 	bl	80008a0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000798:	2301      	movs	r3, #1
 800079a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800079c:	2302      	movs	r3, #2
 800079e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007a0:	463b      	mov	r3, r7
 80007a2:	4619      	mov	r1, r3
 80007a4:	4805      	ldr	r0, [pc, #20]	; (80007bc <MX_ADC1_Init+0xb8>)
 80007a6:	f000 fc0b 	bl	8000fc0 <HAL_ADC_ConfigChannel>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80007b0:	f000 f876 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007b4:	bf00      	nop
 80007b6:	3710      	adds	r7, #16
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	200000a0 	.word	0x200000a0
 80007c0:	40012000 	.word	0x40012000
 80007c4:	0f000001 	.word	0x0f000001

080007c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b088      	sub	sp, #32
 80007cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ce:	f107 030c 	add.w	r3, r7, #12
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	605a      	str	r2, [r3, #4]
 80007d8:	609a      	str	r2, [r3, #8]
 80007da:	60da      	str	r2, [r3, #12]
 80007dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	60bb      	str	r3, [r7, #8]
 80007e2:	4b1e      	ldr	r3, [pc, #120]	; (800085c <MX_GPIO_Init+0x94>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	4a1d      	ldr	r2, [pc, #116]	; (800085c <MX_GPIO_Init+0x94>)
 80007e8:	f043 0301 	orr.w	r3, r3, #1
 80007ec:	6313      	str	r3, [r2, #48]	; 0x30
 80007ee:	4b1b      	ldr	r3, [pc, #108]	; (800085c <MX_GPIO_Init+0x94>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	f003 0301 	and.w	r3, r3, #1
 80007f6:	60bb      	str	r3, [r7, #8]
 80007f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	607b      	str	r3, [r7, #4]
 80007fe:	4b17      	ldr	r3, [pc, #92]	; (800085c <MX_GPIO_Init+0x94>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	4a16      	ldr	r2, [pc, #88]	; (800085c <MX_GPIO_Init+0x94>)
 8000804:	f043 0302 	orr.w	r3, r3, #2
 8000808:	6313      	str	r3, [r2, #48]	; 0x30
 800080a:	4b14      	ldr	r3, [pc, #80]	; (800085c <MX_GPIO_Init+0x94>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	f003 0302 	and.w	r3, r3, #2
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000816:	2200      	movs	r2, #0
 8000818:	2140      	movs	r1, #64	; 0x40
 800081a:	4811      	ldr	r0, [pc, #68]	; (8000860 <MX_GPIO_Init+0x98>)
 800081c:	f001 f86e 	bl	80018fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000820:	2301      	movs	r3, #1
 8000822:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000824:	2303      	movs	r3, #3
 8000826:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800082c:	f107 030c 	add.w	r3, r7, #12
 8000830:	4619      	mov	r1, r3
 8000832:	480b      	ldr	r0, [pc, #44]	; (8000860 <MX_GPIO_Init+0x98>)
 8000834:	f000 fec8 	bl	80015c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000838:	2340      	movs	r3, #64	; 0x40
 800083a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083c:	2301      	movs	r3, #1
 800083e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000840:	2300      	movs	r3, #0
 8000842:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000844:	2300      	movs	r3, #0
 8000846:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000848:	f107 030c 	add.w	r3, r7, #12
 800084c:	4619      	mov	r1, r3
 800084e:	4804      	ldr	r0, [pc, #16]	; (8000860 <MX_GPIO_Init+0x98>)
 8000850:	f000 feba 	bl	80015c8 <HAL_GPIO_Init>

}
 8000854:	bf00      	nop
 8000856:	3720      	adds	r7, #32
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	40023800 	.word	0x40023800
 8000860:	40020000 	.word	0x40020000

08000864 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b086      	sub	sp, #24
 8000868:	af00      	add	r7, sp, #0
 800086a:	60f8      	str	r0, [r7, #12]
 800086c:	60b9      	str	r1, [r7, #8]
 800086e:	607a      	str	r2, [r7, #4]
  /* Implement your write code here, this is used by puts and printf for example */
  int i=0;
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 8000874:	2300      	movs	r3, #0
 8000876:	617b      	str	r3, [r7, #20]
 8000878:	e009      	b.n	800088e <_write+0x2a>
    ITM_SendChar((*ptr++));
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	1c5a      	adds	r2, r3, #1
 800087e:	60ba      	str	r2, [r7, #8]
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff fe74 	bl	8000570 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	3301      	adds	r3, #1
 800088c:	617b      	str	r3, [r7, #20]
 800088e:	697a      	ldr	r2, [r7, #20]
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	429a      	cmp	r2, r3
 8000894:	dbf1      	blt.n	800087a <_write+0x16>
  return len;
 8000896:	687b      	ldr	r3, [r7, #4]
}
 8000898:	4618      	mov	r0, r3
 800089a:	3718      	adds	r7, #24
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}

080008a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
	...

080008b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	607b      	str	r3, [r7, #4]
 80008ba:	4b10      	ldr	r3, [pc, #64]	; (80008fc <HAL_MspInit+0x4c>)
 80008bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008be:	4a0f      	ldr	r2, [pc, #60]	; (80008fc <HAL_MspInit+0x4c>)
 80008c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008c4:	6453      	str	r3, [r2, #68]	; 0x44
 80008c6:	4b0d      	ldr	r3, [pc, #52]	; (80008fc <HAL_MspInit+0x4c>)
 80008c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008ce:	607b      	str	r3, [r7, #4]
 80008d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	603b      	str	r3, [r7, #0]
 80008d6:	4b09      	ldr	r3, [pc, #36]	; (80008fc <HAL_MspInit+0x4c>)
 80008d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008da:	4a08      	ldr	r2, [pc, #32]	; (80008fc <HAL_MspInit+0x4c>)
 80008dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008e0:	6413      	str	r3, [r2, #64]	; 0x40
 80008e2:	4b06      	ldr	r3, [pc, #24]	; (80008fc <HAL_MspInit+0x4c>)
 80008e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ea:	603b      	str	r3, [r7, #0]
 80008ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ee:	bf00      	nop
 80008f0:	370c      	adds	r7, #12
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	40023800 	.word	0x40023800

08000900 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b08a      	sub	sp, #40	; 0x28
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000908:	f107 0314 	add.w	r3, r7, #20
 800090c:	2200      	movs	r2, #0
 800090e:	601a      	str	r2, [r3, #0]
 8000910:	605a      	str	r2, [r3, #4]
 8000912:	609a      	str	r2, [r3, #8]
 8000914:	60da      	str	r2, [r3, #12]
 8000916:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a17      	ldr	r2, [pc, #92]	; (800097c <HAL_ADC_MspInit+0x7c>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d127      	bne.n	8000972 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	613b      	str	r3, [r7, #16]
 8000926:	4b16      	ldr	r3, [pc, #88]	; (8000980 <HAL_ADC_MspInit+0x80>)
 8000928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800092a:	4a15      	ldr	r2, [pc, #84]	; (8000980 <HAL_ADC_MspInit+0x80>)
 800092c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000930:	6453      	str	r3, [r2, #68]	; 0x44
 8000932:	4b13      	ldr	r3, [pc, #76]	; (8000980 <HAL_ADC_MspInit+0x80>)
 8000934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000936:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800093a:	613b      	str	r3, [r7, #16]
 800093c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800093e:	2300      	movs	r3, #0
 8000940:	60fb      	str	r3, [r7, #12]
 8000942:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <HAL_ADC_MspInit+0x80>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000946:	4a0e      	ldr	r2, [pc, #56]	; (8000980 <HAL_ADC_MspInit+0x80>)
 8000948:	f043 0301 	orr.w	r3, r3, #1
 800094c:	6313      	str	r3, [r2, #48]	; 0x30
 800094e:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <HAL_ADC_MspInit+0x80>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000952:	f003 0301 	and.w	r3, r3, #1
 8000956:	60fb      	str	r3, [r7, #12]
 8000958:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800095a:	2303      	movs	r3, #3
 800095c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800095e:	2303      	movs	r3, #3
 8000960:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000966:	f107 0314 	add.w	r3, r7, #20
 800096a:	4619      	mov	r1, r3
 800096c:	4805      	ldr	r0, [pc, #20]	; (8000984 <HAL_ADC_MspInit+0x84>)
 800096e:	f000 fe2b 	bl	80015c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000972:	bf00      	nop
 8000974:	3728      	adds	r7, #40	; 0x28
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40012000 	.word	0x40012000
 8000980:	40023800 	.word	0x40023800
 8000984:	40020000 	.word	0x40020000

08000988 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800098c:	bf00      	nop
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr

08000996 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000996:	b480      	push	{r7}
 8000998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800099a:	e7fe      	b.n	800099a <HardFault_Handler+0x4>

0800099c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009a0:	e7fe      	b.n	80009a0 <MemManage_Handler+0x4>

080009a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009a2:	b480      	push	{r7}
 80009a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009a6:	e7fe      	b.n	80009a6 <BusFault_Handler+0x4>

080009a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009ac:	e7fe      	b.n	80009ac <UsageFault_Handler+0x4>

080009ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009ae:	b480      	push	{r7}
 80009b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009b2:	bf00      	nop
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr

080009bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009c0:	bf00      	nop
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr

080009ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009ca:	b480      	push	{r7}
 80009cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009ce:	bf00      	nop
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009dc:	f000 f912 	bl	8000c04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009e0:	bf00      	nop
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b086      	sub	sp, #24
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f0:	2300      	movs	r3, #0
 80009f2:	617b      	str	r3, [r7, #20]
 80009f4:	e00a      	b.n	8000a0c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009f6:	f3af 8000 	nop.w
 80009fa:	4601      	mov	r1, r0
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	1c5a      	adds	r2, r3, #1
 8000a00:	60ba      	str	r2, [r7, #8]
 8000a02:	b2ca      	uxtb	r2, r1
 8000a04:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a06:	697b      	ldr	r3, [r7, #20]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	617b      	str	r3, [r7, #20]
 8000a0c:	697a      	ldr	r2, [r7, #20]
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	dbf0      	blt.n	80009f6 <_read+0x12>
	}

return len;
 8000a14:	687b      	ldr	r3, [r7, #4]
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3718      	adds	r7, #24
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <_close>:
	}
	return len;
}

int _close(int file)
{
 8000a1e:	b480      	push	{r7}
 8000a20:	b083      	sub	sp, #12
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	6078      	str	r0, [r7, #4]
	return -1;
 8000a26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	370c      	adds	r7, #12
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr

08000a36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a36:	b480      	push	{r7}
 8000a38:	b083      	sub	sp, #12
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	6078      	str	r0, [r7, #4]
 8000a3e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a46:	605a      	str	r2, [r3, #4]
	return 0;
 8000a48:	2300      	movs	r3, #0
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	370c      	adds	r7, #12
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr

08000a56 <_isatty>:

int _isatty(int file)
{
 8000a56:	b480      	push	{r7}
 8000a58:	b083      	sub	sp, #12
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	6078      	str	r0, [r7, #4]
	return 1;
 8000a5e:	2301      	movs	r3, #1
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	370c      	adds	r7, #12
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr

08000a6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b085      	sub	sp, #20
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	60f8      	str	r0, [r7, #12]
 8000a74:	60b9      	str	r1, [r7, #8]
 8000a76:	607a      	str	r2, [r7, #4]
	return 0;
 8000a78:	2300      	movs	r3, #0
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	3714      	adds	r7, #20
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr
	...

08000a88 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000a90:	4b11      	ldr	r3, [pc, #68]	; (8000ad8 <_sbrk+0x50>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d102      	bne.n	8000a9e <_sbrk+0x16>
		heap_end = &end;
 8000a98:	4b0f      	ldr	r3, [pc, #60]	; (8000ad8 <_sbrk+0x50>)
 8000a9a:	4a10      	ldr	r2, [pc, #64]	; (8000adc <_sbrk+0x54>)
 8000a9c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000a9e:	4b0e      	ldr	r3, [pc, #56]	; (8000ad8 <_sbrk+0x50>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	; (8000ad8 <_sbrk+0x50>)
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	4413      	add	r3, r2
 8000aac:	466a      	mov	r2, sp
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d907      	bls.n	8000ac2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000ab2:	f001 fb5f 	bl	8002174 <__errno>
 8000ab6:	4602      	mov	r2, r0
 8000ab8:	230c      	movs	r3, #12
 8000aba:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000abc:	f04f 33ff 	mov.w	r3, #4294967295
 8000ac0:	e006      	b.n	8000ad0 <_sbrk+0x48>
	}

	heap_end += incr;
 8000ac2:	4b05      	ldr	r3, [pc, #20]	; (8000ad8 <_sbrk+0x50>)
 8000ac4:	681a      	ldr	r2, [r3, #0]
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	4413      	add	r3, r2
 8000aca:	4a03      	ldr	r2, [pc, #12]	; (8000ad8 <_sbrk+0x50>)
 8000acc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000ace:	68fb      	ldr	r3, [r7, #12]
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	3710      	adds	r7, #16
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	20000094 	.word	0x20000094
 8000adc:	200000f0 	.word	0x200000f0

08000ae0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ae4:	4b08      	ldr	r3, [pc, #32]	; (8000b08 <SystemInit+0x28>)
 8000ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000aea:	4a07      	ldr	r2, [pc, #28]	; (8000b08 <SystemInit+0x28>)
 8000aec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000af0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000af4:	4b04      	ldr	r3, [pc, #16]	; (8000b08 <SystemInit+0x28>)
 8000af6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000afa:	609a      	str	r2, [r3, #8]
#endif
}
 8000afc:	bf00      	nop
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	e000ed00 	.word	0xe000ed00

08000b0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b44 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000b10:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000b12:	e003      	b.n	8000b1c <LoopCopyDataInit>

08000b14 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000b14:	4b0c      	ldr	r3, [pc, #48]	; (8000b48 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000b16:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000b18:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000b1a:	3104      	adds	r1, #4

08000b1c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000b1c:	480b      	ldr	r0, [pc, #44]	; (8000b4c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000b1e:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000b20:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000b22:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000b24:	d3f6      	bcc.n	8000b14 <CopyDataInit>
  ldr  r2, =_sbss
 8000b26:	4a0b      	ldr	r2, [pc, #44]	; (8000b54 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000b28:	e002      	b.n	8000b30 <LoopFillZerobss>

08000b2a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000b2a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000b2c:	f842 3b04 	str.w	r3, [r2], #4

08000b30 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000b30:	4b09      	ldr	r3, [pc, #36]	; (8000b58 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000b32:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000b34:	d3f9      	bcc.n	8000b2a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b36:	f7ff ffd3 	bl	8000ae0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b3a:	f001 fb21 	bl	8002180 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b3e:	f7ff fd3f 	bl	80005c0 <main>
  bx  lr    
 8000b42:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b44:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000b48:	08003078 	.word	0x08003078
  ldr  r0, =_sdata
 8000b4c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000b50:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000b54:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000b58:	200000f0 	.word	0x200000f0

08000b5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b5c:	e7fe      	b.n	8000b5c <ADC_IRQHandler>
	...

08000b60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b64:	4b0e      	ldr	r3, [pc, #56]	; (8000ba0 <HAL_Init+0x40>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a0d      	ldr	r2, [pc, #52]	; (8000ba0 <HAL_Init+0x40>)
 8000b6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b70:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <HAL_Init+0x40>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a0a      	ldr	r2, [pc, #40]	; (8000ba0 <HAL_Init+0x40>)
 8000b76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b7c:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <HAL_Init+0x40>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a07      	ldr	r2, [pc, #28]	; (8000ba0 <HAL_Init+0x40>)
 8000b82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b88:	2003      	movs	r0, #3
 8000b8a:	f000 fce9 	bl	8001560 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b8e:	2000      	movs	r0, #0
 8000b90:	f000 f808 	bl	8000ba4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b94:	f7ff fe8c 	bl	80008b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b98:	2300      	movs	r3, #0
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40023c00 	.word	0x40023c00

08000ba4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bac:	4b12      	ldr	r3, [pc, #72]	; (8000bf8 <HAL_InitTick+0x54>)
 8000bae:	681a      	ldr	r2, [r3, #0]
 8000bb0:	4b12      	ldr	r3, [pc, #72]	; (8000bfc <HAL_InitTick+0x58>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f000 fcf3 	bl	80015ae <HAL_SYSTICK_Config>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	e00e      	b.n	8000bf0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	2b0f      	cmp	r3, #15
 8000bd6:	d80a      	bhi.n	8000bee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	6879      	ldr	r1, [r7, #4]
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	f000 fcc9 	bl	8001576 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000be4:	4a06      	ldr	r2, [pc, #24]	; (8000c00 <HAL_InitTick+0x5c>)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bea:	2300      	movs	r3, #0
 8000bec:	e000      	b.n	8000bf0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bee:	2301      	movs	r3, #1
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	3708      	adds	r7, #8
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	20000000 	.word	0x20000000
 8000bfc:	20000008 	.word	0x20000008
 8000c00:	20000004 	.word	0x20000004

08000c04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c08:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <HAL_IncTick+0x20>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	461a      	mov	r2, r3
 8000c0e:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <HAL_IncTick+0x24>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4413      	add	r3, r2
 8000c14:	4a04      	ldr	r2, [pc, #16]	; (8000c28 <HAL_IncTick+0x24>)
 8000c16:	6013      	str	r3, [r2, #0]
}
 8000c18:	bf00      	nop
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	20000008 	.word	0x20000008
 8000c28:	200000e8 	.word	0x200000e8

08000c2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c30:	4b03      	ldr	r3, [pc, #12]	; (8000c40 <HAL_GetTick+0x14>)
 8000c32:	681b      	ldr	r3, [r3, #0]
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	200000e8 	.word	0x200000e8

08000c44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b084      	sub	sp, #16
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c4c:	f7ff ffee 	bl	8000c2c <HAL_GetTick>
 8000c50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c5c:	d005      	beq.n	8000c6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c5e:	4b09      	ldr	r3, [pc, #36]	; (8000c84 <HAL_Delay+0x40>)
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	461a      	mov	r2, r3
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	4413      	add	r3, r2
 8000c68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c6a:	bf00      	nop
 8000c6c:	f7ff ffde 	bl	8000c2c <HAL_GetTick>
 8000c70:	4602      	mov	r2, r0
 8000c72:	68bb      	ldr	r3, [r7, #8]
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	68fa      	ldr	r2, [r7, #12]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d8f7      	bhi.n	8000c6c <HAL_Delay+0x28>
  {
  }
}
 8000c7c:	bf00      	nop
 8000c7e:	3710      	adds	r7, #16
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	20000008 	.word	0x20000008

08000c88 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c90:	2300      	movs	r3, #0
 8000c92:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d101      	bne.n	8000c9e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	e033      	b.n	8000d06 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d109      	bne.n	8000cba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f7ff fe2a 	bl	8000900 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2200      	movs	r2, #0
 8000cb0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cbe:	f003 0310 	and.w	r3, r3, #16
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d118      	bne.n	8000cf8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cca:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000cce:	f023 0302 	bic.w	r3, r3, #2
 8000cd2:	f043 0202 	orr.w	r2, r3, #2
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000cda:	6878      	ldr	r0, [r7, #4]
 8000cdc:	f000 fa92 	bl	8001204 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cea:	f023 0303 	bic.w	r3, r3, #3
 8000cee:	f043 0201 	orr.w	r2, r3, #1
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	641a      	str	r2, [r3, #64]	; 0x40
 8000cf6:	e001      	b.n	8000cfc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2200      	movs	r2, #0
 8000d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3710      	adds	r7, #16
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
	...

08000d10 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b085      	sub	sp, #20
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d101      	bne.n	8000d2a <HAL_ADC_Start+0x1a>
 8000d26:	2302      	movs	r3, #2
 8000d28:	e0a5      	b.n	8000e76 <HAL_ADC_Start+0x166>
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	689b      	ldr	r3, [r3, #8]
 8000d38:	f003 0301 	and.w	r3, r3, #1
 8000d3c:	2b01      	cmp	r3, #1
 8000d3e:	d018      	beq.n	8000d72 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	689a      	ldr	r2, [r3, #8]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f042 0201 	orr.w	r2, r2, #1
 8000d4e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000d50:	4b4c      	ldr	r3, [pc, #304]	; (8000e84 <HAL_ADC_Start+0x174>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a4c      	ldr	r2, [pc, #304]	; (8000e88 <HAL_ADC_Start+0x178>)
 8000d56:	fba2 2303 	umull	r2, r3, r2, r3
 8000d5a:	0c9a      	lsrs	r2, r3, #18
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	005b      	lsls	r3, r3, #1
 8000d60:	4413      	add	r3, r2
 8000d62:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000d64:	e002      	b.n	8000d6c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000d66:	68bb      	ldr	r3, [r7, #8]
 8000d68:	3b01      	subs	r3, #1
 8000d6a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d1f9      	bne.n	8000d66 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	689b      	ldr	r3, [r3, #8]
 8000d78:	f003 0301 	and.w	r3, r3, #1
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d179      	bne.n	8000e74 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d84:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000d88:	f023 0301 	bic.w	r3, r3, #1
 8000d8c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d007      	beq.n	8000db2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000daa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000dbe:	d106      	bne.n	8000dce <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dc4:	f023 0206 	bic.w	r2, r3, #6
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	645a      	str	r2, [r3, #68]	; 0x44
 8000dcc:	e002      	b.n	8000dd4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000ddc:	4b2b      	ldr	r3, [pc, #172]	; (8000e8c <HAL_ADC_Start+0x17c>)
 8000dde:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000de8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	f003 031f 	and.w	r3, r3, #31
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d12a      	bne.n	8000e4c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a25      	ldr	r2, [pc, #148]	; (8000e90 <HAL_ADC_Start+0x180>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d015      	beq.n	8000e2c <HAL_ADC_Start+0x11c>
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a23      	ldr	r2, [pc, #140]	; (8000e94 <HAL_ADC_Start+0x184>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d105      	bne.n	8000e16 <HAL_ADC_Start+0x106>
 8000e0a:	4b20      	ldr	r3, [pc, #128]	; (8000e8c <HAL_ADC_Start+0x17c>)
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	f003 031f 	and.w	r3, r3, #31
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d00a      	beq.n	8000e2c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4a1f      	ldr	r2, [pc, #124]	; (8000e98 <HAL_ADC_Start+0x188>)
 8000e1c:	4293      	cmp	r3, r2
 8000e1e:	d129      	bne.n	8000e74 <HAL_ADC_Start+0x164>
 8000e20:	4b1a      	ldr	r3, [pc, #104]	; (8000e8c <HAL_ADC_Start+0x17c>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	f003 031f 	and.w	r3, r3, #31
 8000e28:	2b0f      	cmp	r3, #15
 8000e2a:	d823      	bhi.n	8000e74 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d11c      	bne.n	8000e74 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	689a      	ldr	r2, [r3, #8]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000e48:	609a      	str	r2, [r3, #8]
 8000e4a:	e013      	b.n	8000e74 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a0f      	ldr	r2, [pc, #60]	; (8000e90 <HAL_ADC_Start+0x180>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d10e      	bne.n	8000e74 <HAL_ADC_Start+0x164>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	689b      	ldr	r3, [r3, #8]
 8000e5c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d107      	bne.n	8000e74 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	689a      	ldr	r2, [r3, #8]
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000e72:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8000e74:	2300      	movs	r3, #0
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3714      	adds	r7, #20
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	20000000 	.word	0x20000000
 8000e88:	431bde83 	.word	0x431bde83
 8000e8c:	40012300 	.word	0x40012300
 8000e90:	40012000 	.word	0x40012000
 8000e94:	40012100 	.word	0x40012100
 8000e98:	40012200 	.word	0x40012200

08000e9c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	689b      	ldr	r3, [r3, #8]
 8000eb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000eb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000eb8:	d113      	bne.n	8000ee2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	689b      	ldr	r3, [r3, #8]
 8000ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000ec4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000ec8:	d10b      	bne.n	8000ee2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ece:	f043 0220 	orr.w	r2, r3, #32
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e05c      	b.n	8000f9c <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8000ee2:	f7ff fea3 	bl	8000c2c <HAL_GetTick>
 8000ee6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8000ee8:	e01a      	b.n	8000f20 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ef0:	d016      	beq.n	8000f20 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d007      	beq.n	8000f08 <HAL_ADC_PollForConversion+0x6c>
 8000ef8:	f7ff fe98 	bl	8000c2c <HAL_GetTick>
 8000efc:	4602      	mov	r2, r0
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	683a      	ldr	r2, [r7, #0]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d20b      	bcs.n	8000f20 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f0c:	f043 0204 	orr.w	r2, r3, #4
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2200      	movs	r2, #0
 8000f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	e03d      	b.n	8000f9c <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f003 0302 	and.w	r3, r3, #2
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	d1dd      	bne.n	8000eea <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f06f 0212 	mvn.w	r2, #18
 8000f36:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	689b      	ldr	r3, [r3, #8]
 8000f4a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d123      	bne.n	8000f9a <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d11f      	bne.n	8000f9a <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f60:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d006      	beq.n	8000f76 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	689b      	ldr	r3, [r3, #8]
 8000f6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d111      	bne.n	8000f9a <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d105      	bne.n	8000f9a <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f92:	f043 0201 	orr.w	r2, r3, #1
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000f9a:	2300      	movs	r3, #0
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	370c      	adds	r7, #12
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
	...

08000fc0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d101      	bne.n	8000fdc <HAL_ADC_ConfigChannel+0x1c>
 8000fd8:	2302      	movs	r3, #2
 8000fda:	e105      	b.n	80011e8 <HAL_ADC_ConfigChannel+0x228>
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2201      	movs	r2, #1
 8000fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	2b09      	cmp	r3, #9
 8000fea:	d925      	bls.n	8001038 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	68d9      	ldr	r1, [r3, #12]
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	4413      	add	r3, r2
 8001000:	3b1e      	subs	r3, #30
 8001002:	2207      	movs	r2, #7
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	43da      	mvns	r2, r3
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	400a      	ands	r2, r1
 8001010:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	68d9      	ldr	r1, [r3, #12]
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	689a      	ldr	r2, [r3, #8]
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	b29b      	uxth	r3, r3
 8001022:	4618      	mov	r0, r3
 8001024:	4603      	mov	r3, r0
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	4403      	add	r3, r0
 800102a:	3b1e      	subs	r3, #30
 800102c:	409a      	lsls	r2, r3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	430a      	orrs	r2, r1
 8001034:	60da      	str	r2, [r3, #12]
 8001036:	e022      	b.n	800107e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	6919      	ldr	r1, [r3, #16]
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	b29b      	uxth	r3, r3
 8001044:	461a      	mov	r2, r3
 8001046:	4613      	mov	r3, r2
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	4413      	add	r3, r2
 800104c:	2207      	movs	r2, #7
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	43da      	mvns	r2, r3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	400a      	ands	r2, r1
 800105a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	6919      	ldr	r1, [r3, #16]
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	689a      	ldr	r2, [r3, #8]
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	b29b      	uxth	r3, r3
 800106c:	4618      	mov	r0, r3
 800106e:	4603      	mov	r3, r0
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	4403      	add	r3, r0
 8001074:	409a      	lsls	r2, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	430a      	orrs	r2, r1
 800107c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	2b06      	cmp	r3, #6
 8001084:	d824      	bhi.n	80010d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	685a      	ldr	r2, [r3, #4]
 8001090:	4613      	mov	r3, r2
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	4413      	add	r3, r2
 8001096:	3b05      	subs	r3, #5
 8001098:	221f      	movs	r2, #31
 800109a:	fa02 f303 	lsl.w	r3, r2, r3
 800109e:	43da      	mvns	r2, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	400a      	ands	r2, r1
 80010a6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	b29b      	uxth	r3, r3
 80010b4:	4618      	mov	r0, r3
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685a      	ldr	r2, [r3, #4]
 80010ba:	4613      	mov	r3, r2
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	4413      	add	r3, r2
 80010c0:	3b05      	subs	r3, #5
 80010c2:	fa00 f203 	lsl.w	r2, r0, r3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	430a      	orrs	r2, r1
 80010cc:	635a      	str	r2, [r3, #52]	; 0x34
 80010ce:	e04c      	b.n	800116a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	2b0c      	cmp	r3, #12
 80010d6:	d824      	bhi.n	8001122 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685a      	ldr	r2, [r3, #4]
 80010e2:	4613      	mov	r3, r2
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	4413      	add	r3, r2
 80010e8:	3b23      	subs	r3, #35	; 0x23
 80010ea:	221f      	movs	r2, #31
 80010ec:	fa02 f303 	lsl.w	r3, r2, r3
 80010f0:	43da      	mvns	r2, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	400a      	ands	r2, r1
 80010f8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	b29b      	uxth	r3, r3
 8001106:	4618      	mov	r0, r3
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685a      	ldr	r2, [r3, #4]
 800110c:	4613      	mov	r3, r2
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	4413      	add	r3, r2
 8001112:	3b23      	subs	r3, #35	; 0x23
 8001114:	fa00 f203 	lsl.w	r2, r0, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	430a      	orrs	r2, r1
 800111e:	631a      	str	r2, [r3, #48]	; 0x30
 8001120:	e023      	b.n	800116a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685a      	ldr	r2, [r3, #4]
 800112c:	4613      	mov	r3, r2
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	4413      	add	r3, r2
 8001132:	3b41      	subs	r3, #65	; 0x41
 8001134:	221f      	movs	r2, #31
 8001136:	fa02 f303 	lsl.w	r3, r2, r3
 800113a:	43da      	mvns	r2, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	400a      	ands	r2, r1
 8001142:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	b29b      	uxth	r3, r3
 8001150:	4618      	mov	r0, r3
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685a      	ldr	r2, [r3, #4]
 8001156:	4613      	mov	r3, r2
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	4413      	add	r3, r2
 800115c:	3b41      	subs	r3, #65	; 0x41
 800115e:	fa00 f203 	lsl.w	r2, r0, r3
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	430a      	orrs	r2, r1
 8001168:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800116a:	4b22      	ldr	r3, [pc, #136]	; (80011f4 <HAL_ADC_ConfigChannel+0x234>)
 800116c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4a21      	ldr	r2, [pc, #132]	; (80011f8 <HAL_ADC_ConfigChannel+0x238>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d109      	bne.n	800118c <HAL_ADC_ConfigChannel+0x1cc>
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2b12      	cmp	r3, #18
 800117e:	d105      	bne.n	800118c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a19      	ldr	r2, [pc, #100]	; (80011f8 <HAL_ADC_ConfigChannel+0x238>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d123      	bne.n	80011de <HAL_ADC_ConfigChannel+0x21e>
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	2b10      	cmp	r3, #16
 800119c:	d003      	beq.n	80011a6 <HAL_ADC_ConfigChannel+0x1e6>
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2b11      	cmp	r3, #17
 80011a4:	d11b      	bne.n	80011de <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	2b10      	cmp	r3, #16
 80011b8:	d111      	bne.n	80011de <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80011ba:	4b10      	ldr	r3, [pc, #64]	; (80011fc <HAL_ADC_ConfigChannel+0x23c>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a10      	ldr	r2, [pc, #64]	; (8001200 <HAL_ADC_ConfigChannel+0x240>)
 80011c0:	fba2 2303 	umull	r2, r3, r2, r3
 80011c4:	0c9a      	lsrs	r2, r3, #18
 80011c6:	4613      	mov	r3, r2
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	4413      	add	r3, r2
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80011d0:	e002      	b.n	80011d8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	3b01      	subs	r3, #1
 80011d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d1f9      	bne.n	80011d2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2200      	movs	r2, #0
 80011e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80011e6:	2300      	movs	r3, #0
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3714      	adds	r7, #20
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr
 80011f4:	40012300 	.word	0x40012300
 80011f8:	40012000 	.word	0x40012000
 80011fc:	20000000 	.word	0x20000000
 8001200:	431bde83 	.word	0x431bde83

08001204 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800120c:	4b79      	ldr	r3, [pc, #484]	; (80013f4 <ADC_Init+0x1f0>)
 800120e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	685a      	ldr	r2, [r3, #4]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	431a      	orrs	r2, r3
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	685a      	ldr	r2, [r3, #4]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001238:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	6859      	ldr	r1, [r3, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	691b      	ldr	r3, [r3, #16]
 8001244:	021a      	lsls	r2, r3, #8
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	430a      	orrs	r2, r1
 800124c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	685a      	ldr	r2, [r3, #4]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800125c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	6859      	ldr	r1, [r3, #4]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	689a      	ldr	r2, [r3, #8]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	430a      	orrs	r2, r1
 800126e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	689a      	ldr	r2, [r3, #8]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800127e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	6899      	ldr	r1, [r3, #8]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	68da      	ldr	r2, [r3, #12]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	430a      	orrs	r2, r1
 8001290:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001296:	4a58      	ldr	r2, [pc, #352]	; (80013f8 <ADC_Init+0x1f4>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d022      	beq.n	80012e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	689a      	ldr	r2, [r3, #8]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80012aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	6899      	ldr	r1, [r3, #8]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	430a      	orrs	r2, r1
 80012bc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	689a      	ldr	r2, [r3, #8]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80012cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	6899      	ldr	r1, [r3, #8]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	430a      	orrs	r2, r1
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	e00f      	b.n	8001302 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	689a      	ldr	r2, [r3, #8]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80012f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	689a      	ldr	r2, [r3, #8]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001300:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	689a      	ldr	r2, [r3, #8]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f022 0202 	bic.w	r2, r2, #2
 8001310:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	6899      	ldr	r1, [r3, #8]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	7e1b      	ldrb	r3, [r3, #24]
 800131c:	005a      	lsls	r2, r3, #1
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	430a      	orrs	r2, r1
 8001324:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f893 3020 	ldrb.w	r3, [r3, #32]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d01b      	beq.n	8001368 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	685a      	ldr	r2, [r3, #4]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800133e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	685a      	ldr	r2, [r3, #4]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800134e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	6859      	ldr	r1, [r3, #4]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135a:	3b01      	subs	r3, #1
 800135c:	035a      	lsls	r2, r3, #13
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	430a      	orrs	r2, r1
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	e007      	b.n	8001378 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	685a      	ldr	r2, [r3, #4]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001376:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001386:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	69db      	ldr	r3, [r3, #28]
 8001392:	3b01      	subs	r3, #1
 8001394:	051a      	lsls	r2, r3, #20
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	430a      	orrs	r2, r1
 800139c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	689a      	ldr	r2, [r3, #8]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80013ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	6899      	ldr	r1, [r3, #8]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80013ba:	025a      	lsls	r2, r3, #9
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	430a      	orrs	r2, r1
 80013c2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	689a      	ldr	r2, [r3, #8]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80013d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	6899      	ldr	r1, [r3, #8]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	695b      	ldr	r3, [r3, #20]
 80013de:	029a      	lsls	r2, r3, #10
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	430a      	orrs	r2, r1
 80013e6:	609a      	str	r2, [r3, #8]
}
 80013e8:	bf00      	nop
 80013ea:	3714      	adds	r7, #20
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr
 80013f4:	40012300 	.word	0x40012300
 80013f8:	0f000001 	.word	0x0f000001

080013fc <__NVIC_SetPriorityGrouping>:
{
 80013fc:	b480      	push	{r7}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	f003 0307 	and.w	r3, r3, #7
 800140a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800140c:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <__NVIC_SetPriorityGrouping+0x44>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001412:	68ba      	ldr	r2, [r7, #8]
 8001414:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001418:	4013      	ands	r3, r2
 800141a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001424:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001428:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800142c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800142e:	4a04      	ldr	r2, [pc, #16]	; (8001440 <__NVIC_SetPriorityGrouping+0x44>)
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	60d3      	str	r3, [r2, #12]
}
 8001434:	bf00      	nop
 8001436:	3714      	adds	r7, #20
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr
 8001440:	e000ed00 	.word	0xe000ed00

08001444 <__NVIC_GetPriorityGrouping>:
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001448:	4b04      	ldr	r3, [pc, #16]	; (800145c <__NVIC_GetPriorityGrouping+0x18>)
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	0a1b      	lsrs	r3, r3, #8
 800144e:	f003 0307 	and.w	r3, r3, #7
}
 8001452:	4618      	mov	r0, r3
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	e000ed00 	.word	0xe000ed00

08001460 <__NVIC_SetPriority>:
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	6039      	str	r1, [r7, #0]
 800146a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800146c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001470:	2b00      	cmp	r3, #0
 8001472:	db0a      	blt.n	800148a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	b2da      	uxtb	r2, r3
 8001478:	490c      	ldr	r1, [pc, #48]	; (80014ac <__NVIC_SetPriority+0x4c>)
 800147a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147e:	0112      	lsls	r2, r2, #4
 8001480:	b2d2      	uxtb	r2, r2
 8001482:	440b      	add	r3, r1
 8001484:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001488:	e00a      	b.n	80014a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	b2da      	uxtb	r2, r3
 800148e:	4908      	ldr	r1, [pc, #32]	; (80014b0 <__NVIC_SetPriority+0x50>)
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	f003 030f 	and.w	r3, r3, #15
 8001496:	3b04      	subs	r3, #4
 8001498:	0112      	lsls	r2, r2, #4
 800149a:	b2d2      	uxtb	r2, r2
 800149c:	440b      	add	r3, r1
 800149e:	761a      	strb	r2, [r3, #24]
}
 80014a0:	bf00      	nop
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	e000e100 	.word	0xe000e100
 80014b0:	e000ed00 	.word	0xe000ed00

080014b4 <NVIC_EncodePriority>:
{
 80014b4:	b480      	push	{r7}
 80014b6:	b089      	sub	sp, #36	; 0x24
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	f003 0307 	and.w	r3, r3, #7
 80014c6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	f1c3 0307 	rsb	r3, r3, #7
 80014ce:	2b04      	cmp	r3, #4
 80014d0:	bf28      	it	cs
 80014d2:	2304      	movcs	r3, #4
 80014d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	3304      	adds	r3, #4
 80014da:	2b06      	cmp	r3, #6
 80014dc:	d902      	bls.n	80014e4 <NVIC_EncodePriority+0x30>
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	3b03      	subs	r3, #3
 80014e2:	e000      	b.n	80014e6 <NVIC_EncodePriority+0x32>
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e8:	f04f 32ff 	mov.w	r2, #4294967295
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43da      	mvns	r2, r3
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	401a      	ands	r2, r3
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	fa01 f303 	lsl.w	r3, r1, r3
 8001506:	43d9      	mvns	r1, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800150c:	4313      	orrs	r3, r2
}
 800150e:	4618      	mov	r0, r3
 8001510:	3724      	adds	r7, #36	; 0x24
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
	...

0800151c <SysTick_Config>:
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	3b01      	subs	r3, #1
 8001528:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800152c:	d301      	bcc.n	8001532 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800152e:	2301      	movs	r3, #1
 8001530:	e00f      	b.n	8001552 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001532:	4a0a      	ldr	r2, [pc, #40]	; (800155c <SysTick_Config+0x40>)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	3b01      	subs	r3, #1
 8001538:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800153a:	210f      	movs	r1, #15
 800153c:	f04f 30ff 	mov.w	r0, #4294967295
 8001540:	f7ff ff8e 	bl	8001460 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001544:	4b05      	ldr	r3, [pc, #20]	; (800155c <SysTick_Config+0x40>)
 8001546:	2200      	movs	r2, #0
 8001548:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800154a:	4b04      	ldr	r3, [pc, #16]	; (800155c <SysTick_Config+0x40>)
 800154c:	2207      	movs	r2, #7
 800154e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	e000e010 	.word	0xe000e010

08001560 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7ff ff47 	bl	80013fc <__NVIC_SetPriorityGrouping>
}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001576:	b580      	push	{r7, lr}
 8001578:	b086      	sub	sp, #24
 800157a:	af00      	add	r7, sp, #0
 800157c:	4603      	mov	r3, r0
 800157e:	60b9      	str	r1, [r7, #8]
 8001580:	607a      	str	r2, [r7, #4]
 8001582:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001584:	2300      	movs	r3, #0
 8001586:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001588:	f7ff ff5c 	bl	8001444 <__NVIC_GetPriorityGrouping>
 800158c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	68b9      	ldr	r1, [r7, #8]
 8001592:	6978      	ldr	r0, [r7, #20]
 8001594:	f7ff ff8e 	bl	80014b4 <NVIC_EncodePriority>
 8001598:	4602      	mov	r2, r0
 800159a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800159e:	4611      	mov	r1, r2
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff ff5d 	bl	8001460 <__NVIC_SetPriority>
}
 80015a6:	bf00      	nop
 80015a8:	3718      	adds	r7, #24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b082      	sub	sp, #8
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	f7ff ffb0 	bl	800151c <SysTick_Config>
 80015bc:	4603      	mov	r3, r0
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
	...

080015c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b089      	sub	sp, #36	; 0x24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80015d2:	2300      	movs	r3, #0
 80015d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80015d6:	2300      	movs	r3, #0
 80015d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80015da:	2300      	movs	r3, #0
 80015dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
 80015e2:	e16b      	b.n	80018bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80015e4:	2201      	movs	r2, #1
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	697a      	ldr	r2, [r7, #20]
 80015f4:	4013      	ands	r3, r2
 80015f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80015f8:	693a      	ldr	r2, [r7, #16]
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	f040 815a 	bne.w	80018b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2b01      	cmp	r3, #1
 8001608:	d00b      	beq.n	8001622 <HAL_GPIO_Init+0x5a>
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	2b02      	cmp	r3, #2
 8001610:	d007      	beq.n	8001622 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001616:	2b11      	cmp	r3, #17
 8001618:	d003      	beq.n	8001622 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	2b12      	cmp	r3, #18
 8001620:	d130      	bne.n	8001684 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001628:	69fb      	ldr	r3, [r7, #28]
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	2203      	movs	r2, #3
 800162e:	fa02 f303 	lsl.w	r3, r2, r3
 8001632:	43db      	mvns	r3, r3
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	4013      	ands	r3, r2
 8001638:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	68da      	ldr	r2, [r3, #12]
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	69ba      	ldr	r2, [r7, #24]
 8001648:	4313      	orrs	r3, r2
 800164a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001658:	2201      	movs	r2, #1
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	fa02 f303 	lsl.w	r3, r2, r3
 8001660:	43db      	mvns	r3, r3
 8001662:	69ba      	ldr	r2, [r7, #24]
 8001664:	4013      	ands	r3, r2
 8001666:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	091b      	lsrs	r3, r3, #4
 800166e:	f003 0201 	and.w	r2, r3, #1
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	fa02 f303 	lsl.w	r3, r2, r3
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	4313      	orrs	r3, r2
 800167c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	2203      	movs	r2, #3
 8001690:	fa02 f303 	lsl.w	r3, r2, r3
 8001694:	43db      	mvns	r3, r3
 8001696:	69ba      	ldr	r2, [r7, #24]
 8001698:	4013      	ands	r3, r2
 800169a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	689a      	ldr	r2, [r3, #8]
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	fa02 f303 	lsl.w	r3, r2, r3
 80016a8:	69ba      	ldr	r2, [r7, #24]
 80016aa:	4313      	orrs	r3, r2
 80016ac:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	69ba      	ldr	r2, [r7, #24]
 80016b2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d003      	beq.n	80016c4 <HAL_GPIO_Init+0xfc>
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	2b12      	cmp	r3, #18
 80016c2:	d123      	bne.n	800170c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	08da      	lsrs	r2, r3, #3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	3208      	adds	r2, #8
 80016cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	f003 0307 	and.w	r3, r3, #7
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	220f      	movs	r2, #15
 80016dc:	fa02 f303 	lsl.w	r3, r2, r3
 80016e0:	43db      	mvns	r3, r3
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	4013      	ands	r3, r2
 80016e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	691a      	ldr	r2, [r3, #16]
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	f003 0307 	and.w	r3, r3, #7
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	08da      	lsrs	r2, r3, #3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	3208      	adds	r2, #8
 8001706:	69b9      	ldr	r1, [r7, #24]
 8001708:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	2203      	movs	r2, #3
 8001718:	fa02 f303 	lsl.w	r3, r2, r3
 800171c:	43db      	mvns	r3, r3
 800171e:	69ba      	ldr	r2, [r7, #24]
 8001720:	4013      	ands	r3, r2
 8001722:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f003 0203 	and.w	r2, r3, #3
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	fa02 f303 	lsl.w	r3, r2, r3
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	4313      	orrs	r3, r2
 8001738:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001748:	2b00      	cmp	r3, #0
 800174a:	f000 80b4 	beq.w	80018b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	4b5f      	ldr	r3, [pc, #380]	; (80018d0 <HAL_GPIO_Init+0x308>)
 8001754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001756:	4a5e      	ldr	r2, [pc, #376]	; (80018d0 <HAL_GPIO_Init+0x308>)
 8001758:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800175c:	6453      	str	r3, [r2, #68]	; 0x44
 800175e:	4b5c      	ldr	r3, [pc, #368]	; (80018d0 <HAL_GPIO_Init+0x308>)
 8001760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001762:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800176a:	4a5a      	ldr	r2, [pc, #360]	; (80018d4 <HAL_GPIO_Init+0x30c>)
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	089b      	lsrs	r3, r3, #2
 8001770:	3302      	adds	r3, #2
 8001772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001776:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	f003 0303 	and.w	r3, r3, #3
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	220f      	movs	r2, #15
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	43db      	mvns	r3, r3
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	4013      	ands	r3, r2
 800178c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a51      	ldr	r2, [pc, #324]	; (80018d8 <HAL_GPIO_Init+0x310>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d02b      	beq.n	80017ee <HAL_GPIO_Init+0x226>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a50      	ldr	r2, [pc, #320]	; (80018dc <HAL_GPIO_Init+0x314>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d025      	beq.n	80017ea <HAL_GPIO_Init+0x222>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a4f      	ldr	r2, [pc, #316]	; (80018e0 <HAL_GPIO_Init+0x318>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d01f      	beq.n	80017e6 <HAL_GPIO_Init+0x21e>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a4e      	ldr	r2, [pc, #312]	; (80018e4 <HAL_GPIO_Init+0x31c>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d019      	beq.n	80017e2 <HAL_GPIO_Init+0x21a>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a4d      	ldr	r2, [pc, #308]	; (80018e8 <HAL_GPIO_Init+0x320>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d013      	beq.n	80017de <HAL_GPIO_Init+0x216>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a4c      	ldr	r2, [pc, #304]	; (80018ec <HAL_GPIO_Init+0x324>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d00d      	beq.n	80017da <HAL_GPIO_Init+0x212>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a4b      	ldr	r2, [pc, #300]	; (80018f0 <HAL_GPIO_Init+0x328>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d007      	beq.n	80017d6 <HAL_GPIO_Init+0x20e>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a4a      	ldr	r2, [pc, #296]	; (80018f4 <HAL_GPIO_Init+0x32c>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d101      	bne.n	80017d2 <HAL_GPIO_Init+0x20a>
 80017ce:	2307      	movs	r3, #7
 80017d0:	e00e      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017d2:	2308      	movs	r3, #8
 80017d4:	e00c      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017d6:	2306      	movs	r3, #6
 80017d8:	e00a      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017da:	2305      	movs	r3, #5
 80017dc:	e008      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017de:	2304      	movs	r3, #4
 80017e0:	e006      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017e2:	2303      	movs	r3, #3
 80017e4:	e004      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017e6:	2302      	movs	r3, #2
 80017e8:	e002      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017ea:	2301      	movs	r3, #1
 80017ec:	e000      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017ee:	2300      	movs	r3, #0
 80017f0:	69fa      	ldr	r2, [r7, #28]
 80017f2:	f002 0203 	and.w	r2, r2, #3
 80017f6:	0092      	lsls	r2, r2, #2
 80017f8:	4093      	lsls	r3, r2
 80017fa:	69ba      	ldr	r2, [r7, #24]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001800:	4934      	ldr	r1, [pc, #208]	; (80018d4 <HAL_GPIO_Init+0x30c>)
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	089b      	lsrs	r3, r3, #2
 8001806:	3302      	adds	r3, #2
 8001808:	69ba      	ldr	r2, [r7, #24]
 800180a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800180e:	4b3a      	ldr	r3, [pc, #232]	; (80018f8 <HAL_GPIO_Init+0x330>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	43db      	mvns	r3, r3
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	4013      	ands	r3, r2
 800181c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d003      	beq.n	8001832 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800182a:	69ba      	ldr	r2, [r7, #24]
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	4313      	orrs	r3, r2
 8001830:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001832:	4a31      	ldr	r2, [pc, #196]	; (80018f8 <HAL_GPIO_Init+0x330>)
 8001834:	69bb      	ldr	r3, [r7, #24]
 8001836:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001838:	4b2f      	ldr	r3, [pc, #188]	; (80018f8 <HAL_GPIO_Init+0x330>)
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	43db      	mvns	r3, r3
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	4013      	ands	r3, r2
 8001846:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d003      	beq.n	800185c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	4313      	orrs	r3, r2
 800185a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800185c:	4a26      	ldr	r2, [pc, #152]	; (80018f8 <HAL_GPIO_Init+0x330>)
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001862:	4b25      	ldr	r3, [pc, #148]	; (80018f8 <HAL_GPIO_Init+0x330>)
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	43db      	mvns	r3, r3
 800186c:	69ba      	ldr	r2, [r7, #24]
 800186e:	4013      	ands	r3, r2
 8001870:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d003      	beq.n	8001886 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800187e:	69ba      	ldr	r2, [r7, #24]
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	4313      	orrs	r3, r2
 8001884:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001886:	4a1c      	ldr	r2, [pc, #112]	; (80018f8 <HAL_GPIO_Init+0x330>)
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800188c:	4b1a      	ldr	r3, [pc, #104]	; (80018f8 <HAL_GPIO_Init+0x330>)
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	43db      	mvns	r3, r3
 8001896:	69ba      	ldr	r2, [r7, #24]
 8001898:	4013      	ands	r3, r2
 800189a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d003      	beq.n	80018b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018b0:	4a11      	ldr	r2, [pc, #68]	; (80018f8 <HAL_GPIO_Init+0x330>)
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	3301      	adds	r3, #1
 80018ba:	61fb      	str	r3, [r7, #28]
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	2b0f      	cmp	r3, #15
 80018c0:	f67f ae90 	bls.w	80015e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018c4:	bf00      	nop
 80018c6:	3724      	adds	r7, #36	; 0x24
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	40023800 	.word	0x40023800
 80018d4:	40013800 	.word	0x40013800
 80018d8:	40020000 	.word	0x40020000
 80018dc:	40020400 	.word	0x40020400
 80018e0:	40020800 	.word	0x40020800
 80018e4:	40020c00 	.word	0x40020c00
 80018e8:	40021000 	.word	0x40021000
 80018ec:	40021400 	.word	0x40021400
 80018f0:	40021800 	.word	0x40021800
 80018f4:	40021c00 	.word	0x40021c00
 80018f8:	40013c00 	.word	0x40013c00

080018fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	460b      	mov	r3, r1
 8001906:	807b      	strh	r3, [r7, #2]
 8001908:	4613      	mov	r3, r2
 800190a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800190c:	787b      	ldrb	r3, [r7, #1]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d003      	beq.n	800191a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001912:	887a      	ldrh	r2, [r7, #2]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001918:	e003      	b.n	8001922 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800191a:	887b      	ldrh	r3, [r7, #2]
 800191c:	041a      	lsls	r2, r3, #16
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	619a      	str	r2, [r3, #24]
}
 8001922:	bf00      	nop
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr

0800192e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800192e:	b480      	push	{r7}
 8001930:	b083      	sub	sp, #12
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
 8001936:	460b      	mov	r3, r1
 8001938:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	695a      	ldr	r2, [r3, #20]
 800193e:	887b      	ldrh	r3, [r7, #2]
 8001940:	401a      	ands	r2, r3
 8001942:	887b      	ldrh	r3, [r7, #2]
 8001944:	429a      	cmp	r2, r3
 8001946:	d104      	bne.n	8001952 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001948:	887b      	ldrh	r3, [r7, #2]
 800194a:	041a      	lsls	r2, r3, #16
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001950:	e002      	b.n	8001958 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001952:	887a      	ldrh	r2, [r7, #2]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	619a      	str	r2, [r3, #24]
}
 8001958:	bf00      	nop
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b086      	sub	sp, #24
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e25b      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	2b00      	cmp	r3, #0
 8001980:	d075      	beq.n	8001a6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001982:	4ba3      	ldr	r3, [pc, #652]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f003 030c 	and.w	r3, r3, #12
 800198a:	2b04      	cmp	r3, #4
 800198c:	d00c      	beq.n	80019a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800198e:	4ba0      	ldr	r3, [pc, #640]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001996:	2b08      	cmp	r3, #8
 8001998:	d112      	bne.n	80019c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800199a:	4b9d      	ldr	r3, [pc, #628]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019a6:	d10b      	bne.n	80019c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019a8:	4b99      	ldr	r3, [pc, #612]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d05b      	beq.n	8001a6c <HAL_RCC_OscConfig+0x108>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d157      	bne.n	8001a6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e236      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019c8:	d106      	bne.n	80019d8 <HAL_RCC_OscConfig+0x74>
 80019ca:	4b91      	ldr	r3, [pc, #580]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a90      	ldr	r2, [pc, #576]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 80019d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019d4:	6013      	str	r3, [r2, #0]
 80019d6:	e01d      	b.n	8001a14 <HAL_RCC_OscConfig+0xb0>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019e0:	d10c      	bne.n	80019fc <HAL_RCC_OscConfig+0x98>
 80019e2:	4b8b      	ldr	r3, [pc, #556]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a8a      	ldr	r2, [pc, #552]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 80019e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019ec:	6013      	str	r3, [r2, #0]
 80019ee:	4b88      	ldr	r3, [pc, #544]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a87      	ldr	r2, [pc, #540]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 80019f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019f8:	6013      	str	r3, [r2, #0]
 80019fa:	e00b      	b.n	8001a14 <HAL_RCC_OscConfig+0xb0>
 80019fc:	4b84      	ldr	r3, [pc, #528]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a83      	ldr	r2, [pc, #524]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001a02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a06:	6013      	str	r3, [r2, #0]
 8001a08:	4b81      	ldr	r3, [pc, #516]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a80      	ldr	r2, [pc, #512]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001a0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d013      	beq.n	8001a44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a1c:	f7ff f906 	bl	8000c2c <HAL_GetTick>
 8001a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a22:	e008      	b.n	8001a36 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a24:	f7ff f902 	bl	8000c2c <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b64      	cmp	r3, #100	; 0x64
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e1fb      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a36:	4b76      	ldr	r3, [pc, #472]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d0f0      	beq.n	8001a24 <HAL_RCC_OscConfig+0xc0>
 8001a42:	e014      	b.n	8001a6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a44:	f7ff f8f2 	bl	8000c2c <HAL_GetTick>
 8001a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a4a:	e008      	b.n	8001a5e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a4c:	f7ff f8ee 	bl	8000c2c <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b64      	cmp	r3, #100	; 0x64
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e1e7      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a5e:	4b6c      	ldr	r3, [pc, #432]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1f0      	bne.n	8001a4c <HAL_RCC_OscConfig+0xe8>
 8001a6a:	e000      	b.n	8001a6e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d063      	beq.n	8001b42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a7a:	4b65      	ldr	r3, [pc, #404]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	f003 030c 	and.w	r3, r3, #12
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d00b      	beq.n	8001a9e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a86:	4b62      	ldr	r3, [pc, #392]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a8e:	2b08      	cmp	r3, #8
 8001a90:	d11c      	bne.n	8001acc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a92:	4b5f      	ldr	r3, [pc, #380]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d116      	bne.n	8001acc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a9e:	4b5c      	ldr	r3, [pc, #368]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d005      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x152>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d001      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e1bb      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ab6:	4b56      	ldr	r3, [pc, #344]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	691b      	ldr	r3, [r3, #16]
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	4952      	ldr	r1, [pc, #328]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aca:	e03a      	b.n	8001b42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d020      	beq.n	8001b16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ad4:	4b4f      	ldr	r3, [pc, #316]	; (8001c14 <HAL_RCC_OscConfig+0x2b0>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ada:	f7ff f8a7 	bl	8000c2c <HAL_GetTick>
 8001ade:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ae0:	e008      	b.n	8001af4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ae2:	f7ff f8a3 	bl	8000c2c <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d901      	bls.n	8001af4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e19c      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af4:	4b46      	ldr	r3, [pc, #280]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0302 	and.w	r3, r3, #2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d0f0      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b00:	4b43      	ldr	r3, [pc, #268]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	691b      	ldr	r3, [r3, #16]
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	4940      	ldr	r1, [pc, #256]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001b10:	4313      	orrs	r3, r2
 8001b12:	600b      	str	r3, [r1, #0]
 8001b14:	e015      	b.n	8001b42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b16:	4b3f      	ldr	r3, [pc, #252]	; (8001c14 <HAL_RCC_OscConfig+0x2b0>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b1c:	f7ff f886 	bl	8000c2c <HAL_GetTick>
 8001b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b24:	f7ff f882 	bl	8000c2c <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e17b      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b36:	4b36      	ldr	r3, [pc, #216]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d1f0      	bne.n	8001b24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0308 	and.w	r3, r3, #8
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d030      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	695b      	ldr	r3, [r3, #20]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d016      	beq.n	8001b84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b56:	4b30      	ldr	r3, [pc, #192]	; (8001c18 <HAL_RCC_OscConfig+0x2b4>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b5c:	f7ff f866 	bl	8000c2c <HAL_GetTick>
 8001b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b62:	e008      	b.n	8001b76 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b64:	f7ff f862 	bl	8000c2c <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e15b      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b76:	4b26      	ldr	r3, [pc, #152]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001b78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d0f0      	beq.n	8001b64 <HAL_RCC_OscConfig+0x200>
 8001b82:	e015      	b.n	8001bb0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b84:	4b24      	ldr	r3, [pc, #144]	; (8001c18 <HAL_RCC_OscConfig+0x2b4>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b8a:	f7ff f84f 	bl	8000c2c <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b90:	e008      	b.n	8001ba4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b92:	f7ff f84b 	bl	8000c2c <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d901      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e144      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ba4:	4b1a      	ldr	r3, [pc, #104]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001ba6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d1f0      	bne.n	8001b92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 0304 	and.w	r3, r3, #4
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	f000 80a0 	beq.w	8001cfe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bc2:	4b13      	ldr	r3, [pc, #76]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d10f      	bne.n	8001bee <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	60bb      	str	r3, [r7, #8]
 8001bd2:	4b0f      	ldr	r3, [pc, #60]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd6:	4a0e      	ldr	r2, [pc, #56]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001bd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bdc:	6413      	str	r3, [r2, #64]	; 0x40
 8001bde:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <HAL_RCC_OscConfig+0x2ac>)
 8001be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be6:	60bb      	str	r3, [r7, #8]
 8001be8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bea:	2301      	movs	r3, #1
 8001bec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bee:	4b0b      	ldr	r3, [pc, #44]	; (8001c1c <HAL_RCC_OscConfig+0x2b8>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d121      	bne.n	8001c3e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bfa:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <HAL_RCC_OscConfig+0x2b8>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a07      	ldr	r2, [pc, #28]	; (8001c1c <HAL_RCC_OscConfig+0x2b8>)
 8001c00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c06:	f7ff f811 	bl	8000c2c <HAL_GetTick>
 8001c0a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c0c:	e011      	b.n	8001c32 <HAL_RCC_OscConfig+0x2ce>
 8001c0e:	bf00      	nop
 8001c10:	40023800 	.word	0x40023800
 8001c14:	42470000 	.word	0x42470000
 8001c18:	42470e80 	.word	0x42470e80
 8001c1c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c20:	f7ff f804 	bl	8000c2c <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e0fd      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c32:	4b81      	ldr	r3, [pc, #516]	; (8001e38 <HAL_RCC_OscConfig+0x4d4>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d0f0      	beq.n	8001c20 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d106      	bne.n	8001c54 <HAL_RCC_OscConfig+0x2f0>
 8001c46:	4b7d      	ldr	r3, [pc, #500]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001c48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c4a:	4a7c      	ldr	r2, [pc, #496]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001c4c:	f043 0301 	orr.w	r3, r3, #1
 8001c50:	6713      	str	r3, [r2, #112]	; 0x70
 8001c52:	e01c      	b.n	8001c8e <HAL_RCC_OscConfig+0x32a>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	2b05      	cmp	r3, #5
 8001c5a:	d10c      	bne.n	8001c76 <HAL_RCC_OscConfig+0x312>
 8001c5c:	4b77      	ldr	r3, [pc, #476]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001c5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c60:	4a76      	ldr	r2, [pc, #472]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001c62:	f043 0304 	orr.w	r3, r3, #4
 8001c66:	6713      	str	r3, [r2, #112]	; 0x70
 8001c68:	4b74      	ldr	r3, [pc, #464]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001c6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c6c:	4a73      	ldr	r2, [pc, #460]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001c6e:	f043 0301 	orr.w	r3, r3, #1
 8001c72:	6713      	str	r3, [r2, #112]	; 0x70
 8001c74:	e00b      	b.n	8001c8e <HAL_RCC_OscConfig+0x32a>
 8001c76:	4b71      	ldr	r3, [pc, #452]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001c78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c7a:	4a70      	ldr	r2, [pc, #448]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001c7c:	f023 0301 	bic.w	r3, r3, #1
 8001c80:	6713      	str	r3, [r2, #112]	; 0x70
 8001c82:	4b6e      	ldr	r3, [pc, #440]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c86:	4a6d      	ldr	r2, [pc, #436]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001c88:	f023 0304 	bic.w	r3, r3, #4
 8001c8c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d015      	beq.n	8001cc2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c96:	f7fe ffc9 	bl	8000c2c <HAL_GetTick>
 8001c9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c9c:	e00a      	b.n	8001cb4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c9e:	f7fe ffc5 	bl	8000c2c <HAL_GetTick>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d901      	bls.n	8001cb4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e0bc      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cb4:	4b61      	ldr	r3, [pc, #388]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001cb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cb8:	f003 0302 	and.w	r3, r3, #2
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d0ee      	beq.n	8001c9e <HAL_RCC_OscConfig+0x33a>
 8001cc0:	e014      	b.n	8001cec <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cc2:	f7fe ffb3 	bl	8000c2c <HAL_GetTick>
 8001cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cc8:	e00a      	b.n	8001ce0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cca:	f7fe ffaf 	bl	8000c2c <HAL_GetTick>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e0a6      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ce0:	4b56      	ldr	r3, [pc, #344]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001ce2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ce4:	f003 0302 	and.w	r3, r3, #2
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d1ee      	bne.n	8001cca <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001cec:	7dfb      	ldrb	r3, [r7, #23]
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d105      	bne.n	8001cfe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cf2:	4b52      	ldr	r3, [pc, #328]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf6:	4a51      	ldr	r2, [pc, #324]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001cf8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cfc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	f000 8092 	beq.w	8001e2c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d08:	4b4c      	ldr	r3, [pc, #304]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f003 030c 	and.w	r3, r3, #12
 8001d10:	2b08      	cmp	r3, #8
 8001d12:	d05c      	beq.n	8001dce <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	699b      	ldr	r3, [r3, #24]
 8001d18:	2b02      	cmp	r3, #2
 8001d1a:	d141      	bne.n	8001da0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d1c:	4b48      	ldr	r3, [pc, #288]	; (8001e40 <HAL_RCC_OscConfig+0x4dc>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d22:	f7fe ff83 	bl	8000c2c <HAL_GetTick>
 8001d26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d28:	e008      	b.n	8001d3c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d2a:	f7fe ff7f 	bl	8000c2c <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d901      	bls.n	8001d3c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e078      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d3c:	4b3f      	ldr	r3, [pc, #252]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d1f0      	bne.n	8001d2a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	69da      	ldr	r2, [r3, #28]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a1b      	ldr	r3, [r3, #32]
 8001d50:	431a      	orrs	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d56:	019b      	lsls	r3, r3, #6
 8001d58:	431a      	orrs	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d5e:	085b      	lsrs	r3, r3, #1
 8001d60:	3b01      	subs	r3, #1
 8001d62:	041b      	lsls	r3, r3, #16
 8001d64:	431a      	orrs	r2, r3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d6a:	061b      	lsls	r3, r3, #24
 8001d6c:	4933      	ldr	r1, [pc, #204]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d72:	4b33      	ldr	r3, [pc, #204]	; (8001e40 <HAL_RCC_OscConfig+0x4dc>)
 8001d74:	2201      	movs	r2, #1
 8001d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d78:	f7fe ff58 	bl	8000c2c <HAL_GetTick>
 8001d7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d7e:	e008      	b.n	8001d92 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d80:	f7fe ff54 	bl	8000c2c <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e04d      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d92:	4b2a      	ldr	r3, [pc, #168]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d0f0      	beq.n	8001d80 <HAL_RCC_OscConfig+0x41c>
 8001d9e:	e045      	b.n	8001e2c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001da0:	4b27      	ldr	r3, [pc, #156]	; (8001e40 <HAL_RCC_OscConfig+0x4dc>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001da6:	f7fe ff41 	bl	8000c2c <HAL_GetTick>
 8001daa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dac:	e008      	b.n	8001dc0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dae:	f7fe ff3d 	bl	8000c2c <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d901      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e036      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dc0:	4b1e      	ldr	r3, [pc, #120]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d1f0      	bne.n	8001dae <HAL_RCC_OscConfig+0x44a>
 8001dcc:	e02e      	b.n	8001e2c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d101      	bne.n	8001dda <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e029      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001dda:	4b18      	ldr	r3, [pc, #96]	; (8001e3c <HAL_RCC_OscConfig+0x4d8>)
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d11c      	bne.n	8001e28 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d115      	bne.n	8001e28 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001dfc:	68fa      	ldr	r2, [r7, #12]
 8001dfe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001e02:	4013      	ands	r3, r2
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d10d      	bne.n	8001e28 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d106      	bne.n	8001e28 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d001      	beq.n	8001e2c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e000      	b.n	8001e2e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3718      	adds	r7, #24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40007000 	.word	0x40007000
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	42470060 	.word	0x42470060

08001e44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d101      	bne.n	8001e58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e0cc      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e58:	4b68      	ldr	r3, [pc, #416]	; (8001ffc <HAL_RCC_ClockConfig+0x1b8>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 030f 	and.w	r3, r3, #15
 8001e60:	683a      	ldr	r2, [r7, #0]
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d90c      	bls.n	8001e80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e66:	4b65      	ldr	r3, [pc, #404]	; (8001ffc <HAL_RCC_ClockConfig+0x1b8>)
 8001e68:	683a      	ldr	r2, [r7, #0]
 8001e6a:	b2d2      	uxtb	r2, r2
 8001e6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e6e:	4b63      	ldr	r3, [pc, #396]	; (8001ffc <HAL_RCC_ClockConfig+0x1b8>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 030f 	and.w	r3, r3, #15
 8001e76:	683a      	ldr	r2, [r7, #0]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d001      	beq.n	8001e80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e0b8      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0302 	and.w	r3, r3, #2
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d020      	beq.n	8001ece <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0304 	and.w	r3, r3, #4
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d005      	beq.n	8001ea4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e98:	4b59      	ldr	r3, [pc, #356]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	4a58      	ldr	r2, [pc, #352]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001e9e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001ea2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0308 	and.w	r3, r3, #8
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d005      	beq.n	8001ebc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001eb0:	4b53      	ldr	r3, [pc, #332]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	4a52      	ldr	r2, [pc, #328]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001eb6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001eba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ebc:	4b50      	ldr	r3, [pc, #320]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	494d      	ldr	r1, [pc, #308]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d044      	beq.n	8001f64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d107      	bne.n	8001ef2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ee2:	4b47      	ldr	r3, [pc, #284]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d119      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e07f      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d003      	beq.n	8001f02 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001efe:	2b03      	cmp	r3, #3
 8001f00:	d107      	bne.n	8001f12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f02:	4b3f      	ldr	r3, [pc, #252]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d109      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e06f      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f12:	4b3b      	ldr	r3, [pc, #236]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d101      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e067      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f22:	4b37      	ldr	r3, [pc, #220]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	f023 0203 	bic.w	r2, r3, #3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	4934      	ldr	r1, [pc, #208]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f34:	f7fe fe7a 	bl	8000c2c <HAL_GetTick>
 8001f38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f3a:	e00a      	b.n	8001f52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f3c:	f7fe fe76 	bl	8000c2c <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e04f      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f52:	4b2b      	ldr	r3, [pc, #172]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f003 020c 	and.w	r2, r3, #12
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d1eb      	bne.n	8001f3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f64:	4b25      	ldr	r3, [pc, #148]	; (8001ffc <HAL_RCC_ClockConfig+0x1b8>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 030f 	and.w	r3, r3, #15
 8001f6c:	683a      	ldr	r2, [r7, #0]
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d20c      	bcs.n	8001f8c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f72:	4b22      	ldr	r3, [pc, #136]	; (8001ffc <HAL_RCC_ClockConfig+0x1b8>)
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	b2d2      	uxtb	r2, r2
 8001f78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f7a:	4b20      	ldr	r3, [pc, #128]	; (8001ffc <HAL_RCC_ClockConfig+0x1b8>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 030f 	and.w	r3, r3, #15
 8001f82:	683a      	ldr	r2, [r7, #0]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d001      	beq.n	8001f8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e032      	b.n	8001ff2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d008      	beq.n	8001faa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f98:	4b19      	ldr	r3, [pc, #100]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	4916      	ldr	r1, [pc, #88]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0308 	and.w	r3, r3, #8
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d009      	beq.n	8001fca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001fb6:	4b12      	ldr	r3, [pc, #72]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	00db      	lsls	r3, r3, #3
 8001fc4:	490e      	ldr	r1, [pc, #56]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001fca:	f000 f821 	bl	8002010 <HAL_RCC_GetSysClockFreq>
 8001fce:	4601      	mov	r1, r0
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <HAL_RCC_ClockConfig+0x1bc>)
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	091b      	lsrs	r3, r3, #4
 8001fd6:	f003 030f 	and.w	r3, r3, #15
 8001fda:	4a0a      	ldr	r2, [pc, #40]	; (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001fdc:	5cd3      	ldrb	r3, [r2, r3]
 8001fde:	fa21 f303 	lsr.w	r3, r1, r3
 8001fe2:	4a09      	ldr	r2, [pc, #36]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001fe4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001fe6:	4b09      	ldr	r3, [pc, #36]	; (800200c <HAL_RCC_ClockConfig+0x1c8>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7fe fdda 	bl	8000ba4 <HAL_InitTick>

  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3710      	adds	r7, #16
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40023c00 	.word	0x40023c00
 8002000:	40023800 	.word	0x40023800
 8002004:	08002fc0 	.word	0x08002fc0
 8002008:	20000000 	.word	0x20000000
 800200c:	20000004 	.word	0x20000004

08002010 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002010:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002012:	b085      	sub	sp, #20
 8002014:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002016:	2300      	movs	r3, #0
 8002018:	607b      	str	r3, [r7, #4]
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
 800201e:	2300      	movs	r3, #0
 8002020:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002022:	2300      	movs	r3, #0
 8002024:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002026:	4b50      	ldr	r3, [pc, #320]	; (8002168 <HAL_RCC_GetSysClockFreq+0x158>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f003 030c 	and.w	r3, r3, #12
 800202e:	2b04      	cmp	r3, #4
 8002030:	d007      	beq.n	8002042 <HAL_RCC_GetSysClockFreq+0x32>
 8002032:	2b08      	cmp	r3, #8
 8002034:	d008      	beq.n	8002048 <HAL_RCC_GetSysClockFreq+0x38>
 8002036:	2b00      	cmp	r3, #0
 8002038:	f040 808d 	bne.w	8002156 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800203c:	4b4b      	ldr	r3, [pc, #300]	; (800216c <HAL_RCC_GetSysClockFreq+0x15c>)
 800203e:	60bb      	str	r3, [r7, #8]
       break;
 8002040:	e08c      	b.n	800215c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002042:	4b4b      	ldr	r3, [pc, #300]	; (8002170 <HAL_RCC_GetSysClockFreq+0x160>)
 8002044:	60bb      	str	r3, [r7, #8]
      break;
 8002046:	e089      	b.n	800215c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002048:	4b47      	ldr	r3, [pc, #284]	; (8002168 <HAL_RCC_GetSysClockFreq+0x158>)
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002050:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002052:	4b45      	ldr	r3, [pc, #276]	; (8002168 <HAL_RCC_GetSysClockFreq+0x158>)
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d023      	beq.n	80020a6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800205e:	4b42      	ldr	r3, [pc, #264]	; (8002168 <HAL_RCC_GetSysClockFreq+0x158>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	099b      	lsrs	r3, r3, #6
 8002064:	f04f 0400 	mov.w	r4, #0
 8002068:	f240 11ff 	movw	r1, #511	; 0x1ff
 800206c:	f04f 0200 	mov.w	r2, #0
 8002070:	ea03 0501 	and.w	r5, r3, r1
 8002074:	ea04 0602 	and.w	r6, r4, r2
 8002078:	4a3d      	ldr	r2, [pc, #244]	; (8002170 <HAL_RCC_GetSysClockFreq+0x160>)
 800207a:	fb02 f106 	mul.w	r1, r2, r6
 800207e:	2200      	movs	r2, #0
 8002080:	fb02 f205 	mul.w	r2, r2, r5
 8002084:	440a      	add	r2, r1
 8002086:	493a      	ldr	r1, [pc, #232]	; (8002170 <HAL_RCC_GetSysClockFreq+0x160>)
 8002088:	fba5 0101 	umull	r0, r1, r5, r1
 800208c:	1853      	adds	r3, r2, r1
 800208e:	4619      	mov	r1, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f04f 0400 	mov.w	r4, #0
 8002096:	461a      	mov	r2, r3
 8002098:	4623      	mov	r3, r4
 800209a:	f7fe f8e9 	bl	8000270 <__aeabi_uldivmod>
 800209e:	4603      	mov	r3, r0
 80020a0:	460c      	mov	r4, r1
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	e049      	b.n	800213a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020a6:	4b30      	ldr	r3, [pc, #192]	; (8002168 <HAL_RCC_GetSysClockFreq+0x158>)
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	099b      	lsrs	r3, r3, #6
 80020ac:	f04f 0400 	mov.w	r4, #0
 80020b0:	f240 11ff 	movw	r1, #511	; 0x1ff
 80020b4:	f04f 0200 	mov.w	r2, #0
 80020b8:	ea03 0501 	and.w	r5, r3, r1
 80020bc:	ea04 0602 	and.w	r6, r4, r2
 80020c0:	4629      	mov	r1, r5
 80020c2:	4632      	mov	r2, r6
 80020c4:	f04f 0300 	mov.w	r3, #0
 80020c8:	f04f 0400 	mov.w	r4, #0
 80020cc:	0154      	lsls	r4, r2, #5
 80020ce:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80020d2:	014b      	lsls	r3, r1, #5
 80020d4:	4619      	mov	r1, r3
 80020d6:	4622      	mov	r2, r4
 80020d8:	1b49      	subs	r1, r1, r5
 80020da:	eb62 0206 	sbc.w	r2, r2, r6
 80020de:	f04f 0300 	mov.w	r3, #0
 80020e2:	f04f 0400 	mov.w	r4, #0
 80020e6:	0194      	lsls	r4, r2, #6
 80020e8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80020ec:	018b      	lsls	r3, r1, #6
 80020ee:	1a5b      	subs	r3, r3, r1
 80020f0:	eb64 0402 	sbc.w	r4, r4, r2
 80020f4:	f04f 0100 	mov.w	r1, #0
 80020f8:	f04f 0200 	mov.w	r2, #0
 80020fc:	00e2      	lsls	r2, r4, #3
 80020fe:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002102:	00d9      	lsls	r1, r3, #3
 8002104:	460b      	mov	r3, r1
 8002106:	4614      	mov	r4, r2
 8002108:	195b      	adds	r3, r3, r5
 800210a:	eb44 0406 	adc.w	r4, r4, r6
 800210e:	f04f 0100 	mov.w	r1, #0
 8002112:	f04f 0200 	mov.w	r2, #0
 8002116:	02a2      	lsls	r2, r4, #10
 8002118:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800211c:	0299      	lsls	r1, r3, #10
 800211e:	460b      	mov	r3, r1
 8002120:	4614      	mov	r4, r2
 8002122:	4618      	mov	r0, r3
 8002124:	4621      	mov	r1, r4
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f04f 0400 	mov.w	r4, #0
 800212c:	461a      	mov	r2, r3
 800212e:	4623      	mov	r3, r4
 8002130:	f7fe f89e 	bl	8000270 <__aeabi_uldivmod>
 8002134:	4603      	mov	r3, r0
 8002136:	460c      	mov	r4, r1
 8002138:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800213a:	4b0b      	ldr	r3, [pc, #44]	; (8002168 <HAL_RCC_GetSysClockFreq+0x158>)
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	0c1b      	lsrs	r3, r3, #16
 8002140:	f003 0303 	and.w	r3, r3, #3
 8002144:	3301      	adds	r3, #1
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800214a:	68fa      	ldr	r2, [r7, #12]
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002152:	60bb      	str	r3, [r7, #8]
      break;
 8002154:	e002      	b.n	800215c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002156:	4b05      	ldr	r3, [pc, #20]	; (800216c <HAL_RCC_GetSysClockFreq+0x15c>)
 8002158:	60bb      	str	r3, [r7, #8]
      break;
 800215a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800215c:	68bb      	ldr	r3, [r7, #8]
}
 800215e:	4618      	mov	r0, r3
 8002160:	3714      	adds	r7, #20
 8002162:	46bd      	mov	sp, r7
 8002164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800
 800216c:	00f42400 	.word	0x00f42400
 8002170:	017d7840 	.word	0x017d7840

08002174 <__errno>:
 8002174:	4b01      	ldr	r3, [pc, #4]	; (800217c <__errno+0x8>)
 8002176:	6818      	ldr	r0, [r3, #0]
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	2000000c 	.word	0x2000000c

08002180 <__libc_init_array>:
 8002180:	b570      	push	{r4, r5, r6, lr}
 8002182:	4e0d      	ldr	r6, [pc, #52]	; (80021b8 <__libc_init_array+0x38>)
 8002184:	4c0d      	ldr	r4, [pc, #52]	; (80021bc <__libc_init_array+0x3c>)
 8002186:	1ba4      	subs	r4, r4, r6
 8002188:	10a4      	asrs	r4, r4, #2
 800218a:	2500      	movs	r5, #0
 800218c:	42a5      	cmp	r5, r4
 800218e:	d109      	bne.n	80021a4 <__libc_init_array+0x24>
 8002190:	4e0b      	ldr	r6, [pc, #44]	; (80021c0 <__libc_init_array+0x40>)
 8002192:	4c0c      	ldr	r4, [pc, #48]	; (80021c4 <__libc_init_array+0x44>)
 8002194:	f000 ff04 	bl	8002fa0 <_init>
 8002198:	1ba4      	subs	r4, r4, r6
 800219a:	10a4      	asrs	r4, r4, #2
 800219c:	2500      	movs	r5, #0
 800219e:	42a5      	cmp	r5, r4
 80021a0:	d105      	bne.n	80021ae <__libc_init_array+0x2e>
 80021a2:	bd70      	pop	{r4, r5, r6, pc}
 80021a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80021a8:	4798      	blx	r3
 80021aa:	3501      	adds	r5, #1
 80021ac:	e7ee      	b.n	800218c <__libc_init_array+0xc>
 80021ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80021b2:	4798      	blx	r3
 80021b4:	3501      	adds	r5, #1
 80021b6:	e7f2      	b.n	800219e <__libc_init_array+0x1e>
 80021b8:	08003070 	.word	0x08003070
 80021bc:	08003070 	.word	0x08003070
 80021c0:	08003070 	.word	0x08003070
 80021c4:	08003074 	.word	0x08003074

080021c8 <memset>:
 80021c8:	4402      	add	r2, r0
 80021ca:	4603      	mov	r3, r0
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d100      	bne.n	80021d2 <memset+0xa>
 80021d0:	4770      	bx	lr
 80021d2:	f803 1b01 	strb.w	r1, [r3], #1
 80021d6:	e7f9      	b.n	80021cc <memset+0x4>

080021d8 <iprintf>:
 80021d8:	b40f      	push	{r0, r1, r2, r3}
 80021da:	4b0a      	ldr	r3, [pc, #40]	; (8002204 <iprintf+0x2c>)
 80021dc:	b513      	push	{r0, r1, r4, lr}
 80021de:	681c      	ldr	r4, [r3, #0]
 80021e0:	b124      	cbz	r4, 80021ec <iprintf+0x14>
 80021e2:	69a3      	ldr	r3, [r4, #24]
 80021e4:	b913      	cbnz	r3, 80021ec <iprintf+0x14>
 80021e6:	4620      	mov	r0, r4
 80021e8:	f000 f84e 	bl	8002288 <__sinit>
 80021ec:	ab05      	add	r3, sp, #20
 80021ee:	9a04      	ldr	r2, [sp, #16]
 80021f0:	68a1      	ldr	r1, [r4, #8]
 80021f2:	9301      	str	r3, [sp, #4]
 80021f4:	4620      	mov	r0, r4
 80021f6:	f000 f955 	bl	80024a4 <_vfiprintf_r>
 80021fa:	b002      	add	sp, #8
 80021fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002200:	b004      	add	sp, #16
 8002202:	4770      	bx	lr
 8002204:	2000000c 	.word	0x2000000c

08002208 <std>:
 8002208:	2300      	movs	r3, #0
 800220a:	b510      	push	{r4, lr}
 800220c:	4604      	mov	r4, r0
 800220e:	e9c0 3300 	strd	r3, r3, [r0]
 8002212:	6083      	str	r3, [r0, #8]
 8002214:	8181      	strh	r1, [r0, #12]
 8002216:	6643      	str	r3, [r0, #100]	; 0x64
 8002218:	81c2      	strh	r2, [r0, #14]
 800221a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800221e:	6183      	str	r3, [r0, #24]
 8002220:	4619      	mov	r1, r3
 8002222:	2208      	movs	r2, #8
 8002224:	305c      	adds	r0, #92	; 0x5c
 8002226:	f7ff ffcf 	bl	80021c8 <memset>
 800222a:	4b05      	ldr	r3, [pc, #20]	; (8002240 <std+0x38>)
 800222c:	6263      	str	r3, [r4, #36]	; 0x24
 800222e:	4b05      	ldr	r3, [pc, #20]	; (8002244 <std+0x3c>)
 8002230:	62a3      	str	r3, [r4, #40]	; 0x28
 8002232:	4b05      	ldr	r3, [pc, #20]	; (8002248 <std+0x40>)
 8002234:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002236:	4b05      	ldr	r3, [pc, #20]	; (800224c <std+0x44>)
 8002238:	6224      	str	r4, [r4, #32]
 800223a:	6323      	str	r3, [r4, #48]	; 0x30
 800223c:	bd10      	pop	{r4, pc}
 800223e:	bf00      	nop
 8002240:	08002a01 	.word	0x08002a01
 8002244:	08002a23 	.word	0x08002a23
 8002248:	08002a5b 	.word	0x08002a5b
 800224c:	08002a7f 	.word	0x08002a7f

08002250 <_cleanup_r>:
 8002250:	4901      	ldr	r1, [pc, #4]	; (8002258 <_cleanup_r+0x8>)
 8002252:	f000 b885 	b.w	8002360 <_fwalk_reent>
 8002256:	bf00      	nop
 8002258:	08002d59 	.word	0x08002d59

0800225c <__sfmoreglue>:
 800225c:	b570      	push	{r4, r5, r6, lr}
 800225e:	1e4a      	subs	r2, r1, #1
 8002260:	2568      	movs	r5, #104	; 0x68
 8002262:	4355      	muls	r5, r2
 8002264:	460e      	mov	r6, r1
 8002266:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800226a:	f000 f897 	bl	800239c <_malloc_r>
 800226e:	4604      	mov	r4, r0
 8002270:	b140      	cbz	r0, 8002284 <__sfmoreglue+0x28>
 8002272:	2100      	movs	r1, #0
 8002274:	e9c0 1600 	strd	r1, r6, [r0]
 8002278:	300c      	adds	r0, #12
 800227a:	60a0      	str	r0, [r4, #8]
 800227c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002280:	f7ff ffa2 	bl	80021c8 <memset>
 8002284:	4620      	mov	r0, r4
 8002286:	bd70      	pop	{r4, r5, r6, pc}

08002288 <__sinit>:
 8002288:	6983      	ldr	r3, [r0, #24]
 800228a:	b510      	push	{r4, lr}
 800228c:	4604      	mov	r4, r0
 800228e:	bb33      	cbnz	r3, 80022de <__sinit+0x56>
 8002290:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8002294:	6503      	str	r3, [r0, #80]	; 0x50
 8002296:	4b12      	ldr	r3, [pc, #72]	; (80022e0 <__sinit+0x58>)
 8002298:	4a12      	ldr	r2, [pc, #72]	; (80022e4 <__sinit+0x5c>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	6282      	str	r2, [r0, #40]	; 0x28
 800229e:	4298      	cmp	r0, r3
 80022a0:	bf04      	itt	eq
 80022a2:	2301      	moveq	r3, #1
 80022a4:	6183      	streq	r3, [r0, #24]
 80022a6:	f000 f81f 	bl	80022e8 <__sfp>
 80022aa:	6060      	str	r0, [r4, #4]
 80022ac:	4620      	mov	r0, r4
 80022ae:	f000 f81b 	bl	80022e8 <__sfp>
 80022b2:	60a0      	str	r0, [r4, #8]
 80022b4:	4620      	mov	r0, r4
 80022b6:	f000 f817 	bl	80022e8 <__sfp>
 80022ba:	2200      	movs	r2, #0
 80022bc:	60e0      	str	r0, [r4, #12]
 80022be:	2104      	movs	r1, #4
 80022c0:	6860      	ldr	r0, [r4, #4]
 80022c2:	f7ff ffa1 	bl	8002208 <std>
 80022c6:	2201      	movs	r2, #1
 80022c8:	2109      	movs	r1, #9
 80022ca:	68a0      	ldr	r0, [r4, #8]
 80022cc:	f7ff ff9c 	bl	8002208 <std>
 80022d0:	2202      	movs	r2, #2
 80022d2:	2112      	movs	r1, #18
 80022d4:	68e0      	ldr	r0, [r4, #12]
 80022d6:	f7ff ff97 	bl	8002208 <std>
 80022da:	2301      	movs	r3, #1
 80022dc:	61a3      	str	r3, [r4, #24]
 80022de:	bd10      	pop	{r4, pc}
 80022e0:	08002fd0 	.word	0x08002fd0
 80022e4:	08002251 	.word	0x08002251

080022e8 <__sfp>:
 80022e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022ea:	4b1b      	ldr	r3, [pc, #108]	; (8002358 <__sfp+0x70>)
 80022ec:	681e      	ldr	r6, [r3, #0]
 80022ee:	69b3      	ldr	r3, [r6, #24]
 80022f0:	4607      	mov	r7, r0
 80022f2:	b913      	cbnz	r3, 80022fa <__sfp+0x12>
 80022f4:	4630      	mov	r0, r6
 80022f6:	f7ff ffc7 	bl	8002288 <__sinit>
 80022fa:	3648      	adds	r6, #72	; 0x48
 80022fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002300:	3b01      	subs	r3, #1
 8002302:	d503      	bpl.n	800230c <__sfp+0x24>
 8002304:	6833      	ldr	r3, [r6, #0]
 8002306:	b133      	cbz	r3, 8002316 <__sfp+0x2e>
 8002308:	6836      	ldr	r6, [r6, #0]
 800230a:	e7f7      	b.n	80022fc <__sfp+0x14>
 800230c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002310:	b16d      	cbz	r5, 800232e <__sfp+0x46>
 8002312:	3468      	adds	r4, #104	; 0x68
 8002314:	e7f4      	b.n	8002300 <__sfp+0x18>
 8002316:	2104      	movs	r1, #4
 8002318:	4638      	mov	r0, r7
 800231a:	f7ff ff9f 	bl	800225c <__sfmoreglue>
 800231e:	6030      	str	r0, [r6, #0]
 8002320:	2800      	cmp	r0, #0
 8002322:	d1f1      	bne.n	8002308 <__sfp+0x20>
 8002324:	230c      	movs	r3, #12
 8002326:	603b      	str	r3, [r7, #0]
 8002328:	4604      	mov	r4, r0
 800232a:	4620      	mov	r0, r4
 800232c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800232e:	4b0b      	ldr	r3, [pc, #44]	; (800235c <__sfp+0x74>)
 8002330:	6665      	str	r5, [r4, #100]	; 0x64
 8002332:	e9c4 5500 	strd	r5, r5, [r4]
 8002336:	60a5      	str	r5, [r4, #8]
 8002338:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800233c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002340:	2208      	movs	r2, #8
 8002342:	4629      	mov	r1, r5
 8002344:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002348:	f7ff ff3e 	bl	80021c8 <memset>
 800234c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002350:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002354:	e7e9      	b.n	800232a <__sfp+0x42>
 8002356:	bf00      	nop
 8002358:	08002fd0 	.word	0x08002fd0
 800235c:	ffff0001 	.word	0xffff0001

08002360 <_fwalk_reent>:
 8002360:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002364:	4680      	mov	r8, r0
 8002366:	4689      	mov	r9, r1
 8002368:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800236c:	2600      	movs	r6, #0
 800236e:	b914      	cbnz	r4, 8002376 <_fwalk_reent+0x16>
 8002370:	4630      	mov	r0, r6
 8002372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002376:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800237a:	3f01      	subs	r7, #1
 800237c:	d501      	bpl.n	8002382 <_fwalk_reent+0x22>
 800237e:	6824      	ldr	r4, [r4, #0]
 8002380:	e7f5      	b.n	800236e <_fwalk_reent+0xe>
 8002382:	89ab      	ldrh	r3, [r5, #12]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d907      	bls.n	8002398 <_fwalk_reent+0x38>
 8002388:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800238c:	3301      	adds	r3, #1
 800238e:	d003      	beq.n	8002398 <_fwalk_reent+0x38>
 8002390:	4629      	mov	r1, r5
 8002392:	4640      	mov	r0, r8
 8002394:	47c8      	blx	r9
 8002396:	4306      	orrs	r6, r0
 8002398:	3568      	adds	r5, #104	; 0x68
 800239a:	e7ee      	b.n	800237a <_fwalk_reent+0x1a>

0800239c <_malloc_r>:
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	1ccd      	adds	r5, r1, #3
 80023a0:	f025 0503 	bic.w	r5, r5, #3
 80023a4:	3508      	adds	r5, #8
 80023a6:	2d0c      	cmp	r5, #12
 80023a8:	bf38      	it	cc
 80023aa:	250c      	movcc	r5, #12
 80023ac:	2d00      	cmp	r5, #0
 80023ae:	4606      	mov	r6, r0
 80023b0:	db01      	blt.n	80023b6 <_malloc_r+0x1a>
 80023b2:	42a9      	cmp	r1, r5
 80023b4:	d903      	bls.n	80023be <_malloc_r+0x22>
 80023b6:	230c      	movs	r3, #12
 80023b8:	6033      	str	r3, [r6, #0]
 80023ba:	2000      	movs	r0, #0
 80023bc:	bd70      	pop	{r4, r5, r6, pc}
 80023be:	f000 fd6b 	bl	8002e98 <__malloc_lock>
 80023c2:	4a21      	ldr	r2, [pc, #132]	; (8002448 <_malloc_r+0xac>)
 80023c4:	6814      	ldr	r4, [r2, #0]
 80023c6:	4621      	mov	r1, r4
 80023c8:	b991      	cbnz	r1, 80023f0 <_malloc_r+0x54>
 80023ca:	4c20      	ldr	r4, [pc, #128]	; (800244c <_malloc_r+0xb0>)
 80023cc:	6823      	ldr	r3, [r4, #0]
 80023ce:	b91b      	cbnz	r3, 80023d8 <_malloc_r+0x3c>
 80023d0:	4630      	mov	r0, r6
 80023d2:	f000 fb05 	bl	80029e0 <_sbrk_r>
 80023d6:	6020      	str	r0, [r4, #0]
 80023d8:	4629      	mov	r1, r5
 80023da:	4630      	mov	r0, r6
 80023dc:	f000 fb00 	bl	80029e0 <_sbrk_r>
 80023e0:	1c43      	adds	r3, r0, #1
 80023e2:	d124      	bne.n	800242e <_malloc_r+0x92>
 80023e4:	230c      	movs	r3, #12
 80023e6:	6033      	str	r3, [r6, #0]
 80023e8:	4630      	mov	r0, r6
 80023ea:	f000 fd56 	bl	8002e9a <__malloc_unlock>
 80023ee:	e7e4      	b.n	80023ba <_malloc_r+0x1e>
 80023f0:	680b      	ldr	r3, [r1, #0]
 80023f2:	1b5b      	subs	r3, r3, r5
 80023f4:	d418      	bmi.n	8002428 <_malloc_r+0x8c>
 80023f6:	2b0b      	cmp	r3, #11
 80023f8:	d90f      	bls.n	800241a <_malloc_r+0x7e>
 80023fa:	600b      	str	r3, [r1, #0]
 80023fc:	50cd      	str	r5, [r1, r3]
 80023fe:	18cc      	adds	r4, r1, r3
 8002400:	4630      	mov	r0, r6
 8002402:	f000 fd4a 	bl	8002e9a <__malloc_unlock>
 8002406:	f104 000b 	add.w	r0, r4, #11
 800240a:	1d23      	adds	r3, r4, #4
 800240c:	f020 0007 	bic.w	r0, r0, #7
 8002410:	1ac3      	subs	r3, r0, r3
 8002412:	d0d3      	beq.n	80023bc <_malloc_r+0x20>
 8002414:	425a      	negs	r2, r3
 8002416:	50e2      	str	r2, [r4, r3]
 8002418:	e7d0      	b.n	80023bc <_malloc_r+0x20>
 800241a:	428c      	cmp	r4, r1
 800241c:	684b      	ldr	r3, [r1, #4]
 800241e:	bf16      	itet	ne
 8002420:	6063      	strne	r3, [r4, #4]
 8002422:	6013      	streq	r3, [r2, #0]
 8002424:	460c      	movne	r4, r1
 8002426:	e7eb      	b.n	8002400 <_malloc_r+0x64>
 8002428:	460c      	mov	r4, r1
 800242a:	6849      	ldr	r1, [r1, #4]
 800242c:	e7cc      	b.n	80023c8 <_malloc_r+0x2c>
 800242e:	1cc4      	adds	r4, r0, #3
 8002430:	f024 0403 	bic.w	r4, r4, #3
 8002434:	42a0      	cmp	r0, r4
 8002436:	d005      	beq.n	8002444 <_malloc_r+0xa8>
 8002438:	1a21      	subs	r1, r4, r0
 800243a:	4630      	mov	r0, r6
 800243c:	f000 fad0 	bl	80029e0 <_sbrk_r>
 8002440:	3001      	adds	r0, #1
 8002442:	d0cf      	beq.n	80023e4 <_malloc_r+0x48>
 8002444:	6025      	str	r5, [r4, #0]
 8002446:	e7db      	b.n	8002400 <_malloc_r+0x64>
 8002448:	20000098 	.word	0x20000098
 800244c:	2000009c 	.word	0x2000009c

08002450 <__sfputc_r>:
 8002450:	6893      	ldr	r3, [r2, #8]
 8002452:	3b01      	subs	r3, #1
 8002454:	2b00      	cmp	r3, #0
 8002456:	b410      	push	{r4}
 8002458:	6093      	str	r3, [r2, #8]
 800245a:	da08      	bge.n	800246e <__sfputc_r+0x1e>
 800245c:	6994      	ldr	r4, [r2, #24]
 800245e:	42a3      	cmp	r3, r4
 8002460:	db01      	blt.n	8002466 <__sfputc_r+0x16>
 8002462:	290a      	cmp	r1, #10
 8002464:	d103      	bne.n	800246e <__sfputc_r+0x1e>
 8002466:	f85d 4b04 	ldr.w	r4, [sp], #4
 800246a:	f000 bb0d 	b.w	8002a88 <__swbuf_r>
 800246e:	6813      	ldr	r3, [r2, #0]
 8002470:	1c58      	adds	r0, r3, #1
 8002472:	6010      	str	r0, [r2, #0]
 8002474:	7019      	strb	r1, [r3, #0]
 8002476:	4608      	mov	r0, r1
 8002478:	f85d 4b04 	ldr.w	r4, [sp], #4
 800247c:	4770      	bx	lr

0800247e <__sfputs_r>:
 800247e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002480:	4606      	mov	r6, r0
 8002482:	460f      	mov	r7, r1
 8002484:	4614      	mov	r4, r2
 8002486:	18d5      	adds	r5, r2, r3
 8002488:	42ac      	cmp	r4, r5
 800248a:	d101      	bne.n	8002490 <__sfputs_r+0x12>
 800248c:	2000      	movs	r0, #0
 800248e:	e007      	b.n	80024a0 <__sfputs_r+0x22>
 8002490:	463a      	mov	r2, r7
 8002492:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002496:	4630      	mov	r0, r6
 8002498:	f7ff ffda 	bl	8002450 <__sfputc_r>
 800249c:	1c43      	adds	r3, r0, #1
 800249e:	d1f3      	bne.n	8002488 <__sfputs_r+0xa>
 80024a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080024a4 <_vfiprintf_r>:
 80024a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024a8:	460c      	mov	r4, r1
 80024aa:	b09d      	sub	sp, #116	; 0x74
 80024ac:	4617      	mov	r7, r2
 80024ae:	461d      	mov	r5, r3
 80024b0:	4606      	mov	r6, r0
 80024b2:	b118      	cbz	r0, 80024bc <_vfiprintf_r+0x18>
 80024b4:	6983      	ldr	r3, [r0, #24]
 80024b6:	b90b      	cbnz	r3, 80024bc <_vfiprintf_r+0x18>
 80024b8:	f7ff fee6 	bl	8002288 <__sinit>
 80024bc:	4b7c      	ldr	r3, [pc, #496]	; (80026b0 <_vfiprintf_r+0x20c>)
 80024be:	429c      	cmp	r4, r3
 80024c0:	d158      	bne.n	8002574 <_vfiprintf_r+0xd0>
 80024c2:	6874      	ldr	r4, [r6, #4]
 80024c4:	89a3      	ldrh	r3, [r4, #12]
 80024c6:	0718      	lsls	r0, r3, #28
 80024c8:	d55e      	bpl.n	8002588 <_vfiprintf_r+0xe4>
 80024ca:	6923      	ldr	r3, [r4, #16]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d05b      	beq.n	8002588 <_vfiprintf_r+0xe4>
 80024d0:	2300      	movs	r3, #0
 80024d2:	9309      	str	r3, [sp, #36]	; 0x24
 80024d4:	2320      	movs	r3, #32
 80024d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80024da:	2330      	movs	r3, #48	; 0x30
 80024dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80024e0:	9503      	str	r5, [sp, #12]
 80024e2:	f04f 0b01 	mov.w	fp, #1
 80024e6:	46b8      	mov	r8, r7
 80024e8:	4645      	mov	r5, r8
 80024ea:	f815 3b01 	ldrb.w	r3, [r5], #1
 80024ee:	b10b      	cbz	r3, 80024f4 <_vfiprintf_r+0x50>
 80024f0:	2b25      	cmp	r3, #37	; 0x25
 80024f2:	d154      	bne.n	800259e <_vfiprintf_r+0xfa>
 80024f4:	ebb8 0a07 	subs.w	sl, r8, r7
 80024f8:	d00b      	beq.n	8002512 <_vfiprintf_r+0x6e>
 80024fa:	4653      	mov	r3, sl
 80024fc:	463a      	mov	r2, r7
 80024fe:	4621      	mov	r1, r4
 8002500:	4630      	mov	r0, r6
 8002502:	f7ff ffbc 	bl	800247e <__sfputs_r>
 8002506:	3001      	adds	r0, #1
 8002508:	f000 80c2 	beq.w	8002690 <_vfiprintf_r+0x1ec>
 800250c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800250e:	4453      	add	r3, sl
 8002510:	9309      	str	r3, [sp, #36]	; 0x24
 8002512:	f898 3000 	ldrb.w	r3, [r8]
 8002516:	2b00      	cmp	r3, #0
 8002518:	f000 80ba 	beq.w	8002690 <_vfiprintf_r+0x1ec>
 800251c:	2300      	movs	r3, #0
 800251e:	f04f 32ff 	mov.w	r2, #4294967295
 8002522:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002526:	9304      	str	r3, [sp, #16]
 8002528:	9307      	str	r3, [sp, #28]
 800252a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800252e:	931a      	str	r3, [sp, #104]	; 0x68
 8002530:	46a8      	mov	r8, r5
 8002532:	2205      	movs	r2, #5
 8002534:	f818 1b01 	ldrb.w	r1, [r8], #1
 8002538:	485e      	ldr	r0, [pc, #376]	; (80026b4 <_vfiprintf_r+0x210>)
 800253a:	f7fd fe49 	bl	80001d0 <memchr>
 800253e:	9b04      	ldr	r3, [sp, #16]
 8002540:	bb78      	cbnz	r0, 80025a2 <_vfiprintf_r+0xfe>
 8002542:	06d9      	lsls	r1, r3, #27
 8002544:	bf44      	itt	mi
 8002546:	2220      	movmi	r2, #32
 8002548:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800254c:	071a      	lsls	r2, r3, #28
 800254e:	bf44      	itt	mi
 8002550:	222b      	movmi	r2, #43	; 0x2b
 8002552:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002556:	782a      	ldrb	r2, [r5, #0]
 8002558:	2a2a      	cmp	r2, #42	; 0x2a
 800255a:	d02a      	beq.n	80025b2 <_vfiprintf_r+0x10e>
 800255c:	9a07      	ldr	r2, [sp, #28]
 800255e:	46a8      	mov	r8, r5
 8002560:	2000      	movs	r0, #0
 8002562:	250a      	movs	r5, #10
 8002564:	4641      	mov	r1, r8
 8002566:	f811 3b01 	ldrb.w	r3, [r1], #1
 800256a:	3b30      	subs	r3, #48	; 0x30
 800256c:	2b09      	cmp	r3, #9
 800256e:	d969      	bls.n	8002644 <_vfiprintf_r+0x1a0>
 8002570:	b360      	cbz	r0, 80025cc <_vfiprintf_r+0x128>
 8002572:	e024      	b.n	80025be <_vfiprintf_r+0x11a>
 8002574:	4b50      	ldr	r3, [pc, #320]	; (80026b8 <_vfiprintf_r+0x214>)
 8002576:	429c      	cmp	r4, r3
 8002578:	d101      	bne.n	800257e <_vfiprintf_r+0xda>
 800257a:	68b4      	ldr	r4, [r6, #8]
 800257c:	e7a2      	b.n	80024c4 <_vfiprintf_r+0x20>
 800257e:	4b4f      	ldr	r3, [pc, #316]	; (80026bc <_vfiprintf_r+0x218>)
 8002580:	429c      	cmp	r4, r3
 8002582:	bf08      	it	eq
 8002584:	68f4      	ldreq	r4, [r6, #12]
 8002586:	e79d      	b.n	80024c4 <_vfiprintf_r+0x20>
 8002588:	4621      	mov	r1, r4
 800258a:	4630      	mov	r0, r6
 800258c:	f000 fae0 	bl	8002b50 <__swsetup_r>
 8002590:	2800      	cmp	r0, #0
 8002592:	d09d      	beq.n	80024d0 <_vfiprintf_r+0x2c>
 8002594:	f04f 30ff 	mov.w	r0, #4294967295
 8002598:	b01d      	add	sp, #116	; 0x74
 800259a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800259e:	46a8      	mov	r8, r5
 80025a0:	e7a2      	b.n	80024e8 <_vfiprintf_r+0x44>
 80025a2:	4a44      	ldr	r2, [pc, #272]	; (80026b4 <_vfiprintf_r+0x210>)
 80025a4:	1a80      	subs	r0, r0, r2
 80025a6:	fa0b f000 	lsl.w	r0, fp, r0
 80025aa:	4318      	orrs	r0, r3
 80025ac:	9004      	str	r0, [sp, #16]
 80025ae:	4645      	mov	r5, r8
 80025b0:	e7be      	b.n	8002530 <_vfiprintf_r+0x8c>
 80025b2:	9a03      	ldr	r2, [sp, #12]
 80025b4:	1d11      	adds	r1, r2, #4
 80025b6:	6812      	ldr	r2, [r2, #0]
 80025b8:	9103      	str	r1, [sp, #12]
 80025ba:	2a00      	cmp	r2, #0
 80025bc:	db01      	blt.n	80025c2 <_vfiprintf_r+0x11e>
 80025be:	9207      	str	r2, [sp, #28]
 80025c0:	e004      	b.n	80025cc <_vfiprintf_r+0x128>
 80025c2:	4252      	negs	r2, r2
 80025c4:	f043 0302 	orr.w	r3, r3, #2
 80025c8:	9207      	str	r2, [sp, #28]
 80025ca:	9304      	str	r3, [sp, #16]
 80025cc:	f898 3000 	ldrb.w	r3, [r8]
 80025d0:	2b2e      	cmp	r3, #46	; 0x2e
 80025d2:	d10e      	bne.n	80025f2 <_vfiprintf_r+0x14e>
 80025d4:	f898 3001 	ldrb.w	r3, [r8, #1]
 80025d8:	2b2a      	cmp	r3, #42	; 0x2a
 80025da:	d138      	bne.n	800264e <_vfiprintf_r+0x1aa>
 80025dc:	9b03      	ldr	r3, [sp, #12]
 80025de:	1d1a      	adds	r2, r3, #4
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	9203      	str	r2, [sp, #12]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	bfb8      	it	lt
 80025e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80025ec:	f108 0802 	add.w	r8, r8, #2
 80025f0:	9305      	str	r3, [sp, #20]
 80025f2:	4d33      	ldr	r5, [pc, #204]	; (80026c0 <_vfiprintf_r+0x21c>)
 80025f4:	f898 1000 	ldrb.w	r1, [r8]
 80025f8:	2203      	movs	r2, #3
 80025fa:	4628      	mov	r0, r5
 80025fc:	f7fd fde8 	bl	80001d0 <memchr>
 8002600:	b140      	cbz	r0, 8002614 <_vfiprintf_r+0x170>
 8002602:	2340      	movs	r3, #64	; 0x40
 8002604:	1b40      	subs	r0, r0, r5
 8002606:	fa03 f000 	lsl.w	r0, r3, r0
 800260a:	9b04      	ldr	r3, [sp, #16]
 800260c:	4303      	orrs	r3, r0
 800260e:	f108 0801 	add.w	r8, r8, #1
 8002612:	9304      	str	r3, [sp, #16]
 8002614:	f898 1000 	ldrb.w	r1, [r8]
 8002618:	482a      	ldr	r0, [pc, #168]	; (80026c4 <_vfiprintf_r+0x220>)
 800261a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800261e:	2206      	movs	r2, #6
 8002620:	f108 0701 	add.w	r7, r8, #1
 8002624:	f7fd fdd4 	bl	80001d0 <memchr>
 8002628:	2800      	cmp	r0, #0
 800262a:	d037      	beq.n	800269c <_vfiprintf_r+0x1f8>
 800262c:	4b26      	ldr	r3, [pc, #152]	; (80026c8 <_vfiprintf_r+0x224>)
 800262e:	bb1b      	cbnz	r3, 8002678 <_vfiprintf_r+0x1d4>
 8002630:	9b03      	ldr	r3, [sp, #12]
 8002632:	3307      	adds	r3, #7
 8002634:	f023 0307 	bic.w	r3, r3, #7
 8002638:	3308      	adds	r3, #8
 800263a:	9303      	str	r3, [sp, #12]
 800263c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800263e:	444b      	add	r3, r9
 8002640:	9309      	str	r3, [sp, #36]	; 0x24
 8002642:	e750      	b.n	80024e6 <_vfiprintf_r+0x42>
 8002644:	fb05 3202 	mla	r2, r5, r2, r3
 8002648:	2001      	movs	r0, #1
 800264a:	4688      	mov	r8, r1
 800264c:	e78a      	b.n	8002564 <_vfiprintf_r+0xc0>
 800264e:	2300      	movs	r3, #0
 8002650:	f108 0801 	add.w	r8, r8, #1
 8002654:	9305      	str	r3, [sp, #20]
 8002656:	4619      	mov	r1, r3
 8002658:	250a      	movs	r5, #10
 800265a:	4640      	mov	r0, r8
 800265c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002660:	3a30      	subs	r2, #48	; 0x30
 8002662:	2a09      	cmp	r2, #9
 8002664:	d903      	bls.n	800266e <_vfiprintf_r+0x1ca>
 8002666:	2b00      	cmp	r3, #0
 8002668:	d0c3      	beq.n	80025f2 <_vfiprintf_r+0x14e>
 800266a:	9105      	str	r1, [sp, #20]
 800266c:	e7c1      	b.n	80025f2 <_vfiprintf_r+0x14e>
 800266e:	fb05 2101 	mla	r1, r5, r1, r2
 8002672:	2301      	movs	r3, #1
 8002674:	4680      	mov	r8, r0
 8002676:	e7f0      	b.n	800265a <_vfiprintf_r+0x1b6>
 8002678:	ab03      	add	r3, sp, #12
 800267a:	9300      	str	r3, [sp, #0]
 800267c:	4622      	mov	r2, r4
 800267e:	4b13      	ldr	r3, [pc, #76]	; (80026cc <_vfiprintf_r+0x228>)
 8002680:	a904      	add	r1, sp, #16
 8002682:	4630      	mov	r0, r6
 8002684:	f3af 8000 	nop.w
 8002688:	f1b0 3fff 	cmp.w	r0, #4294967295
 800268c:	4681      	mov	r9, r0
 800268e:	d1d5      	bne.n	800263c <_vfiprintf_r+0x198>
 8002690:	89a3      	ldrh	r3, [r4, #12]
 8002692:	065b      	lsls	r3, r3, #25
 8002694:	f53f af7e 	bmi.w	8002594 <_vfiprintf_r+0xf0>
 8002698:	9809      	ldr	r0, [sp, #36]	; 0x24
 800269a:	e77d      	b.n	8002598 <_vfiprintf_r+0xf4>
 800269c:	ab03      	add	r3, sp, #12
 800269e:	9300      	str	r3, [sp, #0]
 80026a0:	4622      	mov	r2, r4
 80026a2:	4b0a      	ldr	r3, [pc, #40]	; (80026cc <_vfiprintf_r+0x228>)
 80026a4:	a904      	add	r1, sp, #16
 80026a6:	4630      	mov	r0, r6
 80026a8:	f000 f888 	bl	80027bc <_printf_i>
 80026ac:	e7ec      	b.n	8002688 <_vfiprintf_r+0x1e4>
 80026ae:	bf00      	nop
 80026b0:	08002ff4 	.word	0x08002ff4
 80026b4:	08003034 	.word	0x08003034
 80026b8:	08003014 	.word	0x08003014
 80026bc:	08002fd4 	.word	0x08002fd4
 80026c0:	0800303a 	.word	0x0800303a
 80026c4:	0800303e 	.word	0x0800303e
 80026c8:	00000000 	.word	0x00000000
 80026cc:	0800247f 	.word	0x0800247f

080026d0 <_printf_common>:
 80026d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026d4:	4691      	mov	r9, r2
 80026d6:	461f      	mov	r7, r3
 80026d8:	688a      	ldr	r2, [r1, #8]
 80026da:	690b      	ldr	r3, [r1, #16]
 80026dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80026e0:	4293      	cmp	r3, r2
 80026e2:	bfb8      	it	lt
 80026e4:	4613      	movlt	r3, r2
 80026e6:	f8c9 3000 	str.w	r3, [r9]
 80026ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80026ee:	4606      	mov	r6, r0
 80026f0:	460c      	mov	r4, r1
 80026f2:	b112      	cbz	r2, 80026fa <_printf_common+0x2a>
 80026f4:	3301      	adds	r3, #1
 80026f6:	f8c9 3000 	str.w	r3, [r9]
 80026fa:	6823      	ldr	r3, [r4, #0]
 80026fc:	0699      	lsls	r1, r3, #26
 80026fe:	bf42      	ittt	mi
 8002700:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002704:	3302      	addmi	r3, #2
 8002706:	f8c9 3000 	strmi.w	r3, [r9]
 800270a:	6825      	ldr	r5, [r4, #0]
 800270c:	f015 0506 	ands.w	r5, r5, #6
 8002710:	d107      	bne.n	8002722 <_printf_common+0x52>
 8002712:	f104 0a19 	add.w	sl, r4, #25
 8002716:	68e3      	ldr	r3, [r4, #12]
 8002718:	f8d9 2000 	ldr.w	r2, [r9]
 800271c:	1a9b      	subs	r3, r3, r2
 800271e:	42ab      	cmp	r3, r5
 8002720:	dc28      	bgt.n	8002774 <_printf_common+0xa4>
 8002722:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002726:	6822      	ldr	r2, [r4, #0]
 8002728:	3300      	adds	r3, #0
 800272a:	bf18      	it	ne
 800272c:	2301      	movne	r3, #1
 800272e:	0692      	lsls	r2, r2, #26
 8002730:	d42d      	bmi.n	800278e <_printf_common+0xbe>
 8002732:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002736:	4639      	mov	r1, r7
 8002738:	4630      	mov	r0, r6
 800273a:	47c0      	blx	r8
 800273c:	3001      	adds	r0, #1
 800273e:	d020      	beq.n	8002782 <_printf_common+0xb2>
 8002740:	6823      	ldr	r3, [r4, #0]
 8002742:	68e5      	ldr	r5, [r4, #12]
 8002744:	f8d9 2000 	ldr.w	r2, [r9]
 8002748:	f003 0306 	and.w	r3, r3, #6
 800274c:	2b04      	cmp	r3, #4
 800274e:	bf08      	it	eq
 8002750:	1aad      	subeq	r5, r5, r2
 8002752:	68a3      	ldr	r3, [r4, #8]
 8002754:	6922      	ldr	r2, [r4, #16]
 8002756:	bf0c      	ite	eq
 8002758:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800275c:	2500      	movne	r5, #0
 800275e:	4293      	cmp	r3, r2
 8002760:	bfc4      	itt	gt
 8002762:	1a9b      	subgt	r3, r3, r2
 8002764:	18ed      	addgt	r5, r5, r3
 8002766:	f04f 0900 	mov.w	r9, #0
 800276a:	341a      	adds	r4, #26
 800276c:	454d      	cmp	r5, r9
 800276e:	d11a      	bne.n	80027a6 <_printf_common+0xd6>
 8002770:	2000      	movs	r0, #0
 8002772:	e008      	b.n	8002786 <_printf_common+0xb6>
 8002774:	2301      	movs	r3, #1
 8002776:	4652      	mov	r2, sl
 8002778:	4639      	mov	r1, r7
 800277a:	4630      	mov	r0, r6
 800277c:	47c0      	blx	r8
 800277e:	3001      	adds	r0, #1
 8002780:	d103      	bne.n	800278a <_printf_common+0xba>
 8002782:	f04f 30ff 	mov.w	r0, #4294967295
 8002786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800278a:	3501      	adds	r5, #1
 800278c:	e7c3      	b.n	8002716 <_printf_common+0x46>
 800278e:	18e1      	adds	r1, r4, r3
 8002790:	1c5a      	adds	r2, r3, #1
 8002792:	2030      	movs	r0, #48	; 0x30
 8002794:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002798:	4422      	add	r2, r4
 800279a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800279e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80027a2:	3302      	adds	r3, #2
 80027a4:	e7c5      	b.n	8002732 <_printf_common+0x62>
 80027a6:	2301      	movs	r3, #1
 80027a8:	4622      	mov	r2, r4
 80027aa:	4639      	mov	r1, r7
 80027ac:	4630      	mov	r0, r6
 80027ae:	47c0      	blx	r8
 80027b0:	3001      	adds	r0, #1
 80027b2:	d0e6      	beq.n	8002782 <_printf_common+0xb2>
 80027b4:	f109 0901 	add.w	r9, r9, #1
 80027b8:	e7d8      	b.n	800276c <_printf_common+0x9c>
	...

080027bc <_printf_i>:
 80027bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80027c0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80027c4:	460c      	mov	r4, r1
 80027c6:	7e09      	ldrb	r1, [r1, #24]
 80027c8:	b085      	sub	sp, #20
 80027ca:	296e      	cmp	r1, #110	; 0x6e
 80027cc:	4617      	mov	r7, r2
 80027ce:	4606      	mov	r6, r0
 80027d0:	4698      	mov	r8, r3
 80027d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80027d4:	f000 80b3 	beq.w	800293e <_printf_i+0x182>
 80027d8:	d822      	bhi.n	8002820 <_printf_i+0x64>
 80027da:	2963      	cmp	r1, #99	; 0x63
 80027dc:	d036      	beq.n	800284c <_printf_i+0x90>
 80027de:	d80a      	bhi.n	80027f6 <_printf_i+0x3a>
 80027e0:	2900      	cmp	r1, #0
 80027e2:	f000 80b9 	beq.w	8002958 <_printf_i+0x19c>
 80027e6:	2958      	cmp	r1, #88	; 0x58
 80027e8:	f000 8083 	beq.w	80028f2 <_printf_i+0x136>
 80027ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80027f0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80027f4:	e032      	b.n	800285c <_printf_i+0xa0>
 80027f6:	2964      	cmp	r1, #100	; 0x64
 80027f8:	d001      	beq.n	80027fe <_printf_i+0x42>
 80027fa:	2969      	cmp	r1, #105	; 0x69
 80027fc:	d1f6      	bne.n	80027ec <_printf_i+0x30>
 80027fe:	6820      	ldr	r0, [r4, #0]
 8002800:	6813      	ldr	r3, [r2, #0]
 8002802:	0605      	lsls	r5, r0, #24
 8002804:	f103 0104 	add.w	r1, r3, #4
 8002808:	d52a      	bpl.n	8002860 <_printf_i+0xa4>
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6011      	str	r1, [r2, #0]
 800280e:	2b00      	cmp	r3, #0
 8002810:	da03      	bge.n	800281a <_printf_i+0x5e>
 8002812:	222d      	movs	r2, #45	; 0x2d
 8002814:	425b      	negs	r3, r3
 8002816:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800281a:	486f      	ldr	r0, [pc, #444]	; (80029d8 <_printf_i+0x21c>)
 800281c:	220a      	movs	r2, #10
 800281e:	e039      	b.n	8002894 <_printf_i+0xd8>
 8002820:	2973      	cmp	r1, #115	; 0x73
 8002822:	f000 809d 	beq.w	8002960 <_printf_i+0x1a4>
 8002826:	d808      	bhi.n	800283a <_printf_i+0x7e>
 8002828:	296f      	cmp	r1, #111	; 0x6f
 800282a:	d020      	beq.n	800286e <_printf_i+0xb2>
 800282c:	2970      	cmp	r1, #112	; 0x70
 800282e:	d1dd      	bne.n	80027ec <_printf_i+0x30>
 8002830:	6823      	ldr	r3, [r4, #0]
 8002832:	f043 0320 	orr.w	r3, r3, #32
 8002836:	6023      	str	r3, [r4, #0]
 8002838:	e003      	b.n	8002842 <_printf_i+0x86>
 800283a:	2975      	cmp	r1, #117	; 0x75
 800283c:	d017      	beq.n	800286e <_printf_i+0xb2>
 800283e:	2978      	cmp	r1, #120	; 0x78
 8002840:	d1d4      	bne.n	80027ec <_printf_i+0x30>
 8002842:	2378      	movs	r3, #120	; 0x78
 8002844:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002848:	4864      	ldr	r0, [pc, #400]	; (80029dc <_printf_i+0x220>)
 800284a:	e055      	b.n	80028f8 <_printf_i+0x13c>
 800284c:	6813      	ldr	r3, [r2, #0]
 800284e:	1d19      	adds	r1, r3, #4
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	6011      	str	r1, [r2, #0]
 8002854:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002858:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800285c:	2301      	movs	r3, #1
 800285e:	e08c      	b.n	800297a <_printf_i+0x1be>
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6011      	str	r1, [r2, #0]
 8002864:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002868:	bf18      	it	ne
 800286a:	b21b      	sxthne	r3, r3
 800286c:	e7cf      	b.n	800280e <_printf_i+0x52>
 800286e:	6813      	ldr	r3, [r2, #0]
 8002870:	6825      	ldr	r5, [r4, #0]
 8002872:	1d18      	adds	r0, r3, #4
 8002874:	6010      	str	r0, [r2, #0]
 8002876:	0628      	lsls	r0, r5, #24
 8002878:	d501      	bpl.n	800287e <_printf_i+0xc2>
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	e002      	b.n	8002884 <_printf_i+0xc8>
 800287e:	0668      	lsls	r0, r5, #25
 8002880:	d5fb      	bpl.n	800287a <_printf_i+0xbe>
 8002882:	881b      	ldrh	r3, [r3, #0]
 8002884:	4854      	ldr	r0, [pc, #336]	; (80029d8 <_printf_i+0x21c>)
 8002886:	296f      	cmp	r1, #111	; 0x6f
 8002888:	bf14      	ite	ne
 800288a:	220a      	movne	r2, #10
 800288c:	2208      	moveq	r2, #8
 800288e:	2100      	movs	r1, #0
 8002890:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002894:	6865      	ldr	r5, [r4, #4]
 8002896:	60a5      	str	r5, [r4, #8]
 8002898:	2d00      	cmp	r5, #0
 800289a:	f2c0 8095 	blt.w	80029c8 <_printf_i+0x20c>
 800289e:	6821      	ldr	r1, [r4, #0]
 80028a0:	f021 0104 	bic.w	r1, r1, #4
 80028a4:	6021      	str	r1, [r4, #0]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d13d      	bne.n	8002926 <_printf_i+0x16a>
 80028aa:	2d00      	cmp	r5, #0
 80028ac:	f040 808e 	bne.w	80029cc <_printf_i+0x210>
 80028b0:	4665      	mov	r5, ip
 80028b2:	2a08      	cmp	r2, #8
 80028b4:	d10b      	bne.n	80028ce <_printf_i+0x112>
 80028b6:	6823      	ldr	r3, [r4, #0]
 80028b8:	07db      	lsls	r3, r3, #31
 80028ba:	d508      	bpl.n	80028ce <_printf_i+0x112>
 80028bc:	6923      	ldr	r3, [r4, #16]
 80028be:	6862      	ldr	r2, [r4, #4]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	bfde      	ittt	le
 80028c4:	2330      	movle	r3, #48	; 0x30
 80028c6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80028ca:	f105 35ff 	addle.w	r5, r5, #4294967295
 80028ce:	ebac 0305 	sub.w	r3, ip, r5
 80028d2:	6123      	str	r3, [r4, #16]
 80028d4:	f8cd 8000 	str.w	r8, [sp]
 80028d8:	463b      	mov	r3, r7
 80028da:	aa03      	add	r2, sp, #12
 80028dc:	4621      	mov	r1, r4
 80028de:	4630      	mov	r0, r6
 80028e0:	f7ff fef6 	bl	80026d0 <_printf_common>
 80028e4:	3001      	adds	r0, #1
 80028e6:	d14d      	bne.n	8002984 <_printf_i+0x1c8>
 80028e8:	f04f 30ff 	mov.w	r0, #4294967295
 80028ec:	b005      	add	sp, #20
 80028ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80028f2:	4839      	ldr	r0, [pc, #228]	; (80029d8 <_printf_i+0x21c>)
 80028f4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80028f8:	6813      	ldr	r3, [r2, #0]
 80028fa:	6821      	ldr	r1, [r4, #0]
 80028fc:	1d1d      	adds	r5, r3, #4
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	6015      	str	r5, [r2, #0]
 8002902:	060a      	lsls	r2, r1, #24
 8002904:	d50b      	bpl.n	800291e <_printf_i+0x162>
 8002906:	07ca      	lsls	r2, r1, #31
 8002908:	bf44      	itt	mi
 800290a:	f041 0120 	orrmi.w	r1, r1, #32
 800290e:	6021      	strmi	r1, [r4, #0]
 8002910:	b91b      	cbnz	r3, 800291a <_printf_i+0x15e>
 8002912:	6822      	ldr	r2, [r4, #0]
 8002914:	f022 0220 	bic.w	r2, r2, #32
 8002918:	6022      	str	r2, [r4, #0]
 800291a:	2210      	movs	r2, #16
 800291c:	e7b7      	b.n	800288e <_printf_i+0xd2>
 800291e:	064d      	lsls	r5, r1, #25
 8002920:	bf48      	it	mi
 8002922:	b29b      	uxthmi	r3, r3
 8002924:	e7ef      	b.n	8002906 <_printf_i+0x14a>
 8002926:	4665      	mov	r5, ip
 8002928:	fbb3 f1f2 	udiv	r1, r3, r2
 800292c:	fb02 3311 	mls	r3, r2, r1, r3
 8002930:	5cc3      	ldrb	r3, [r0, r3]
 8002932:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002936:	460b      	mov	r3, r1
 8002938:	2900      	cmp	r1, #0
 800293a:	d1f5      	bne.n	8002928 <_printf_i+0x16c>
 800293c:	e7b9      	b.n	80028b2 <_printf_i+0xf6>
 800293e:	6813      	ldr	r3, [r2, #0]
 8002940:	6825      	ldr	r5, [r4, #0]
 8002942:	6961      	ldr	r1, [r4, #20]
 8002944:	1d18      	adds	r0, r3, #4
 8002946:	6010      	str	r0, [r2, #0]
 8002948:	0628      	lsls	r0, r5, #24
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	d501      	bpl.n	8002952 <_printf_i+0x196>
 800294e:	6019      	str	r1, [r3, #0]
 8002950:	e002      	b.n	8002958 <_printf_i+0x19c>
 8002952:	066a      	lsls	r2, r5, #25
 8002954:	d5fb      	bpl.n	800294e <_printf_i+0x192>
 8002956:	8019      	strh	r1, [r3, #0]
 8002958:	2300      	movs	r3, #0
 800295a:	6123      	str	r3, [r4, #16]
 800295c:	4665      	mov	r5, ip
 800295e:	e7b9      	b.n	80028d4 <_printf_i+0x118>
 8002960:	6813      	ldr	r3, [r2, #0]
 8002962:	1d19      	adds	r1, r3, #4
 8002964:	6011      	str	r1, [r2, #0]
 8002966:	681d      	ldr	r5, [r3, #0]
 8002968:	6862      	ldr	r2, [r4, #4]
 800296a:	2100      	movs	r1, #0
 800296c:	4628      	mov	r0, r5
 800296e:	f7fd fc2f 	bl	80001d0 <memchr>
 8002972:	b108      	cbz	r0, 8002978 <_printf_i+0x1bc>
 8002974:	1b40      	subs	r0, r0, r5
 8002976:	6060      	str	r0, [r4, #4]
 8002978:	6863      	ldr	r3, [r4, #4]
 800297a:	6123      	str	r3, [r4, #16]
 800297c:	2300      	movs	r3, #0
 800297e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002982:	e7a7      	b.n	80028d4 <_printf_i+0x118>
 8002984:	6923      	ldr	r3, [r4, #16]
 8002986:	462a      	mov	r2, r5
 8002988:	4639      	mov	r1, r7
 800298a:	4630      	mov	r0, r6
 800298c:	47c0      	blx	r8
 800298e:	3001      	adds	r0, #1
 8002990:	d0aa      	beq.n	80028e8 <_printf_i+0x12c>
 8002992:	6823      	ldr	r3, [r4, #0]
 8002994:	079b      	lsls	r3, r3, #30
 8002996:	d413      	bmi.n	80029c0 <_printf_i+0x204>
 8002998:	68e0      	ldr	r0, [r4, #12]
 800299a:	9b03      	ldr	r3, [sp, #12]
 800299c:	4298      	cmp	r0, r3
 800299e:	bfb8      	it	lt
 80029a0:	4618      	movlt	r0, r3
 80029a2:	e7a3      	b.n	80028ec <_printf_i+0x130>
 80029a4:	2301      	movs	r3, #1
 80029a6:	464a      	mov	r2, r9
 80029a8:	4639      	mov	r1, r7
 80029aa:	4630      	mov	r0, r6
 80029ac:	47c0      	blx	r8
 80029ae:	3001      	adds	r0, #1
 80029b0:	d09a      	beq.n	80028e8 <_printf_i+0x12c>
 80029b2:	3501      	adds	r5, #1
 80029b4:	68e3      	ldr	r3, [r4, #12]
 80029b6:	9a03      	ldr	r2, [sp, #12]
 80029b8:	1a9b      	subs	r3, r3, r2
 80029ba:	42ab      	cmp	r3, r5
 80029bc:	dcf2      	bgt.n	80029a4 <_printf_i+0x1e8>
 80029be:	e7eb      	b.n	8002998 <_printf_i+0x1dc>
 80029c0:	2500      	movs	r5, #0
 80029c2:	f104 0919 	add.w	r9, r4, #25
 80029c6:	e7f5      	b.n	80029b4 <_printf_i+0x1f8>
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d1ac      	bne.n	8002926 <_printf_i+0x16a>
 80029cc:	7803      	ldrb	r3, [r0, #0]
 80029ce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80029d2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80029d6:	e76c      	b.n	80028b2 <_printf_i+0xf6>
 80029d8:	08003045 	.word	0x08003045
 80029dc:	08003056 	.word	0x08003056

080029e0 <_sbrk_r>:
 80029e0:	b538      	push	{r3, r4, r5, lr}
 80029e2:	4c06      	ldr	r4, [pc, #24]	; (80029fc <_sbrk_r+0x1c>)
 80029e4:	2300      	movs	r3, #0
 80029e6:	4605      	mov	r5, r0
 80029e8:	4608      	mov	r0, r1
 80029ea:	6023      	str	r3, [r4, #0]
 80029ec:	f7fe f84c 	bl	8000a88 <_sbrk>
 80029f0:	1c43      	adds	r3, r0, #1
 80029f2:	d102      	bne.n	80029fa <_sbrk_r+0x1a>
 80029f4:	6823      	ldr	r3, [r4, #0]
 80029f6:	b103      	cbz	r3, 80029fa <_sbrk_r+0x1a>
 80029f8:	602b      	str	r3, [r5, #0]
 80029fa:	bd38      	pop	{r3, r4, r5, pc}
 80029fc:	200000ec 	.word	0x200000ec

08002a00 <__sread>:
 8002a00:	b510      	push	{r4, lr}
 8002a02:	460c      	mov	r4, r1
 8002a04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a08:	f000 fa96 	bl	8002f38 <_read_r>
 8002a0c:	2800      	cmp	r0, #0
 8002a0e:	bfab      	itete	ge
 8002a10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002a12:	89a3      	ldrhlt	r3, [r4, #12]
 8002a14:	181b      	addge	r3, r3, r0
 8002a16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002a1a:	bfac      	ite	ge
 8002a1c:	6563      	strge	r3, [r4, #84]	; 0x54
 8002a1e:	81a3      	strhlt	r3, [r4, #12]
 8002a20:	bd10      	pop	{r4, pc}

08002a22 <__swrite>:
 8002a22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a26:	461f      	mov	r7, r3
 8002a28:	898b      	ldrh	r3, [r1, #12]
 8002a2a:	05db      	lsls	r3, r3, #23
 8002a2c:	4605      	mov	r5, r0
 8002a2e:	460c      	mov	r4, r1
 8002a30:	4616      	mov	r6, r2
 8002a32:	d505      	bpl.n	8002a40 <__swrite+0x1e>
 8002a34:	2302      	movs	r3, #2
 8002a36:	2200      	movs	r2, #0
 8002a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a3c:	f000 f9b6 	bl	8002dac <_lseek_r>
 8002a40:	89a3      	ldrh	r3, [r4, #12]
 8002a42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002a4a:	81a3      	strh	r3, [r4, #12]
 8002a4c:	4632      	mov	r2, r6
 8002a4e:	463b      	mov	r3, r7
 8002a50:	4628      	mov	r0, r5
 8002a52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002a56:	f000 b869 	b.w	8002b2c <_write_r>

08002a5a <__sseek>:
 8002a5a:	b510      	push	{r4, lr}
 8002a5c:	460c      	mov	r4, r1
 8002a5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a62:	f000 f9a3 	bl	8002dac <_lseek_r>
 8002a66:	1c43      	adds	r3, r0, #1
 8002a68:	89a3      	ldrh	r3, [r4, #12]
 8002a6a:	bf15      	itete	ne
 8002a6c:	6560      	strne	r0, [r4, #84]	; 0x54
 8002a6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002a72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002a76:	81a3      	strheq	r3, [r4, #12]
 8002a78:	bf18      	it	ne
 8002a7a:	81a3      	strhne	r3, [r4, #12]
 8002a7c:	bd10      	pop	{r4, pc}

08002a7e <__sclose>:
 8002a7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a82:	f000 b8d3 	b.w	8002c2c <_close_r>
	...

08002a88 <__swbuf_r>:
 8002a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a8a:	460e      	mov	r6, r1
 8002a8c:	4614      	mov	r4, r2
 8002a8e:	4605      	mov	r5, r0
 8002a90:	b118      	cbz	r0, 8002a9a <__swbuf_r+0x12>
 8002a92:	6983      	ldr	r3, [r0, #24]
 8002a94:	b90b      	cbnz	r3, 8002a9a <__swbuf_r+0x12>
 8002a96:	f7ff fbf7 	bl	8002288 <__sinit>
 8002a9a:	4b21      	ldr	r3, [pc, #132]	; (8002b20 <__swbuf_r+0x98>)
 8002a9c:	429c      	cmp	r4, r3
 8002a9e:	d12a      	bne.n	8002af6 <__swbuf_r+0x6e>
 8002aa0:	686c      	ldr	r4, [r5, #4]
 8002aa2:	69a3      	ldr	r3, [r4, #24]
 8002aa4:	60a3      	str	r3, [r4, #8]
 8002aa6:	89a3      	ldrh	r3, [r4, #12]
 8002aa8:	071a      	lsls	r2, r3, #28
 8002aaa:	d52e      	bpl.n	8002b0a <__swbuf_r+0x82>
 8002aac:	6923      	ldr	r3, [r4, #16]
 8002aae:	b363      	cbz	r3, 8002b0a <__swbuf_r+0x82>
 8002ab0:	6923      	ldr	r3, [r4, #16]
 8002ab2:	6820      	ldr	r0, [r4, #0]
 8002ab4:	1ac0      	subs	r0, r0, r3
 8002ab6:	6963      	ldr	r3, [r4, #20]
 8002ab8:	b2f6      	uxtb	r6, r6
 8002aba:	4283      	cmp	r3, r0
 8002abc:	4637      	mov	r7, r6
 8002abe:	dc04      	bgt.n	8002aca <__swbuf_r+0x42>
 8002ac0:	4621      	mov	r1, r4
 8002ac2:	4628      	mov	r0, r5
 8002ac4:	f000 f948 	bl	8002d58 <_fflush_r>
 8002ac8:	bb28      	cbnz	r0, 8002b16 <__swbuf_r+0x8e>
 8002aca:	68a3      	ldr	r3, [r4, #8]
 8002acc:	3b01      	subs	r3, #1
 8002ace:	60a3      	str	r3, [r4, #8]
 8002ad0:	6823      	ldr	r3, [r4, #0]
 8002ad2:	1c5a      	adds	r2, r3, #1
 8002ad4:	6022      	str	r2, [r4, #0]
 8002ad6:	701e      	strb	r6, [r3, #0]
 8002ad8:	6963      	ldr	r3, [r4, #20]
 8002ada:	3001      	adds	r0, #1
 8002adc:	4283      	cmp	r3, r0
 8002ade:	d004      	beq.n	8002aea <__swbuf_r+0x62>
 8002ae0:	89a3      	ldrh	r3, [r4, #12]
 8002ae2:	07db      	lsls	r3, r3, #31
 8002ae4:	d519      	bpl.n	8002b1a <__swbuf_r+0x92>
 8002ae6:	2e0a      	cmp	r6, #10
 8002ae8:	d117      	bne.n	8002b1a <__swbuf_r+0x92>
 8002aea:	4621      	mov	r1, r4
 8002aec:	4628      	mov	r0, r5
 8002aee:	f000 f933 	bl	8002d58 <_fflush_r>
 8002af2:	b190      	cbz	r0, 8002b1a <__swbuf_r+0x92>
 8002af4:	e00f      	b.n	8002b16 <__swbuf_r+0x8e>
 8002af6:	4b0b      	ldr	r3, [pc, #44]	; (8002b24 <__swbuf_r+0x9c>)
 8002af8:	429c      	cmp	r4, r3
 8002afa:	d101      	bne.n	8002b00 <__swbuf_r+0x78>
 8002afc:	68ac      	ldr	r4, [r5, #8]
 8002afe:	e7d0      	b.n	8002aa2 <__swbuf_r+0x1a>
 8002b00:	4b09      	ldr	r3, [pc, #36]	; (8002b28 <__swbuf_r+0xa0>)
 8002b02:	429c      	cmp	r4, r3
 8002b04:	bf08      	it	eq
 8002b06:	68ec      	ldreq	r4, [r5, #12]
 8002b08:	e7cb      	b.n	8002aa2 <__swbuf_r+0x1a>
 8002b0a:	4621      	mov	r1, r4
 8002b0c:	4628      	mov	r0, r5
 8002b0e:	f000 f81f 	bl	8002b50 <__swsetup_r>
 8002b12:	2800      	cmp	r0, #0
 8002b14:	d0cc      	beq.n	8002ab0 <__swbuf_r+0x28>
 8002b16:	f04f 37ff 	mov.w	r7, #4294967295
 8002b1a:	4638      	mov	r0, r7
 8002b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	08002ff4 	.word	0x08002ff4
 8002b24:	08003014 	.word	0x08003014
 8002b28:	08002fd4 	.word	0x08002fd4

08002b2c <_write_r>:
 8002b2c:	b538      	push	{r3, r4, r5, lr}
 8002b2e:	4c07      	ldr	r4, [pc, #28]	; (8002b4c <_write_r+0x20>)
 8002b30:	4605      	mov	r5, r0
 8002b32:	4608      	mov	r0, r1
 8002b34:	4611      	mov	r1, r2
 8002b36:	2200      	movs	r2, #0
 8002b38:	6022      	str	r2, [r4, #0]
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	f7fd fe92 	bl	8000864 <_write>
 8002b40:	1c43      	adds	r3, r0, #1
 8002b42:	d102      	bne.n	8002b4a <_write_r+0x1e>
 8002b44:	6823      	ldr	r3, [r4, #0]
 8002b46:	b103      	cbz	r3, 8002b4a <_write_r+0x1e>
 8002b48:	602b      	str	r3, [r5, #0]
 8002b4a:	bd38      	pop	{r3, r4, r5, pc}
 8002b4c:	200000ec 	.word	0x200000ec

08002b50 <__swsetup_r>:
 8002b50:	4b32      	ldr	r3, [pc, #200]	; (8002c1c <__swsetup_r+0xcc>)
 8002b52:	b570      	push	{r4, r5, r6, lr}
 8002b54:	681d      	ldr	r5, [r3, #0]
 8002b56:	4606      	mov	r6, r0
 8002b58:	460c      	mov	r4, r1
 8002b5a:	b125      	cbz	r5, 8002b66 <__swsetup_r+0x16>
 8002b5c:	69ab      	ldr	r3, [r5, #24]
 8002b5e:	b913      	cbnz	r3, 8002b66 <__swsetup_r+0x16>
 8002b60:	4628      	mov	r0, r5
 8002b62:	f7ff fb91 	bl	8002288 <__sinit>
 8002b66:	4b2e      	ldr	r3, [pc, #184]	; (8002c20 <__swsetup_r+0xd0>)
 8002b68:	429c      	cmp	r4, r3
 8002b6a:	d10f      	bne.n	8002b8c <__swsetup_r+0x3c>
 8002b6c:	686c      	ldr	r4, [r5, #4]
 8002b6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002b72:	b29a      	uxth	r2, r3
 8002b74:	0715      	lsls	r5, r2, #28
 8002b76:	d42c      	bmi.n	8002bd2 <__swsetup_r+0x82>
 8002b78:	06d0      	lsls	r0, r2, #27
 8002b7a:	d411      	bmi.n	8002ba0 <__swsetup_r+0x50>
 8002b7c:	2209      	movs	r2, #9
 8002b7e:	6032      	str	r2, [r6, #0]
 8002b80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b84:	81a3      	strh	r3, [r4, #12]
 8002b86:	f04f 30ff 	mov.w	r0, #4294967295
 8002b8a:	e03e      	b.n	8002c0a <__swsetup_r+0xba>
 8002b8c:	4b25      	ldr	r3, [pc, #148]	; (8002c24 <__swsetup_r+0xd4>)
 8002b8e:	429c      	cmp	r4, r3
 8002b90:	d101      	bne.n	8002b96 <__swsetup_r+0x46>
 8002b92:	68ac      	ldr	r4, [r5, #8]
 8002b94:	e7eb      	b.n	8002b6e <__swsetup_r+0x1e>
 8002b96:	4b24      	ldr	r3, [pc, #144]	; (8002c28 <__swsetup_r+0xd8>)
 8002b98:	429c      	cmp	r4, r3
 8002b9a:	bf08      	it	eq
 8002b9c:	68ec      	ldreq	r4, [r5, #12]
 8002b9e:	e7e6      	b.n	8002b6e <__swsetup_r+0x1e>
 8002ba0:	0751      	lsls	r1, r2, #29
 8002ba2:	d512      	bpl.n	8002bca <__swsetup_r+0x7a>
 8002ba4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002ba6:	b141      	cbz	r1, 8002bba <__swsetup_r+0x6a>
 8002ba8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002bac:	4299      	cmp	r1, r3
 8002bae:	d002      	beq.n	8002bb6 <__swsetup_r+0x66>
 8002bb0:	4630      	mov	r0, r6
 8002bb2:	f000 f973 	bl	8002e9c <_free_r>
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	6363      	str	r3, [r4, #52]	; 0x34
 8002bba:	89a3      	ldrh	r3, [r4, #12]
 8002bbc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002bc0:	81a3      	strh	r3, [r4, #12]
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	6063      	str	r3, [r4, #4]
 8002bc6:	6923      	ldr	r3, [r4, #16]
 8002bc8:	6023      	str	r3, [r4, #0]
 8002bca:	89a3      	ldrh	r3, [r4, #12]
 8002bcc:	f043 0308 	orr.w	r3, r3, #8
 8002bd0:	81a3      	strh	r3, [r4, #12]
 8002bd2:	6923      	ldr	r3, [r4, #16]
 8002bd4:	b94b      	cbnz	r3, 8002bea <__swsetup_r+0x9a>
 8002bd6:	89a3      	ldrh	r3, [r4, #12]
 8002bd8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002bdc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002be0:	d003      	beq.n	8002bea <__swsetup_r+0x9a>
 8002be2:	4621      	mov	r1, r4
 8002be4:	4630      	mov	r0, r6
 8002be6:	f000 f917 	bl	8002e18 <__smakebuf_r>
 8002bea:	89a2      	ldrh	r2, [r4, #12]
 8002bec:	f012 0301 	ands.w	r3, r2, #1
 8002bf0:	d00c      	beq.n	8002c0c <__swsetup_r+0xbc>
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60a3      	str	r3, [r4, #8]
 8002bf6:	6963      	ldr	r3, [r4, #20]
 8002bf8:	425b      	negs	r3, r3
 8002bfa:	61a3      	str	r3, [r4, #24]
 8002bfc:	6923      	ldr	r3, [r4, #16]
 8002bfe:	b953      	cbnz	r3, 8002c16 <__swsetup_r+0xc6>
 8002c00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c04:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002c08:	d1ba      	bne.n	8002b80 <__swsetup_r+0x30>
 8002c0a:	bd70      	pop	{r4, r5, r6, pc}
 8002c0c:	0792      	lsls	r2, r2, #30
 8002c0e:	bf58      	it	pl
 8002c10:	6963      	ldrpl	r3, [r4, #20]
 8002c12:	60a3      	str	r3, [r4, #8]
 8002c14:	e7f2      	b.n	8002bfc <__swsetup_r+0xac>
 8002c16:	2000      	movs	r0, #0
 8002c18:	e7f7      	b.n	8002c0a <__swsetup_r+0xba>
 8002c1a:	bf00      	nop
 8002c1c:	2000000c 	.word	0x2000000c
 8002c20:	08002ff4 	.word	0x08002ff4
 8002c24:	08003014 	.word	0x08003014
 8002c28:	08002fd4 	.word	0x08002fd4

08002c2c <_close_r>:
 8002c2c:	b538      	push	{r3, r4, r5, lr}
 8002c2e:	4c06      	ldr	r4, [pc, #24]	; (8002c48 <_close_r+0x1c>)
 8002c30:	2300      	movs	r3, #0
 8002c32:	4605      	mov	r5, r0
 8002c34:	4608      	mov	r0, r1
 8002c36:	6023      	str	r3, [r4, #0]
 8002c38:	f7fd fef1 	bl	8000a1e <_close>
 8002c3c:	1c43      	adds	r3, r0, #1
 8002c3e:	d102      	bne.n	8002c46 <_close_r+0x1a>
 8002c40:	6823      	ldr	r3, [r4, #0]
 8002c42:	b103      	cbz	r3, 8002c46 <_close_r+0x1a>
 8002c44:	602b      	str	r3, [r5, #0]
 8002c46:	bd38      	pop	{r3, r4, r5, pc}
 8002c48:	200000ec 	.word	0x200000ec

08002c4c <__sflush_r>:
 8002c4c:	898a      	ldrh	r2, [r1, #12]
 8002c4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c52:	4605      	mov	r5, r0
 8002c54:	0710      	lsls	r0, r2, #28
 8002c56:	460c      	mov	r4, r1
 8002c58:	d458      	bmi.n	8002d0c <__sflush_r+0xc0>
 8002c5a:	684b      	ldr	r3, [r1, #4]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	dc05      	bgt.n	8002c6c <__sflush_r+0x20>
 8002c60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	dc02      	bgt.n	8002c6c <__sflush_r+0x20>
 8002c66:	2000      	movs	r0, #0
 8002c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002c6e:	2e00      	cmp	r6, #0
 8002c70:	d0f9      	beq.n	8002c66 <__sflush_r+0x1a>
 8002c72:	2300      	movs	r3, #0
 8002c74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002c78:	682f      	ldr	r7, [r5, #0]
 8002c7a:	6a21      	ldr	r1, [r4, #32]
 8002c7c:	602b      	str	r3, [r5, #0]
 8002c7e:	d032      	beq.n	8002ce6 <__sflush_r+0x9a>
 8002c80:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002c82:	89a3      	ldrh	r3, [r4, #12]
 8002c84:	075a      	lsls	r2, r3, #29
 8002c86:	d505      	bpl.n	8002c94 <__sflush_r+0x48>
 8002c88:	6863      	ldr	r3, [r4, #4]
 8002c8a:	1ac0      	subs	r0, r0, r3
 8002c8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002c8e:	b10b      	cbz	r3, 8002c94 <__sflush_r+0x48>
 8002c90:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002c92:	1ac0      	subs	r0, r0, r3
 8002c94:	2300      	movs	r3, #0
 8002c96:	4602      	mov	r2, r0
 8002c98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002c9a:	6a21      	ldr	r1, [r4, #32]
 8002c9c:	4628      	mov	r0, r5
 8002c9e:	47b0      	blx	r6
 8002ca0:	1c43      	adds	r3, r0, #1
 8002ca2:	89a3      	ldrh	r3, [r4, #12]
 8002ca4:	d106      	bne.n	8002cb4 <__sflush_r+0x68>
 8002ca6:	6829      	ldr	r1, [r5, #0]
 8002ca8:	291d      	cmp	r1, #29
 8002caa:	d848      	bhi.n	8002d3e <__sflush_r+0xf2>
 8002cac:	4a29      	ldr	r2, [pc, #164]	; (8002d54 <__sflush_r+0x108>)
 8002cae:	40ca      	lsrs	r2, r1
 8002cb0:	07d6      	lsls	r6, r2, #31
 8002cb2:	d544      	bpl.n	8002d3e <__sflush_r+0xf2>
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	6062      	str	r2, [r4, #4]
 8002cb8:	04d9      	lsls	r1, r3, #19
 8002cba:	6922      	ldr	r2, [r4, #16]
 8002cbc:	6022      	str	r2, [r4, #0]
 8002cbe:	d504      	bpl.n	8002cca <__sflush_r+0x7e>
 8002cc0:	1c42      	adds	r2, r0, #1
 8002cc2:	d101      	bne.n	8002cc8 <__sflush_r+0x7c>
 8002cc4:	682b      	ldr	r3, [r5, #0]
 8002cc6:	b903      	cbnz	r3, 8002cca <__sflush_r+0x7e>
 8002cc8:	6560      	str	r0, [r4, #84]	; 0x54
 8002cca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002ccc:	602f      	str	r7, [r5, #0]
 8002cce:	2900      	cmp	r1, #0
 8002cd0:	d0c9      	beq.n	8002c66 <__sflush_r+0x1a>
 8002cd2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002cd6:	4299      	cmp	r1, r3
 8002cd8:	d002      	beq.n	8002ce0 <__sflush_r+0x94>
 8002cda:	4628      	mov	r0, r5
 8002cdc:	f000 f8de 	bl	8002e9c <_free_r>
 8002ce0:	2000      	movs	r0, #0
 8002ce2:	6360      	str	r0, [r4, #52]	; 0x34
 8002ce4:	e7c0      	b.n	8002c68 <__sflush_r+0x1c>
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	4628      	mov	r0, r5
 8002cea:	47b0      	blx	r6
 8002cec:	1c41      	adds	r1, r0, #1
 8002cee:	d1c8      	bne.n	8002c82 <__sflush_r+0x36>
 8002cf0:	682b      	ldr	r3, [r5, #0]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d0c5      	beq.n	8002c82 <__sflush_r+0x36>
 8002cf6:	2b1d      	cmp	r3, #29
 8002cf8:	d001      	beq.n	8002cfe <__sflush_r+0xb2>
 8002cfa:	2b16      	cmp	r3, #22
 8002cfc:	d101      	bne.n	8002d02 <__sflush_r+0xb6>
 8002cfe:	602f      	str	r7, [r5, #0]
 8002d00:	e7b1      	b.n	8002c66 <__sflush_r+0x1a>
 8002d02:	89a3      	ldrh	r3, [r4, #12]
 8002d04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d08:	81a3      	strh	r3, [r4, #12]
 8002d0a:	e7ad      	b.n	8002c68 <__sflush_r+0x1c>
 8002d0c:	690f      	ldr	r7, [r1, #16]
 8002d0e:	2f00      	cmp	r7, #0
 8002d10:	d0a9      	beq.n	8002c66 <__sflush_r+0x1a>
 8002d12:	0793      	lsls	r3, r2, #30
 8002d14:	680e      	ldr	r6, [r1, #0]
 8002d16:	bf08      	it	eq
 8002d18:	694b      	ldreq	r3, [r1, #20]
 8002d1a:	600f      	str	r7, [r1, #0]
 8002d1c:	bf18      	it	ne
 8002d1e:	2300      	movne	r3, #0
 8002d20:	eba6 0807 	sub.w	r8, r6, r7
 8002d24:	608b      	str	r3, [r1, #8]
 8002d26:	f1b8 0f00 	cmp.w	r8, #0
 8002d2a:	dd9c      	ble.n	8002c66 <__sflush_r+0x1a>
 8002d2c:	4643      	mov	r3, r8
 8002d2e:	463a      	mov	r2, r7
 8002d30:	6a21      	ldr	r1, [r4, #32]
 8002d32:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002d34:	4628      	mov	r0, r5
 8002d36:	47b0      	blx	r6
 8002d38:	2800      	cmp	r0, #0
 8002d3a:	dc06      	bgt.n	8002d4a <__sflush_r+0xfe>
 8002d3c:	89a3      	ldrh	r3, [r4, #12]
 8002d3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d42:	81a3      	strh	r3, [r4, #12]
 8002d44:	f04f 30ff 	mov.w	r0, #4294967295
 8002d48:	e78e      	b.n	8002c68 <__sflush_r+0x1c>
 8002d4a:	4407      	add	r7, r0
 8002d4c:	eba8 0800 	sub.w	r8, r8, r0
 8002d50:	e7e9      	b.n	8002d26 <__sflush_r+0xda>
 8002d52:	bf00      	nop
 8002d54:	20400001 	.word	0x20400001

08002d58 <_fflush_r>:
 8002d58:	b538      	push	{r3, r4, r5, lr}
 8002d5a:	690b      	ldr	r3, [r1, #16]
 8002d5c:	4605      	mov	r5, r0
 8002d5e:	460c      	mov	r4, r1
 8002d60:	b1db      	cbz	r3, 8002d9a <_fflush_r+0x42>
 8002d62:	b118      	cbz	r0, 8002d6c <_fflush_r+0x14>
 8002d64:	6983      	ldr	r3, [r0, #24]
 8002d66:	b90b      	cbnz	r3, 8002d6c <_fflush_r+0x14>
 8002d68:	f7ff fa8e 	bl	8002288 <__sinit>
 8002d6c:	4b0c      	ldr	r3, [pc, #48]	; (8002da0 <_fflush_r+0x48>)
 8002d6e:	429c      	cmp	r4, r3
 8002d70:	d109      	bne.n	8002d86 <_fflush_r+0x2e>
 8002d72:	686c      	ldr	r4, [r5, #4]
 8002d74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002d78:	b17b      	cbz	r3, 8002d9a <_fflush_r+0x42>
 8002d7a:	4621      	mov	r1, r4
 8002d7c:	4628      	mov	r0, r5
 8002d7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d82:	f7ff bf63 	b.w	8002c4c <__sflush_r>
 8002d86:	4b07      	ldr	r3, [pc, #28]	; (8002da4 <_fflush_r+0x4c>)
 8002d88:	429c      	cmp	r4, r3
 8002d8a:	d101      	bne.n	8002d90 <_fflush_r+0x38>
 8002d8c:	68ac      	ldr	r4, [r5, #8]
 8002d8e:	e7f1      	b.n	8002d74 <_fflush_r+0x1c>
 8002d90:	4b05      	ldr	r3, [pc, #20]	; (8002da8 <_fflush_r+0x50>)
 8002d92:	429c      	cmp	r4, r3
 8002d94:	bf08      	it	eq
 8002d96:	68ec      	ldreq	r4, [r5, #12]
 8002d98:	e7ec      	b.n	8002d74 <_fflush_r+0x1c>
 8002d9a:	2000      	movs	r0, #0
 8002d9c:	bd38      	pop	{r3, r4, r5, pc}
 8002d9e:	bf00      	nop
 8002da0:	08002ff4 	.word	0x08002ff4
 8002da4:	08003014 	.word	0x08003014
 8002da8:	08002fd4 	.word	0x08002fd4

08002dac <_lseek_r>:
 8002dac:	b538      	push	{r3, r4, r5, lr}
 8002dae:	4c07      	ldr	r4, [pc, #28]	; (8002dcc <_lseek_r+0x20>)
 8002db0:	4605      	mov	r5, r0
 8002db2:	4608      	mov	r0, r1
 8002db4:	4611      	mov	r1, r2
 8002db6:	2200      	movs	r2, #0
 8002db8:	6022      	str	r2, [r4, #0]
 8002dba:	461a      	mov	r2, r3
 8002dbc:	f7fd fe56 	bl	8000a6c <_lseek>
 8002dc0:	1c43      	adds	r3, r0, #1
 8002dc2:	d102      	bne.n	8002dca <_lseek_r+0x1e>
 8002dc4:	6823      	ldr	r3, [r4, #0]
 8002dc6:	b103      	cbz	r3, 8002dca <_lseek_r+0x1e>
 8002dc8:	602b      	str	r3, [r5, #0]
 8002dca:	bd38      	pop	{r3, r4, r5, pc}
 8002dcc:	200000ec 	.word	0x200000ec

08002dd0 <__swhatbuf_r>:
 8002dd0:	b570      	push	{r4, r5, r6, lr}
 8002dd2:	460e      	mov	r6, r1
 8002dd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002dd8:	2900      	cmp	r1, #0
 8002dda:	b096      	sub	sp, #88	; 0x58
 8002ddc:	4614      	mov	r4, r2
 8002dde:	461d      	mov	r5, r3
 8002de0:	da07      	bge.n	8002df2 <__swhatbuf_r+0x22>
 8002de2:	2300      	movs	r3, #0
 8002de4:	602b      	str	r3, [r5, #0]
 8002de6:	89b3      	ldrh	r3, [r6, #12]
 8002de8:	061a      	lsls	r2, r3, #24
 8002dea:	d410      	bmi.n	8002e0e <__swhatbuf_r+0x3e>
 8002dec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002df0:	e00e      	b.n	8002e10 <__swhatbuf_r+0x40>
 8002df2:	466a      	mov	r2, sp
 8002df4:	f000 f8b2 	bl	8002f5c <_fstat_r>
 8002df8:	2800      	cmp	r0, #0
 8002dfa:	dbf2      	blt.n	8002de2 <__swhatbuf_r+0x12>
 8002dfc:	9a01      	ldr	r2, [sp, #4]
 8002dfe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002e02:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002e06:	425a      	negs	r2, r3
 8002e08:	415a      	adcs	r2, r3
 8002e0a:	602a      	str	r2, [r5, #0]
 8002e0c:	e7ee      	b.n	8002dec <__swhatbuf_r+0x1c>
 8002e0e:	2340      	movs	r3, #64	; 0x40
 8002e10:	2000      	movs	r0, #0
 8002e12:	6023      	str	r3, [r4, #0]
 8002e14:	b016      	add	sp, #88	; 0x58
 8002e16:	bd70      	pop	{r4, r5, r6, pc}

08002e18 <__smakebuf_r>:
 8002e18:	898b      	ldrh	r3, [r1, #12]
 8002e1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002e1c:	079d      	lsls	r5, r3, #30
 8002e1e:	4606      	mov	r6, r0
 8002e20:	460c      	mov	r4, r1
 8002e22:	d507      	bpl.n	8002e34 <__smakebuf_r+0x1c>
 8002e24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002e28:	6023      	str	r3, [r4, #0]
 8002e2a:	6123      	str	r3, [r4, #16]
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	6163      	str	r3, [r4, #20]
 8002e30:	b002      	add	sp, #8
 8002e32:	bd70      	pop	{r4, r5, r6, pc}
 8002e34:	ab01      	add	r3, sp, #4
 8002e36:	466a      	mov	r2, sp
 8002e38:	f7ff ffca 	bl	8002dd0 <__swhatbuf_r>
 8002e3c:	9900      	ldr	r1, [sp, #0]
 8002e3e:	4605      	mov	r5, r0
 8002e40:	4630      	mov	r0, r6
 8002e42:	f7ff faab 	bl	800239c <_malloc_r>
 8002e46:	b948      	cbnz	r0, 8002e5c <__smakebuf_r+0x44>
 8002e48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e4c:	059a      	lsls	r2, r3, #22
 8002e4e:	d4ef      	bmi.n	8002e30 <__smakebuf_r+0x18>
 8002e50:	f023 0303 	bic.w	r3, r3, #3
 8002e54:	f043 0302 	orr.w	r3, r3, #2
 8002e58:	81a3      	strh	r3, [r4, #12]
 8002e5a:	e7e3      	b.n	8002e24 <__smakebuf_r+0xc>
 8002e5c:	4b0d      	ldr	r3, [pc, #52]	; (8002e94 <__smakebuf_r+0x7c>)
 8002e5e:	62b3      	str	r3, [r6, #40]	; 0x28
 8002e60:	89a3      	ldrh	r3, [r4, #12]
 8002e62:	6020      	str	r0, [r4, #0]
 8002e64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e68:	81a3      	strh	r3, [r4, #12]
 8002e6a:	9b00      	ldr	r3, [sp, #0]
 8002e6c:	6163      	str	r3, [r4, #20]
 8002e6e:	9b01      	ldr	r3, [sp, #4]
 8002e70:	6120      	str	r0, [r4, #16]
 8002e72:	b15b      	cbz	r3, 8002e8c <__smakebuf_r+0x74>
 8002e74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002e78:	4630      	mov	r0, r6
 8002e7a:	f000 f881 	bl	8002f80 <_isatty_r>
 8002e7e:	b128      	cbz	r0, 8002e8c <__smakebuf_r+0x74>
 8002e80:	89a3      	ldrh	r3, [r4, #12]
 8002e82:	f023 0303 	bic.w	r3, r3, #3
 8002e86:	f043 0301 	orr.w	r3, r3, #1
 8002e8a:	81a3      	strh	r3, [r4, #12]
 8002e8c:	89a3      	ldrh	r3, [r4, #12]
 8002e8e:	431d      	orrs	r5, r3
 8002e90:	81a5      	strh	r5, [r4, #12]
 8002e92:	e7cd      	b.n	8002e30 <__smakebuf_r+0x18>
 8002e94:	08002251 	.word	0x08002251

08002e98 <__malloc_lock>:
 8002e98:	4770      	bx	lr

08002e9a <__malloc_unlock>:
 8002e9a:	4770      	bx	lr

08002e9c <_free_r>:
 8002e9c:	b538      	push	{r3, r4, r5, lr}
 8002e9e:	4605      	mov	r5, r0
 8002ea0:	2900      	cmp	r1, #0
 8002ea2:	d045      	beq.n	8002f30 <_free_r+0x94>
 8002ea4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ea8:	1f0c      	subs	r4, r1, #4
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	bfb8      	it	lt
 8002eae:	18e4      	addlt	r4, r4, r3
 8002eb0:	f7ff fff2 	bl	8002e98 <__malloc_lock>
 8002eb4:	4a1f      	ldr	r2, [pc, #124]	; (8002f34 <_free_r+0x98>)
 8002eb6:	6813      	ldr	r3, [r2, #0]
 8002eb8:	4610      	mov	r0, r2
 8002eba:	b933      	cbnz	r3, 8002eca <_free_r+0x2e>
 8002ebc:	6063      	str	r3, [r4, #4]
 8002ebe:	6014      	str	r4, [r2, #0]
 8002ec0:	4628      	mov	r0, r5
 8002ec2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ec6:	f7ff bfe8 	b.w	8002e9a <__malloc_unlock>
 8002eca:	42a3      	cmp	r3, r4
 8002ecc:	d90c      	bls.n	8002ee8 <_free_r+0x4c>
 8002ece:	6821      	ldr	r1, [r4, #0]
 8002ed0:	1862      	adds	r2, r4, r1
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	bf04      	itt	eq
 8002ed6:	681a      	ldreq	r2, [r3, #0]
 8002ed8:	685b      	ldreq	r3, [r3, #4]
 8002eda:	6063      	str	r3, [r4, #4]
 8002edc:	bf04      	itt	eq
 8002ede:	1852      	addeq	r2, r2, r1
 8002ee0:	6022      	streq	r2, [r4, #0]
 8002ee2:	6004      	str	r4, [r0, #0]
 8002ee4:	e7ec      	b.n	8002ec0 <_free_r+0x24>
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	b10a      	cbz	r2, 8002ef0 <_free_r+0x54>
 8002eec:	42a2      	cmp	r2, r4
 8002eee:	d9fa      	bls.n	8002ee6 <_free_r+0x4a>
 8002ef0:	6819      	ldr	r1, [r3, #0]
 8002ef2:	1858      	adds	r0, r3, r1
 8002ef4:	42a0      	cmp	r0, r4
 8002ef6:	d10b      	bne.n	8002f10 <_free_r+0x74>
 8002ef8:	6820      	ldr	r0, [r4, #0]
 8002efa:	4401      	add	r1, r0
 8002efc:	1858      	adds	r0, r3, r1
 8002efe:	4282      	cmp	r2, r0
 8002f00:	6019      	str	r1, [r3, #0]
 8002f02:	d1dd      	bne.n	8002ec0 <_free_r+0x24>
 8002f04:	6810      	ldr	r0, [r2, #0]
 8002f06:	6852      	ldr	r2, [r2, #4]
 8002f08:	605a      	str	r2, [r3, #4]
 8002f0a:	4401      	add	r1, r0
 8002f0c:	6019      	str	r1, [r3, #0]
 8002f0e:	e7d7      	b.n	8002ec0 <_free_r+0x24>
 8002f10:	d902      	bls.n	8002f18 <_free_r+0x7c>
 8002f12:	230c      	movs	r3, #12
 8002f14:	602b      	str	r3, [r5, #0]
 8002f16:	e7d3      	b.n	8002ec0 <_free_r+0x24>
 8002f18:	6820      	ldr	r0, [r4, #0]
 8002f1a:	1821      	adds	r1, r4, r0
 8002f1c:	428a      	cmp	r2, r1
 8002f1e:	bf04      	itt	eq
 8002f20:	6811      	ldreq	r1, [r2, #0]
 8002f22:	6852      	ldreq	r2, [r2, #4]
 8002f24:	6062      	str	r2, [r4, #4]
 8002f26:	bf04      	itt	eq
 8002f28:	1809      	addeq	r1, r1, r0
 8002f2a:	6021      	streq	r1, [r4, #0]
 8002f2c:	605c      	str	r4, [r3, #4]
 8002f2e:	e7c7      	b.n	8002ec0 <_free_r+0x24>
 8002f30:	bd38      	pop	{r3, r4, r5, pc}
 8002f32:	bf00      	nop
 8002f34:	20000098 	.word	0x20000098

08002f38 <_read_r>:
 8002f38:	b538      	push	{r3, r4, r5, lr}
 8002f3a:	4c07      	ldr	r4, [pc, #28]	; (8002f58 <_read_r+0x20>)
 8002f3c:	4605      	mov	r5, r0
 8002f3e:	4608      	mov	r0, r1
 8002f40:	4611      	mov	r1, r2
 8002f42:	2200      	movs	r2, #0
 8002f44:	6022      	str	r2, [r4, #0]
 8002f46:	461a      	mov	r2, r3
 8002f48:	f7fd fd4c 	bl	80009e4 <_read>
 8002f4c:	1c43      	adds	r3, r0, #1
 8002f4e:	d102      	bne.n	8002f56 <_read_r+0x1e>
 8002f50:	6823      	ldr	r3, [r4, #0]
 8002f52:	b103      	cbz	r3, 8002f56 <_read_r+0x1e>
 8002f54:	602b      	str	r3, [r5, #0]
 8002f56:	bd38      	pop	{r3, r4, r5, pc}
 8002f58:	200000ec 	.word	0x200000ec

08002f5c <_fstat_r>:
 8002f5c:	b538      	push	{r3, r4, r5, lr}
 8002f5e:	4c07      	ldr	r4, [pc, #28]	; (8002f7c <_fstat_r+0x20>)
 8002f60:	2300      	movs	r3, #0
 8002f62:	4605      	mov	r5, r0
 8002f64:	4608      	mov	r0, r1
 8002f66:	4611      	mov	r1, r2
 8002f68:	6023      	str	r3, [r4, #0]
 8002f6a:	f7fd fd64 	bl	8000a36 <_fstat>
 8002f6e:	1c43      	adds	r3, r0, #1
 8002f70:	d102      	bne.n	8002f78 <_fstat_r+0x1c>
 8002f72:	6823      	ldr	r3, [r4, #0]
 8002f74:	b103      	cbz	r3, 8002f78 <_fstat_r+0x1c>
 8002f76:	602b      	str	r3, [r5, #0]
 8002f78:	bd38      	pop	{r3, r4, r5, pc}
 8002f7a:	bf00      	nop
 8002f7c:	200000ec 	.word	0x200000ec

08002f80 <_isatty_r>:
 8002f80:	b538      	push	{r3, r4, r5, lr}
 8002f82:	4c06      	ldr	r4, [pc, #24]	; (8002f9c <_isatty_r+0x1c>)
 8002f84:	2300      	movs	r3, #0
 8002f86:	4605      	mov	r5, r0
 8002f88:	4608      	mov	r0, r1
 8002f8a:	6023      	str	r3, [r4, #0]
 8002f8c:	f7fd fd63 	bl	8000a56 <_isatty>
 8002f90:	1c43      	adds	r3, r0, #1
 8002f92:	d102      	bne.n	8002f9a <_isatty_r+0x1a>
 8002f94:	6823      	ldr	r3, [r4, #0]
 8002f96:	b103      	cbz	r3, 8002f9a <_isatty_r+0x1a>
 8002f98:	602b      	str	r3, [r5, #0]
 8002f9a:	bd38      	pop	{r3, r4, r5, pc}
 8002f9c:	200000ec 	.word	0x200000ec

08002fa0 <_init>:
 8002fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fa2:	bf00      	nop
 8002fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fa6:	bc08      	pop	{r3}
 8002fa8:	469e      	mov	lr, r3
 8002faa:	4770      	bx	lr

08002fac <_fini>:
 8002fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fae:	bf00      	nop
 8002fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fb2:	bc08      	pop	{r3}
 8002fb4:	469e      	mov	lr, r3
 8002fb6:	4770      	bx	lr
