#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* DC */
DC__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
DC__0__MASK EQU 0x20
DC__0__PC EQU CYREG_PRT4_PC5
DC__0__PORT EQU 4
DC__0__SHIFT EQU 5
DC__AG EQU CYREG_PRT4_AG
DC__AMUX EQU CYREG_PRT4_AMUX
DC__BIE EQU CYREG_PRT4_BIE
DC__BIT_MASK EQU CYREG_PRT4_BIT_MASK
DC__BYP EQU CYREG_PRT4_BYP
DC__CTL EQU CYREG_PRT4_CTL
DC__DM0 EQU CYREG_PRT4_DM0
DC__DM1 EQU CYREG_PRT4_DM1
DC__DM2 EQU CYREG_PRT4_DM2
DC__DR EQU CYREG_PRT4_DR
DC__INP_DIS EQU CYREG_PRT4_INP_DIS
DC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
DC__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
DC__LCD_EN EQU CYREG_PRT4_LCD_EN
DC__MASK EQU 0x20
DC__PORT EQU 4
DC__PRT EQU CYREG_PRT4_PRT
DC__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
DC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
DC__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
DC__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
DC__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
DC__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
DC__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
DC__PS EQU CYREG_PRT4_PS
DC__SHIFT EQU 5
DC__SLW EQU CYREG_PRT4_SLW

/* SS */
SS__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
SS__0__MASK EQU 0x80
SS__0__PC EQU CYREG_PRT4_PC7
SS__0__PORT EQU 4
SS__0__SHIFT EQU 7
SS__AG EQU CYREG_PRT4_AG
SS__AMUX EQU CYREG_PRT4_AMUX
SS__BIE EQU CYREG_PRT4_BIE
SS__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SS__BYP EQU CYREG_PRT4_BYP
SS__CTL EQU CYREG_PRT4_CTL
SS__DM0 EQU CYREG_PRT4_DM0
SS__DM1 EQU CYREG_PRT4_DM1
SS__DM2 EQU CYREG_PRT4_DM2
SS__DR EQU CYREG_PRT4_DR
SS__INP_DIS EQU CYREG_PRT4_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SS__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT4_LCD_EN
SS__MASK EQU 0x80
SS__PORT EQU 4
SS__PRT EQU CYREG_PRT4_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SS__PS EQU CYREG_PRT4_PS
SS__SHIFT EQU 7
SS__SLW EQU CYREG_PRT4_SLW

/* LED */
LED__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
LED__0__MASK EQU 0x04
LED__0__PC EQU CYREG_PRT4_PC2
LED__0__PORT EQU 4
LED__0__SHIFT EQU 2
LED__AG EQU CYREG_PRT4_AG
LED__AMUX EQU CYREG_PRT4_AMUX
LED__BIE EQU CYREG_PRT4_BIE
LED__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LED__BYP EQU CYREG_PRT4_BYP
LED__CTL EQU CYREG_PRT4_CTL
LED__DM0 EQU CYREG_PRT4_DM0
LED__DM1 EQU CYREG_PRT4_DM1
LED__DM2 EQU CYREG_PRT4_DM2
LED__DR EQU CYREG_PRT4_DR
LED__INP_DIS EQU CYREG_PRT4_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LED__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT4_LCD_EN
LED__MASK EQU 0x04
LED__PORT EQU 4
LED__PRT EQU CYREG_PRT4_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LED__PS EQU CYREG_PRT4_PS
LED__SHIFT EQU 2
LED__SLW EQU CYREG_PRT4_SLW

/* SCL */
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL__0__MASK EQU 0x10
SCL__0__PC EQU CYREG_PRT12_PC4
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 4
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x10
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 4
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

/* SDA */
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA__0__MASK EQU 0x20
SDA__0__PC EQU CYREG_PRT12_PC5
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 5
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x20
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 5
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

/* MISO */
MISO__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
MISO__0__MASK EQU 0x02
MISO__0__PC EQU CYREG_PRT4_PC1
MISO__0__PORT EQU 4
MISO__0__SHIFT EQU 1
MISO__AG EQU CYREG_PRT4_AG
MISO__AMUX EQU CYREG_PRT4_AMUX
MISO__BIE EQU CYREG_PRT4_BIE
MISO__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MISO__BYP EQU CYREG_PRT4_BYP
MISO__CTL EQU CYREG_PRT4_CTL
MISO__DM0 EQU CYREG_PRT4_DM0
MISO__DM1 EQU CYREG_PRT4_DM1
MISO__DM2 EQU CYREG_PRT4_DM2
MISO__DR EQU CYREG_PRT4_DR
MISO__INP_DIS EQU CYREG_PRT4_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT4_LCD_EN
MISO__MASK EQU 0x02
MISO__PORT EQU 4
MISO__PRT EQU CYREG_PRT4_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MISO__PS EQU CYREG_PRT4_PS
MISO__SHIFT EQU 1
MISO__SLW EQU CYREG_PRT4_SLW

/* MOSI */
MOSI__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
MOSI__0__MASK EQU 0x10
MOSI__0__PC EQU CYREG_PRT4_PC4
MOSI__0__PORT EQU 4
MOSI__0__SHIFT EQU 4
MOSI__AG EQU CYREG_PRT4_AG
MOSI__AMUX EQU CYREG_PRT4_AMUX
MOSI__BIE EQU CYREG_PRT4_BIE
MOSI__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MOSI__BYP EQU CYREG_PRT4_BYP
MOSI__CTL EQU CYREG_PRT4_CTL
MOSI__DM0 EQU CYREG_PRT4_DM0
MOSI__DM1 EQU CYREG_PRT4_DM1
MOSI__DM2 EQU CYREG_PRT4_DM2
MOSI__DR EQU CYREG_PRT4_DR
MOSI__INP_DIS EQU CYREG_PRT4_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT4_LCD_EN
MOSI__MASK EQU 0x10
MOSI__PORT EQU 4
MOSI__PRT EQU CYREG_PRT4_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MOSI__PS EQU CYREG_PRT4_PS
MOSI__SHIFT EQU 4
MOSI__SLW EQU CYREG_PRT4_SLW

/* SCLK */
SCLK__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
SCLK__0__MASK EQU 0x08
SCLK__0__PC EQU CYREG_PRT4_PC3
SCLK__0__PORT EQU 4
SCLK__0__SHIFT EQU 3
SCLK__AG EQU CYREG_PRT4_AG
SCLK__AMUX EQU CYREG_PRT4_AMUX
SCLK__BIE EQU CYREG_PRT4_BIE
SCLK__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SCLK__BYP EQU CYREG_PRT4_BYP
SCLK__CTL EQU CYREG_PRT4_CTL
SCLK__DM0 EQU CYREG_PRT4_DM0
SCLK__DM1 EQU CYREG_PRT4_DM1
SCLK__DM2 EQU CYREG_PRT4_DM2
SCLK__DR EQU CYREG_PRT4_DR
SCLK__INP_DIS EQU CYREG_PRT4_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT4_LCD_EN
SCLK__MASK EQU 0x08
SCLK__PORT EQU 4
SCLK__PRT EQU CYREG_PRT4_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SCLK__PS EQU CYREG_PRT4_PS
SCLK__SHIFT EQU 3
SCLK__SLW EQU CYREG_PRT4_SLW

/* RESET */
RESET__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
RESET__0__MASK EQU 0x40
RESET__0__PC EQU CYREG_PRT4_PC6
RESET__0__PORT EQU 4
RESET__0__SHIFT EQU 6
RESET__AG EQU CYREG_PRT4_AG
RESET__AMUX EQU CYREG_PRT4_AMUX
RESET__BIE EQU CYREG_PRT4_BIE
RESET__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RESET__BYP EQU CYREG_PRT4_BYP
RESET__CTL EQU CYREG_PRT4_CTL
RESET__DM0 EQU CYREG_PRT4_DM0
RESET__DM1 EQU CYREG_PRT4_DM1
RESET__DM2 EQU CYREG_PRT4_DM2
RESET__DR EQU CYREG_PRT4_DR
RESET__INP_DIS EQU CYREG_PRT4_INP_DIS
RESET__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
RESET__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RESET__LCD_EN EQU CYREG_PRT4_LCD_EN
RESET__MASK EQU 0x40
RESET__PORT EQU 4
RESET__PRT EQU CYREG_PRT4_PRT
RESET__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RESET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RESET__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RESET__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RESET__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RESET__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RESET__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RESET__PS EQU CYREG_PRT4_PS
RESET__SHIFT EQU 6
RESET__SLW EQU CYREG_PRT4_SLW

/* I2CRTC_I2C_FF */
I2CRTC_I2C_FF__ADR EQU CYREG_I2C_ADR
I2CRTC_I2C_FF__CFG EQU CYREG_I2C_CFG
I2CRTC_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2CRTC_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2CRTC_I2C_FF__CSR EQU CYREG_I2C_CSR
I2CRTC_I2C_FF__D EQU CYREG_I2C_D
I2CRTC_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2CRTC_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2CRTC_I2C_FF__PM_ACT_MSK EQU 0x04
I2CRTC_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2CRTC_I2C_FF__PM_STBY_MSK EQU 0x04
I2CRTC_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2CRTC_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2CRTC_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2CRTC_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2CRTC_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* I2CRTC_I2C_IRQ */
I2CRTC_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2CRTC_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2CRTC_I2C_IRQ__INTC_MASK EQU 0x8000
I2CRTC_I2C_IRQ__INTC_NUMBER EQU 15
I2CRTC_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2CRTC_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2CRTC_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2CRTC_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SPIM_1_BSPIM */
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB01_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB01_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB01_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB01_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB01_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB01_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB01_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB01_F1
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB02_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB02_ST

/* SPIM_1_IntClock */
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x00
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x01
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x01

/* BACK_BTN */
BACK_BTN__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
BACK_BTN__0__MASK EQU 0x02
BACK_BTN__0__PC EQU CYREG_PRT6_PC1
BACK_BTN__0__PORT EQU 6
BACK_BTN__0__SHIFT EQU 1
BACK_BTN__AG EQU CYREG_PRT6_AG
BACK_BTN__AMUX EQU CYREG_PRT6_AMUX
BACK_BTN__BIE EQU CYREG_PRT6_BIE
BACK_BTN__BIT_MASK EQU CYREG_PRT6_BIT_MASK
BACK_BTN__BYP EQU CYREG_PRT6_BYP
BACK_BTN__CTL EQU CYREG_PRT6_CTL
BACK_BTN__DM0 EQU CYREG_PRT6_DM0
BACK_BTN__DM1 EQU CYREG_PRT6_DM1
BACK_BTN__DM2 EQU CYREG_PRT6_DM2
BACK_BTN__DR EQU CYREG_PRT6_DR
BACK_BTN__INP_DIS EQU CYREG_PRT6_INP_DIS
BACK_BTN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
BACK_BTN__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
BACK_BTN__LCD_EN EQU CYREG_PRT6_LCD_EN
BACK_BTN__MASK EQU 0x02
BACK_BTN__PORT EQU 6
BACK_BTN__PRT EQU CYREG_PRT6_PRT
BACK_BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
BACK_BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
BACK_BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
BACK_BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
BACK_BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
BACK_BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
BACK_BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
BACK_BTN__PS EQU CYREG_PRT6_PS
BACK_BTN__SHIFT EQU 1
BACK_BTN__SLW EQU CYREG_PRT6_SLW

/* tick_isr */
tick_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
tick_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
tick_isr__INTC_MASK EQU 0x01
tick_isr__INTC_NUMBER EQU 0
tick_isr__INTC_PRIOR_NUM EQU 7
tick_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
tick_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
tick_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LCD_Char_1_LCDPort */
LCD_Char_1_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

/* FORWARD_BTN */
FORWARD_BTN__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
FORWARD_BTN__0__MASK EQU 0x20
FORWARD_BTN__0__PC EQU CYREG_IO_PC_PRT15_PC5
FORWARD_BTN__0__PORT EQU 15
FORWARD_BTN__0__SHIFT EQU 5
FORWARD_BTN__AG EQU CYREG_PRT15_AG
FORWARD_BTN__AMUX EQU CYREG_PRT15_AMUX
FORWARD_BTN__BIE EQU CYREG_PRT15_BIE
FORWARD_BTN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
FORWARD_BTN__BYP EQU CYREG_PRT15_BYP
FORWARD_BTN__CTL EQU CYREG_PRT15_CTL
FORWARD_BTN__DM0 EQU CYREG_PRT15_DM0
FORWARD_BTN__DM1 EQU CYREG_PRT15_DM1
FORWARD_BTN__DM2 EQU CYREG_PRT15_DM2
FORWARD_BTN__DR EQU CYREG_PRT15_DR
FORWARD_BTN__INP_DIS EQU CYREG_PRT15_INP_DIS
FORWARD_BTN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
FORWARD_BTN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
FORWARD_BTN__LCD_EN EQU CYREG_PRT15_LCD_EN
FORWARD_BTN__MASK EQU 0x20
FORWARD_BTN__PORT EQU 15
FORWARD_BTN__PRT EQU CYREG_PRT15_PRT
FORWARD_BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
FORWARD_BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
FORWARD_BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
FORWARD_BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
FORWARD_BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
FORWARD_BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
FORWARD_BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
FORWARD_BTN__PS EQU CYREG_PRT15_PS
FORWARD_BTN__SHIFT EQU 5
FORWARD_BTN__SLW EQU CYREG_PRT15_SLW

/* RTC_PIN_INT */
RTC_PIN_INT__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
RTC_PIN_INT__0__MASK EQU 0x01
RTC_PIN_INT__0__PC EQU CYREG_PRT6_PC0
RTC_PIN_INT__0__PORT EQU 6
RTC_PIN_INT__0__SHIFT EQU 0
RTC_PIN_INT__AG EQU CYREG_PRT6_AG
RTC_PIN_INT__AMUX EQU CYREG_PRT6_AMUX
RTC_PIN_INT__BIE EQU CYREG_PRT6_BIE
RTC_PIN_INT__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RTC_PIN_INT__BYP EQU CYREG_PRT6_BYP
RTC_PIN_INT__CTL EQU CYREG_PRT6_CTL
RTC_PIN_INT__DM0 EQU CYREG_PRT6_DM0
RTC_PIN_INT__DM1 EQU CYREG_PRT6_DM1
RTC_PIN_INT__DM2 EQU CYREG_PRT6_DM2
RTC_PIN_INT__DR EQU CYREG_PRT6_DR
RTC_PIN_INT__INP_DIS EQU CYREG_PRT6_INP_DIS
RTC_PIN_INT__INTSTAT EQU CYREG_PICU6_INTSTAT
RTC_PIN_INT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
RTC_PIN_INT__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RTC_PIN_INT__LCD_EN EQU CYREG_PRT6_LCD_EN
RTC_PIN_INT__MASK EQU 0x01
RTC_PIN_INT__PORT EQU 6
RTC_PIN_INT__PRT EQU CYREG_PRT6_PRT
RTC_PIN_INT__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RTC_PIN_INT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RTC_PIN_INT__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RTC_PIN_INT__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RTC_PIN_INT__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RTC_PIN_INT__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RTC_PIN_INT__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RTC_PIN_INT__PS EQU CYREG_PRT6_PS
RTC_PIN_INT__SHIFT EQU 0
RTC_PIN_INT__SLW EQU CYREG_PRT6_SLW
RTC_PIN_INT__SNAP EQU CYREG_PICU6_SNAP

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
