MinimumRequiredVersion: 4.34.0
LibraryType: DecisionTree
PerfMetric: Experimental
Fp16AltImpl: false
ScheduleName: aldebaran
ArchitectureName: gfx90a
DeviceNames: [Device 0050, Device 0051, Device 0052, Device 0054, Device 0062, Device
    7400, Device 740c]
ProblemType:
  OperationType: GEMM
  ConvolutionConfig: []
  DataType: 4
  DestDataType: 4
  ComputeDataType: 4
  UseBeta: true
  HighPrecisionAccumulate: false
  SilentHighPrecisionAccumulate: false
  ComplexConjugateA: false
  ComplexConjugateB: false
  TransposeA: false
  TransposeB: true
  Batched: true
  StridedBatched: true
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [1, 3, 2]
  NumIndicesC: 3
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  AllowNoFreeDims: false
  SetConstStrideA: []
  SetConstStrideB: []
  ZeroPadA: []
  ZeroPadB: []
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesLD: 4
  IndexAssignmentsLD: [4, 5, 6, 7]
  TileAwareSelection: false
  Fp16AltImpl: false
  AssignedDerivedParameters: true
  TotalIndices: 4
  IndicesFree: [0, 1]
  IndicesBatch: [2]
  IndicesSummation: [3]
  NumIndicesFree: 2
  NumIndicesBatch: 1
  NumIndicesSummation: 1
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 1
  Index01A: 0
  Index01B: 1
  Index0: 0
  Index1: 1
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileB: 1
  TLUA: true
  TLUB: true
Solutions:
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 64
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 8
  LSPB: 16
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 64
  LoopTail: true
  LoopUnroll: 64
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 16
  MacroTileA: 32
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 64
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x16x64_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_8_1_WGM8
  SolutionIndex: 0
  key: [2, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 64
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 8
  LSPB: 16
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 64
  LoopTail: true
  LoopUnroll: 64
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 16
  MacroTileA: 32
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 64
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x16x64_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_8_1_WGM1
  SolutionIndex: 1
  key: [2, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 64
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 8
  LSPB: 32
  LVCA: 32
  LVCB: 8
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 13312
  LdsNumElementsAlignedA: 4096
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4096
  LdsOffsetB_Blk: 12288
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 64
  LoopTail: true
  LoopUnroll: 64
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 16
  MacroTileA: 64
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 8
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 32
  SubGroup1: 8
  SubGroupA: 32
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 64
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x16x64_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG32_8_1_WGM1
  SolutionIndex: 2
  key: [2, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 64
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 8
  LSPB: 32
  LVCA: 32
  LVCB: 8
  LVPA: 4
  LVPB: 16
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 13312
  LdsNumElementsAlignedA: 4096
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4096
  LdsOffsetB_Blk: 12288
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 64
  LoopTail: true
  LoopUnroll: 64
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 16
  MacroTileA: 64
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 8
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 32
  SubGroup1: 8
  SubGroupA: 32
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [32, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 64
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x16x64_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG32_8_1_WGM8
  SolutionIndex: 3
  key: [2, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 8
  LSPB: 16
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 16
  MacroTileA: 32
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x16x32_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_8_1_WGM8
  SolutionIndex: 4
  key: [2, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x64x32_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_16_1_WGM8
  SolutionIndex: 5
  key: [4, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x64x32_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_16_1_WGM1
  SolutionIndex: 6
  key: [4, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x64x16_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_16_1_WGM1
  SolutionIndex: 7
  key: [4, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x64x16_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_16_1_WGM8
  SolutionIndex: 8
  key: [4, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 64
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 16384
  LdsNumElementsAlignedA: 4096
  LdsNumElementsAlignedB: 4096
  LdsOffsetA: 0
  LdsOffsetA_Blk: 8192
  LdsOffsetB: 4096
  LdsOffsetB_Blk: 12288
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 64
  LoopTail: true
  LoopUnroll: 64
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 64
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x64x64_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_16_1_WGM1
  SolutionIndex: 9
  key: [4, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 64
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 64
  LoopTail: true
  LoopUnroll: 64
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 64
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x32x64_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_16_1_WGM1
  SolutionIndex: 10
  key: [2, 2, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 64
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 64
  LoopTail: true
  LoopUnroll: 64
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 64
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 1
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x32x64_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_16_1_WGM8
  SolutionIndex: 11
  key: [2, 2, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x32x32_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_16_1_WGM1
  SolutionIndex: 12
  key: [2, 2, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x32x32_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_16_1_WGM8
  SolutionIndex: 13
  key: [2, 2, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 16
  MacroTileA: 32
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 8
  SubGroupA: 8
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 2]
  ThreadTile0: 4
  ThreadTile1: 2
  ThreadTileA: 4
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [8, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x16x32_SN_GRVW2_K1_LRVW2_TT4_2_VW2_WG8_8_1_WGM1
  SolutionIndex: 14
  key: [4, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 4
  LSPB: 8
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 16
  MacroTileA: 32
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 8
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 8
  SubGroupA: 8
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 2]
  ThreadTile0: 4
  ThreadTile1: 2
  ThreadTileA: 4
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [8, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x16x32_SN_GRVW2_K1_LRVW2_TT4_2_VW2_WG8_8_1_WGM8
  SolutionIndex: 15
  key: [4, 2, 0, 1, true, 16]
  ProblemType: derive
Library:
- features:
  - {type: FreeSizeA, index: 0}
  - {type: FreeSizeB, index: 0}
  - {type: BoundSize, index: 0}
  - type: WavesPerSIMD
    value: {mt0: 0.03125, mt1: 0.0625, cus: 0.009615384615384616, ws: 0.5}
  - type: CUGranularity
    value: {mt0: 0.03125, mt1: 0.0625, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.0625}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.0625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.0625, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.015625}
  - type: WavesPerSIMD
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.03125}
  - type: WavesPerSIMD
    value: {mt0: 0.03125, mt1: 0.0625, cus: 0.009615384615384616, ws: 0.25}
  trees:
  - tree:
    - {featureIdx: 3, threshold: 1.75, nextIdxLTE: 1, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 38.0, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.8541666865348816, nextIdxLTE: 3, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 51.0, nextIdxLTE: 4, nextIdxGT: 7}
    - {featureIdx: 5, threshold: 0.9957320690155029, nextIdxLTE: 5, nextIdxGT: 6}
    - {featureIdx: 5, threshold: 0.9892719984054565, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8250000178813934, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2681.0, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7777777910232544, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 5, threshold: 0.9917307794094086, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9934339225292206, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 3352.0, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 91.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9944069087505341, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 3612.0, nextIdxLTE: 15, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 2382.0, nextIdxLTE: 16, nextIdxGT: 18}
    - {featureIdx: 2, threshold: 2242.0, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2170.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9962529242038727, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1584.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1487.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 81.0, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1944.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 0
  - tree:
    - {featureIdx: 3, threshold: 1.75, nextIdxLTE: 1, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 51.0, nextIdxLTE: 2, nextIdxGT: 6}
    - {featureIdx: 1, threshold: 2015.0, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2087.5, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 5, threshold: 0.989199161529541, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 0.75, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1084.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 4, threshold: 0.8604166805744171, nextIdxLTE: 8, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9976736903190613, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3294.5, nextIdxLTE: 10, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 2538.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9950321614742279, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.6513888835906982, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9041666686534882, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 3, threshold: 1.25, nextIdxLTE: 15, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 59.0, nextIdxLTE: -2, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 68.0, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 87.0, nextIdxLTE: -2, nextIdxGT: 18}
    - {featureIdx: 5, threshold: 0.999198704957962, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9180555641651154, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 5, threshold: 0.9990808963775635, nextIdxLTE: 21, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2295.5, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1640.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 73.0, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 3, threshold: 2.25, nextIdxLTE: 25, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3843.5, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 4, threshold: 0.925000011920929, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 1
  - tree:
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9208333492279053, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 2165.5, nextIdxLTE: 4, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9941895306110382, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 97.0, nextIdxLTE: 6, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 2015.0, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2515.0, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2473.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1293.0, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 157.0, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2594.5, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.5833333432674408, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 2
  - tree:
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9208333492279053, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 1.5, nextIdxLTE: 3, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 1689.0, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 2165.5, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.994378924369812, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 41.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 97.0, nextIdxLTE: 8, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 2015.0, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2515.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1231.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 93.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1293.0, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 157.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2594.5, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.5833333432674408, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 3
  - tree:
    - {featureIdx: 3, threshold: 2.75, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 3, threshold: 2.25, nextIdxLTE: 2, nextIdxGT: 30}
    - {featureIdx: 4, threshold: 0.909722238779068, nextIdxLTE: 3, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 27.0, nextIdxLTE: 4, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 3910.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3433.5, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.996293306350708, nextIdxLTE: 7, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 1447.0, nextIdxLTE: 8, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 24.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7708333134651184, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.875, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8374999761581421, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9939965307712555, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 5, threshold: 0.9945252537727356, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 1516.0, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1499.0, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3081.0, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1301.0, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 101.0, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9960443079471588, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.7458333373069763, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 3, threshold: 1.75, nextIdxLTE: 22, nextIdxGT: 28}
    - {featureIdx: 0, threshold: 11.0, nextIdxLTE: 23, nextIdxGT: 25}
    - {featureIdx: 4, threshold: 0.9541666507720947, nextIdxLTE: 24, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.996681421995163, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9277777969837189, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 33.0, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 2, threshold: 2416.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9208333492279053, nextIdxLTE: -1, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 2215.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9150000214576721, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 4
  - tree:
    - {featureIdx: 0, threshold: 233.0, nextIdxLTE: 1, nextIdxGT: 8}
    - {featureIdx: 9, threshold: 0.6875, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 1, threshold: 2015.0, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2165.0, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 3079.5, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3243.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 227.0, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 3652.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: 9, nextIdxGT: 87}
    - {featureIdx: 2, threshold: 3195.5, nextIdxLTE: 10, nextIdxGT: 48}
    - {featureIdx: 8, threshold: 1.5, nextIdxLTE: 11, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 2147.0, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 9, threshold: 0.9333333373069763, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 255.0, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 9, threshold: 0.6833333373069763, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.7708333432674408, nextIdxLTE: -1, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 2279.0, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 2593.5, nextIdxLTE: -1, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 301.0, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1354.0, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 2, threshold: 2617.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.9187500178813934, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 606.0, nextIdxLTE: 23, nextIdxGT: 44}
    - {featureIdx: 2, threshold: 2068.5, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 2369.0, nextIdxLTE: 25, nextIdxGT: 27}
    - {featureIdx: 1, threshold: 1980.0, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 10, threshold: 0.9814453125, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2456.5, nextIdxLTE: 28, nextIdxGT: 31}
    - {featureIdx: 2, threshold: 2431.5, nextIdxLTE: 29, nextIdxGT: 30}
    - {featureIdx: 10, threshold: 0.9623204469680786, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1407.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9993206560611725, nextIdxLTE: 32, nextIdxGT: 43}
    - {featureIdx: 1, threshold: 1807.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 267.0, nextIdxLTE: -1, nextIdxGT: 34}
    - {featureIdx: 1, threshold: 1790.0, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 386.0, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 0, threshold: 394.0, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 10, threshold: 0.981016993522644, nextIdxLTE: 38, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.6729166805744171, nextIdxLTE: 39, nextIdxGT: 40}
    - {featureIdx: 10, threshold: 0.980188399553299, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9702093303203583, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2682.0, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9666832089424133, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2830.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1091.0, nextIdxLTE: 45, nextIdxGT: 46}
    - {featureIdx: 2, threshold: 2889.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2332.5, nextIdxLTE: 47, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1144.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 349.0, nextIdxLTE: 49, nextIdxGT: 58}
    - {featureIdx: 10, threshold: 0.9770685732364655, nextIdxLTE: 50, nextIdxGT: 52}
    - {featureIdx: 9, threshold: 0.9083333313465118, nextIdxLTE: -1, nextIdxGT: 51}
    - {featureIdx: 10, threshold: 0.9589612185955048, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 301.0, nextIdxLTE: 53, nextIdxGT: 55}
    - {featureIdx: 10, threshold: 0.9923181235790253, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 10, threshold: 0.9977430701255798, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 324.0, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 2, threshold: 3670.5, nextIdxLTE: 57, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 342.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.9187500178813934, nextIdxLTE: 59, nextIdxGT: 85}
    - {featureIdx: 2, threshold: 3774.0, nextIdxLTE: 60, nextIdxGT: 73}
    - {featureIdx: 10, threshold: 0.9590603411197662, nextIdxLTE: -2, nextIdxGT: 61}
    - {featureIdx: 1, threshold: 1224.0, nextIdxLTE: 62, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 3316.5, nextIdxLTE: -2, nextIdxGT: 63}
    - {featureIdx: 2, threshold: 3697.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1813.0, nextIdxLTE: 65, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9980059564113617, nextIdxLTE: 66, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3612.5, nextIdxLTE: 67, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3583.0, nextIdxLTE: 68, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.7312500178813934, nextIdxLTE: -2, nextIdxGT: 69}
    - {featureIdx: 0, threshold: 462.0, nextIdxLTE: -1, nextIdxGT: 70}
    - {featureIdx: 9, threshold: 0.8479166626930237, nextIdxLTE: 71, nextIdxGT: 72}
    - {featureIdx: 9, threshold: 0.7416666746139526, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.9083333313465118, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 358.0, nextIdxLTE: -2, nextIdxGT: 74}
    - {featureIdx: 9, threshold: 0.8375000059604645, nextIdxLTE: 75, nextIdxGT: 78}
    - {featureIdx: 9, threshold: 0.5395833253860474, nextIdxLTE: -2, nextIdxGT: 76}
    - {featureIdx: 1, threshold: 1409.0, nextIdxLTE: -1, nextIdxGT: 77}
    - {featureIdx: 1, threshold: 1573.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3830.5, nextIdxLTE: -2, nextIdxGT: 79}
    - {featureIdx: 0, threshold: 650.0, nextIdxLTE: 80, nextIdxGT: 82}
    - {featureIdx: 10, threshold: 0.9875743985176086, nextIdxLTE: -1, nextIdxGT: 81}
    - {featureIdx: 2, threshold: 3955.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3996.0, nextIdxLTE: 83, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3873.0, nextIdxLTE: -1, nextIdxGT: 84}
    - {featureIdx: 10, threshold: 0.9990808963775635, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 1.5, nextIdxLTE: 86, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 395.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: 88, nextIdxGT: 90}
    - {featureIdx: 9, threshold: 0.6805555522441864, nextIdxLTE: 89, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1695.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.9197916686534882, nextIdxLTE: 91, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 4.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 5
  - tree:
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 21}
    - {featureIdx: 9, threshold: 0.6875, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 9, threshold: 0.9104166626930237, nextIdxLTE: 3, nextIdxGT: 16}
    - {featureIdx: 8, threshold: 1.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 161.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 9, threshold: 0.7208333313465118, nextIdxLTE: 6, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 1313.0, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 220.0, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1758.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1688.0, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 217.0, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 251.0, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 2346.5, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 1293.0, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 285.0, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1163.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 1.5, nextIdxLTE: 17, nextIdxGT: 18}
    - {featureIdx: 9, threshold: 0.925000011920929, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.9187500178813934, nextIdxLTE: -1, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 2132.0, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2125.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 9, threshold: 0.9197916686534882, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 4.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 6
  - tree:
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.9187500178813934, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 8, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 7
  - tree:
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.9187500178813934, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 8, threshold: 1.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 8
  - tree:
    - {featureIdx: 8, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 229.0, nextIdxLTE: 2, nextIdxGT: 9}
    - {featureIdx: 9, threshold: 0.7291666865348816, nextIdxLTE: 3, nextIdxGT: 6}
    - {featureIdx: 9, threshold: 0.6875, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 3409.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 3636.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 0.9166666567325592, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 161.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 1398.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.9187500178813934, nextIdxLTE: 10, nextIdxGT: 20}
    - {featureIdx: 8, threshold: 1.5, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 9, threshold: 0.7583333253860474, nextIdxLTE: 12, nextIdxGT: 15}
    - {featureIdx: 10, threshold: 0.9857536852359772, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3471.0, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1309.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2428.0, nextIdxLTE: 16, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 280.0, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2139.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1249.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1239.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 1.5, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 10, threshold: 0.9952046275138855, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 10, threshold: 0.9978344440460205, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 9
  - tree:
    - {featureIdx: 11, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.9208333492279053, nextIdxLTE: 2, nextIdxGT: 11}
    - {featureIdx: 12, threshold: 0.7722222208976746, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 11, threshold: 2.5, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 11, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 12, threshold: 0.6291666626930237, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1460.0, nextIdxLTE: 7, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 1085.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 49.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2689.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7333333194255829, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2504.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 2.5, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.9812500178813934, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 10
  - tree:
    - {featureIdx: 11, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.9208333492279053, nextIdxLTE: 2, nextIdxGT: 11}
    - {featureIdx: 12, threshold: 0.7722222208976746, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 11, threshold: 2.5, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 2, threshold: 3571.0, nextIdxLTE: 5, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 1953.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 52.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 55.0, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 117.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2689.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7333333194255829, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2504.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 2.5, nextIdxLTE: 13, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1834.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 11
  - tree:
    - {featureIdx: 11, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 2.5, nextIdxLTE: 2, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 3387.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2558.0, nextIdxLTE: 4, nextIdxGT: 16}
    - {featureIdx: 2, threshold: 2513.0, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 13, threshold: 0.9799571633338928, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 13, threshold: 0.985686182975769, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 2394.5, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 101.0, nextIdxLTE: 9, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 47.0, nextIdxLTE: 10, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 1340.0, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 2197.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1944.0, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 81.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 13, threshold: 0.9949857890605927, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2251.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 1.5, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.862500011920929, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 56.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1511.0, nextIdxLTE: 20, nextIdxGT: 22}
    - {featureIdx: 2, threshold: 2939.0, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 13, threshold: 0.9924516975879669, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2881.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.9208333492279053, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7722222208976746, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2689.0, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7333333194255829, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 12
  - tree:
    - {featureIdx: 11, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 2.5, nextIdxLTE: 2, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 3387.5, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 1.5, nextIdxLTE: 4, nextIdxGT: 15}
    - {featureIdx: 12, threshold: 0.8708333373069763, nextIdxLTE: 5, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 55.0, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 13, threshold: 0.9800170063972473, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 1276.0, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 1448.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 1779.0, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1678.0, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 13, threshold: 0.9892749786376953, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1511.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 13, threshold: 0.980582982301712, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.9249999821186066, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2394.5, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 101.0, nextIdxLTE: 17, nextIdxGT: 18}
    - {featureIdx: 13, threshold: 0.9863798022270203, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 13, threshold: 0.9949857890605927, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 13, threshold: 0.9921875, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2157.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.9208333492279053, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7722222208976746, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2689.0, nextIdxLTE: 24, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.7333333194255829, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 13
  - tree:
    - {featureIdx: 14, threshold: 1.875, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 0.875, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 4, threshold: 0.9436507821083069, nextIdxLTE: 3, nextIdxGT: 14}
    - {featureIdx: 14, threshold: 1.125, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 14, threshold: 1.625, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1758.0, nextIdxLTE: 6, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 1081.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 4, threshold: 0.8633333444595337, nextIdxLTE: 8, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 2587.5, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 1592.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 3186.5, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 3439.5, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 1707.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9945198595523834, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2208.5, nextIdxLTE: -2, nextIdxGT: 15}
    - {featureIdx: 14, threshold: 1.375, nextIdxLTE: 16, nextIdxGT: 21}
    - {featureIdx: 14, threshold: 1.125, nextIdxLTE: 17, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 2478.5, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9895833432674408, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1300.0, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9930555522441864, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1131.0, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 1908.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 14
  - tree:
    - {featureIdx: 14, threshold: 1.875, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 1.125, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 5, threshold: 0.9994834661483765, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 2307.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 96.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 1.625, nextIdxLTE: 6, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 1997.0, nextIdxLTE: 7, nextIdxGT: -2}
    - {featureIdx: 5, threshold: 0.9877616465091705, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 4, threshold: 0.9409722089767456, nextIdxLTE: 9, nextIdxGT: 16}
    - {featureIdx: 0, threshold: 167.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 1, threshold: 1343.0, nextIdxLTE: 11, nextIdxGT: 13}
    - {featureIdx: 1, threshold: 1149.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 1099.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.862500011920929, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 1706.0, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 2850.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 1199.0, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 248.0, nextIdxLTE: 18, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 1.375, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 3135.5, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 2914.0, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9955479800701141, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 184.0, nextIdxLTE: 23, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 2555.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 4, threshold: 0.9976190328598022, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 1, threshold: 1800.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 15
  region:
  - type: SizeInRange
    index: 0
    value: {min: 2, max: 1024}
  - type: SizeInRange
    index: 1
    value: {min: 1024, max: 2048}
  - type: SizeInRange
    index: 3
    value: {min: 2048, max: 4096}
