{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 13:58:31 2022 " "Info: Processing started: Tue Nov 22 13:58:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA2-3-1 -c FPGA2-3-1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA2-3-1 -c FPGA2-3-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2-3-1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpga2-3-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA2-3-1 " "Info: Found entity 1: FPGA2-3-1" {  } { { "FPGA2-3-1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA2-3-1 " "Info: Elaborating entity \"FPGA2-3-1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "5xdec.bdf 1 1 " "Warning: Using design file 5xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 5xdec " "Info: Found entity 1: 5xdec" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5Xdec 5Xdec:inst47 " "Info: Elaborating entity \"5Xdec\" for hierarchy \"5Xdec:inst47\"" {  } { { "FPGA2-3-1.bdf" "inst47" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 296 600 696 392 "inst47" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "3xdec.bdf 1 1 " "Warning: Using design file 3xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 3xdec " "Info: Found entity 1: 3xdec" {  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3Xdec 3Xdec:inst50 " "Info: Elaborating entity \"3Xdec\" for hierarchy \"3Xdec:inst50\"" {  } { { "FPGA2-3-1.bdf" "inst50" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 296 288 384 392 "inst50" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "2xdec.bdf 1 1 " "Warning: Using design file 2xdec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2xdec " "Info: Found entity 1: 2xdec" {  } { { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/2xdec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2Xdec 2Xdec:inst52 " "Info: Elaborating entity \"2Xdec\" for hierarchy \"2Xdec:inst52\"" {  } { { "FPGA2-3-1.bdf" "inst52" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 296 80 176 392 "inst52" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Info: Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Info: Implemented 14 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 13:58:32 2022 " "Info: Processing ended: Tue Nov 22 13:58:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 13:58:32 2022 " "Info: Processing started: Tue Nov 22 13:58:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA2-3-1 -c FPGA2-3-1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA2-3-1 -c FPGA2-3-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA2-3-1 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"FPGA2-3-1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "5xdec:inst56\|inst  " "Info: Automatically promoted node 5xdec:inst56\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "5xdec:inst56\|inst19 " "Info: Destination node 5xdec:inst56\|inst19" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 416 480 296 "inst19" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst56|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst56|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "3xdec:inst50\|inst1  " "Info: Automatically promoted node 3xdec:inst50\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "5xdec:inst57\|inst " "Info: Destination node 5xdec:inst57\|inst" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst57|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "3xdec:inst50\|inst " "Info: Destination node 3xdec:inst50\|inst" {  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 184 592 656 264 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 3xdec:inst50|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/" 0 { } { { 0 { 0 ""} 0 12 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "3xdec:inst50\|inst5 " "Info: Destination node 3xdec:inst50\|inst5" {  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 472 536 392 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 3xdec:inst50|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/" 0 { } { { 0 { 0 ""} 0 11 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 3xdec:inst50|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/" 0 { } { { 0 { 0 ""} 0 10 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "5xdec:inst57\|inst  " "Info: Automatically promoted node 5xdec:inst57\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "5xdec:inst56\|inst " "Info: Destination node 5xdec:inst56\|inst" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst56|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "5xdec:inst57\|inst19 " "Info: Destination node 5xdec:inst57\|inst19" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 416 480 296 "inst19" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst57|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst57|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.989 ns register register " "Info: Estimated most critical path is register to register delay of 0.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst57\|inst2 1 REG LAB_X7_Y9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y9; Fanout = 3; REG Node = '5xdec:inst57\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst57|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 0.881 ns 5xdec:inst57\|inst3 2 COMB LAB_X7_Y9 1 " "Info: 2: + IC(0.257 ns) + CELL(0.624 ns) = 0.881 ns; Loc. = LAB_X7_Y9; Fanout = 1; COMB Node = '5xdec:inst57\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 5xdec:inst57|inst2 5xdec:inst57|inst3 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 392 456 64 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.989 ns 5xdec:inst57\|inst 3 REG LAB_X7_Y9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.989 ns; Loc. = LAB_X7_Y9; Fanout = 3; REG Node = '5xdec:inst57\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 5xdec:inst57|inst3 5xdec:inst57|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 74.01 % ) " "Info: Total cell delay = 0.732 ns ( 74.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.257 ns ( 25.99 % ) " "Info: Total interconnect delay = 0.257 ns ( 25.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { 5xdec:inst57|inst2 5xdec:inst57|inst3 5xdec:inst57|inst } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y10 X10_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piz 0 " "Info: Pin \"piz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 13:58:34 2022 " "Info: Processing ended: Tue Nov 22 13:58:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 13:58:34 2022 " "Info: Processing started: Tue Nov 22 13:58:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA2-3-1 -c FPGA2-3-1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA2-3-1 -c FPGA2-3-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 13:58:35 2022 " "Info: Processing ended: Tue Nov 22 13:58:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 13:58:35 2022 " "Info: Processing started: Tue Nov 22 13:58:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FPGA2-3-1 -c FPGA2-3-1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGA2-3-1 -c FPGA2-3-1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK1000000 " "Info: Assuming node \"CLK1000000\" is an undefined clock" {  } { { "FPGA2-3-1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 320 -312 -144 336 "CLK1000000" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK1000000" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "2xdec:inst52\|inst " "Info: Detected ripple clock \"2xdec:inst52\|inst\" as buffer" {  } { { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "2xdec:inst52\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "3xdec:inst51\|inst1 " "Info: Detected ripple clock \"3xdec:inst51\|inst1\" as buffer" {  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "3xdec:inst51\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "3xdec:inst50\|inst1 " "Info: Detected ripple clock \"3xdec:inst50\|inst1\" as buffer" {  } { { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "3xdec:inst50\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "5xdec:inst57\|inst " "Info: Detected ripple clock \"5xdec:inst57\|inst\" as buffer" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "5xdec:inst57\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "5xdec:inst56\|inst " "Info: Detected ripple clock \"5xdec:inst56\|inst\" as buffer" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "5xdec:inst56\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK1000000 register 5xdec:inst57\|inst2 register 5xdec:inst57\|inst 251.26 MHz 3.98 ns Internal " "Info: Clock \"CLK1000000\" has Internal fmax of 251.26 MHz between source register \"5xdec:inst57\|inst2\" and destination register \"5xdec:inst57\|inst\" (period= 3.98 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.918 ns + Longest register register " "Info: + Longest register to register delay is 0.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst57\|inst2 1 REG LCFF_X7_Y9_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y9_N17; Fanout = 3; REG Node = '5xdec:inst57\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst57|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.366 ns) 0.810 ns 5xdec:inst57\|inst3 2 COMB LCCOMB_X7_Y9_N22 1 " "Info: 2: + IC(0.444 ns) + CELL(0.366 ns) = 0.810 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 1; COMB Node = '5xdec:inst57\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { 5xdec:inst57|inst2 5xdec:inst57|inst3 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 392 456 64 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.918 ns 5xdec:inst57\|inst 3 REG LCFF_X7_Y9_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.918 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 3; REG Node = '5xdec:inst57\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 5xdec:inst57|inst3 5xdec:inst57|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 51.63 % ) " "Info: Total cell delay = 0.474 ns ( 51.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns ( 48.37 % ) " "Info: Total interconnect delay = 0.444 ns ( 48.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { 5xdec:inst57|inst2 5xdec:inst57|inst3 5xdec:inst57|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.918 ns" { 5xdec:inst57|inst2 {} 5xdec:inst57|inst3 {} 5xdec:inst57|inst {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.798 ns - Smallest " "Info: - Smallest clock skew is -2.798 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1000000 destination 8.929 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK1000000\" to destination register is 8.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK1000000 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK1000000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1000000 } "NODE_NAME" } } { "FPGA2-3-1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 320 -312 -144 336 "CLK1000000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.970 ns) 4.126 ns 2xdec:inst52\|inst 2 REG LCFF_X7_Y11_N29 3 " "Info: 2: + IC(2.006 ns) + CELL(0.970 ns) = 4.126 ns; Loc. = LCFF_X7_Y11_N29; Fanout = 3; REG Node = '2xdec:inst52\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { CLK1000000 2xdec:inst52|inst } "NODE_NAME" } } { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.970 ns) 6.195 ns 3xdec:inst51\|inst1 3 REG LCFF_X6_Y9_N19 4 " "Info: 3: + IC(1.099 ns) + CELL(0.970 ns) = 6.195 ns; Loc. = LCFF_X6_Y9_N19; Fanout = 4; REG Node = '3xdec:inst51\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { 2xdec:inst52|inst 3xdec:inst51|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.970 ns) 7.566 ns 3xdec:inst50\|inst1 4 REG LCFF_X6_Y9_N1 4 " "Info: 4: + IC(0.401 ns) + CELL(0.970 ns) = 7.566 ns; Loc. = LCFF_X6_Y9_N1; Fanout = 4; REG Node = '3xdec:inst50\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { 3xdec:inst51|inst1 3xdec:inst50|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.666 ns) 8.929 ns 5xdec:inst57\|inst 5 REG LCFF_X7_Y9_N23 3 " "Info: 5: + IC(0.697 ns) + CELL(0.666 ns) = 8.929 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 3; REG Node = '5xdec:inst57\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { 3xdec:inst50|inst1 5xdec:inst57|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.726 ns ( 52.93 % ) " "Info: Total cell delay = 4.726 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.203 ns ( 47.07 % ) " "Info: Total interconnect delay = 4.203 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.929 ns" { CLK1000000 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.929 ns" { CLK1000000 {} CLK1000000~combout {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} } { 0.000ns 0.000ns 2.006ns 1.099ns 0.401ns 0.697ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1000000 source 11.727 ns - Longest register " "Info: - Longest clock path from clock \"CLK1000000\" to source register is 11.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK1000000 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK1000000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1000000 } "NODE_NAME" } } { "FPGA2-3-1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 320 -312 -144 336 "CLK1000000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.970 ns) 4.126 ns 2xdec:inst52\|inst 2 REG LCFF_X7_Y11_N29 3 " "Info: 2: + IC(2.006 ns) + CELL(0.970 ns) = 4.126 ns; Loc. = LCFF_X7_Y11_N29; Fanout = 3; REG Node = '2xdec:inst52\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { CLK1000000 2xdec:inst52|inst } "NODE_NAME" } } { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.970 ns) 6.195 ns 3xdec:inst51\|inst1 3 REG LCFF_X6_Y9_N19 4 " "Info: 3: + IC(1.099 ns) + CELL(0.970 ns) = 6.195 ns; Loc. = LCFF_X6_Y9_N19; Fanout = 4; REG Node = '3xdec:inst51\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { 2xdec:inst52|inst 3xdec:inst51|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.970 ns) 7.566 ns 3xdec:inst50\|inst1 4 REG LCFF_X6_Y9_N1 4 " "Info: 4: + IC(0.401 ns) + CELL(0.970 ns) = 7.566 ns; Loc. = LCFF_X6_Y9_N1; Fanout = 4; REG Node = '3xdec:inst50\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { 3xdec:inst51|inst1 3xdec:inst50|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.619 ns) + CELL(0.000 ns) 10.185 ns 3xdec:inst50\|inst1~clkctrl 5 COMB CLKCTRL_G6 2 " "Info: 5: + IC(2.619 ns) + CELL(0.000 ns) = 10.185 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = '3xdec:inst50\|inst1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { 3xdec:inst50|inst1 3xdec:inst50|inst1~clkctrl } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.666 ns) 11.727 ns 5xdec:inst57\|inst2 6 REG LCFF_X7_Y9_N17 3 " "Info: 6: + IC(0.876 ns) + CELL(0.666 ns) = 11.727 ns; Loc. = LCFF_X7_Y9_N17; Fanout = 3; REG Node = '5xdec:inst57\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { 3xdec:inst50|inst1~clkctrl 5xdec:inst57|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.726 ns ( 40.30 % ) " "Info: Total cell delay = 4.726 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.001 ns ( 59.70 % ) " "Info: Total interconnect delay = 7.001 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.727 ns" { CLK1000000 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 3xdec:inst50|inst1~clkctrl 5xdec:inst57|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.727 ns" { CLK1000000 {} CLK1000000~combout {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 3xdec:inst50|inst1~clkctrl {} 5xdec:inst57|inst2 {} } { 0.000ns 0.000ns 2.006ns 1.099ns 0.401ns 2.619ns 0.876ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.929 ns" { CLK1000000 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.929 ns" { CLK1000000 {} CLK1000000~combout {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} } { 0.000ns 0.000ns 2.006ns 1.099ns 0.401ns 0.697ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.727 ns" { CLK1000000 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 3xdec:inst50|inst1~clkctrl 5xdec:inst57|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.727 ns" { CLK1000000 {} CLK1000000~combout {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 3xdec:inst50|inst1~clkctrl {} 5xdec:inst57|inst2 {} } { 0.000ns 0.000ns 2.006ns 1.099ns 0.401ns 2.619ns 0.876ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { 5xdec:inst57|inst2 5xdec:inst57|inst3 5xdec:inst57|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.918 ns" { 5xdec:inst57|inst2 {} 5xdec:inst57|inst3 {} 5xdec:inst57|inst {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.929 ns" { CLK1000000 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.929 ns" { CLK1000000 {} CLK1000000~combout {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} } { 0.000ns 0.000ns 2.006ns 1.099ns 0.401ns 0.697ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.727 ns" { CLK1000000 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 3xdec:inst50|inst1~clkctrl 5xdec:inst57|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.727 ns" { CLK1000000 {} CLK1000000~combout {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 3xdec:inst50|inst1~clkctrl {} 5xdec:inst57|inst2 {} } { 0.000ns 0.000ns 2.006ns 1.099ns 0.401ns 2.619ns 0.876ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK1000000 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLK1000000\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "5xdec:inst57\|inst 5xdec:inst57\|inst2 CLK1000000 1.398 ns " "Info: Found hold time violation between source  pin or register \"5xdec:inst57\|inst\" and destination pin or register \"5xdec:inst57\|inst2\" for clock \"CLK1000000\" (Hold time is 1.398 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.798 ns + Largest " "Info: + Largest clock skew is 2.798 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1000000 destination 11.727 ns + Longest register " "Info: + Longest clock path from clock \"CLK1000000\" to destination register is 11.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK1000000 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK1000000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1000000 } "NODE_NAME" } } { "FPGA2-3-1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 320 -312 -144 336 "CLK1000000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.970 ns) 4.126 ns 2xdec:inst52\|inst 2 REG LCFF_X7_Y11_N29 3 " "Info: 2: + IC(2.006 ns) + CELL(0.970 ns) = 4.126 ns; Loc. = LCFF_X7_Y11_N29; Fanout = 3; REG Node = '2xdec:inst52\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { CLK1000000 2xdec:inst52|inst } "NODE_NAME" } } { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.970 ns) 6.195 ns 3xdec:inst51\|inst1 3 REG LCFF_X6_Y9_N19 4 " "Info: 3: + IC(1.099 ns) + CELL(0.970 ns) = 6.195 ns; Loc. = LCFF_X6_Y9_N19; Fanout = 4; REG Node = '3xdec:inst51\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { 2xdec:inst52|inst 3xdec:inst51|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.970 ns) 7.566 ns 3xdec:inst50\|inst1 4 REG LCFF_X6_Y9_N1 4 " "Info: 4: + IC(0.401 ns) + CELL(0.970 ns) = 7.566 ns; Loc. = LCFF_X6_Y9_N1; Fanout = 4; REG Node = '3xdec:inst50\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { 3xdec:inst51|inst1 3xdec:inst50|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.619 ns) + CELL(0.000 ns) 10.185 ns 3xdec:inst50\|inst1~clkctrl 5 COMB CLKCTRL_G6 2 " "Info: 5: + IC(2.619 ns) + CELL(0.000 ns) = 10.185 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = '3xdec:inst50\|inst1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { 3xdec:inst50|inst1 3xdec:inst50|inst1~clkctrl } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.666 ns) 11.727 ns 5xdec:inst57\|inst2 6 REG LCFF_X7_Y9_N17 3 " "Info: 6: + IC(0.876 ns) + CELL(0.666 ns) = 11.727 ns; Loc. = LCFF_X7_Y9_N17; Fanout = 3; REG Node = '5xdec:inst57\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { 3xdec:inst50|inst1~clkctrl 5xdec:inst57|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.726 ns ( 40.30 % ) " "Info: Total cell delay = 4.726 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.001 ns ( 59.70 % ) " "Info: Total interconnect delay = 7.001 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.727 ns" { CLK1000000 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 3xdec:inst50|inst1~clkctrl 5xdec:inst57|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.727 ns" { CLK1000000 {} CLK1000000~combout {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 3xdec:inst50|inst1~clkctrl {} 5xdec:inst57|inst2 {} } { 0.000ns 0.000ns 2.006ns 1.099ns 0.401ns 2.619ns 0.876ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1000000 source 8.929 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK1000000\" to source register is 8.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK1000000 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK1000000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1000000 } "NODE_NAME" } } { "FPGA2-3-1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 320 -312 -144 336 "CLK1000000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.970 ns) 4.126 ns 2xdec:inst52\|inst 2 REG LCFF_X7_Y11_N29 3 " "Info: 2: + IC(2.006 ns) + CELL(0.970 ns) = 4.126 ns; Loc. = LCFF_X7_Y11_N29; Fanout = 3; REG Node = '2xdec:inst52\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { CLK1000000 2xdec:inst52|inst } "NODE_NAME" } } { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.970 ns) 6.195 ns 3xdec:inst51\|inst1 3 REG LCFF_X6_Y9_N19 4 " "Info: 3: + IC(1.099 ns) + CELL(0.970 ns) = 6.195 ns; Loc. = LCFF_X6_Y9_N19; Fanout = 4; REG Node = '3xdec:inst51\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { 2xdec:inst52|inst 3xdec:inst51|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.970 ns) 7.566 ns 3xdec:inst50\|inst1 4 REG LCFF_X6_Y9_N1 4 " "Info: 4: + IC(0.401 ns) + CELL(0.970 ns) = 7.566 ns; Loc. = LCFF_X6_Y9_N1; Fanout = 4; REG Node = '3xdec:inst50\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { 3xdec:inst51|inst1 3xdec:inst50|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.666 ns) 8.929 ns 5xdec:inst57\|inst 5 REG LCFF_X7_Y9_N23 3 " "Info: 5: + IC(0.697 ns) + CELL(0.666 ns) = 8.929 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 3; REG Node = '5xdec:inst57\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { 3xdec:inst50|inst1 5xdec:inst57|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.726 ns ( 52.93 % ) " "Info: Total cell delay = 4.726 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.203 ns ( 47.07 % ) " "Info: Total interconnect delay = 4.203 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.929 ns" { CLK1000000 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.929 ns" { CLK1000000 {} CLK1000000~combout {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} } { 0.000ns 0.000ns 2.006ns 1.099ns 0.401ns 0.697ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.727 ns" { CLK1000000 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 3xdec:inst50|inst1~clkctrl 5xdec:inst57|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.727 ns" { CLK1000000 {} CLK1000000~combout {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 3xdec:inst50|inst1~clkctrl {} 5xdec:inst57|inst2 {} } { 0.000ns 0.000ns 2.006ns 1.099ns 0.401ns 2.619ns 0.876ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.929 ns" { CLK1000000 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.929 ns" { CLK1000000 {} CLK1000000~combout {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} } { 0.000ns 0.000ns 2.006ns 1.099ns 0.401ns 0.697ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.402 ns - Shortest register register " "Info: - Shortest register to register delay is 1.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst57\|inst 1 REG LCFF_X7_Y9_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 3; REG Node = '5xdec:inst57\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst57|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.534 ns) 1.294 ns 5xdec:inst57\|inst19 2 COMB LCCOMB_X7_Y9_N16 1 " "Info: 2: + IC(0.760 ns) + CELL(0.534 ns) = 1.294 ns; Loc. = LCCOMB_X7_Y9_N16; Fanout = 1; COMB Node = '5xdec:inst57\|inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { 5xdec:inst57|inst 5xdec:inst57|inst19 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 416 480 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.402 ns 5xdec:inst57\|inst2 3 REG LCFF_X7_Y9_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.402 ns; Loc. = LCFF_X7_Y9_N17; Fanout = 3; REG Node = '5xdec:inst57\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 5xdec:inst57|inst19 5xdec:inst57|inst2 } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.642 ns ( 45.79 % ) " "Info: Total cell delay = 0.642 ns ( 45.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.760 ns ( 54.21 % ) " "Info: Total interconnect delay = 0.760 ns ( 54.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { 5xdec:inst57|inst 5xdec:inst57|inst19 5xdec:inst57|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.402 ns" { 5xdec:inst57|inst {} 5xdec:inst57|inst19 {} 5xdec:inst57|inst2 {} } { 0.000ns 0.760ns 0.000ns } { 0.000ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 248 512 576 328 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.727 ns" { CLK1000000 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 3xdec:inst50|inst1~clkctrl 5xdec:inst57|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.727 ns" { CLK1000000 {} CLK1000000~combout {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 3xdec:inst50|inst1~clkctrl {} 5xdec:inst57|inst2 {} } { 0.000ns 0.000ns 2.006ns 1.099ns 0.401ns 2.619ns 0.876ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.929 ns" { CLK1000000 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.929 ns" { CLK1000000 {} CLK1000000~combout {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} } { 0.000ns 0.000ns 2.006ns 1.099ns 0.401ns 0.697ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { 5xdec:inst57|inst 5xdec:inst57|inst19 5xdec:inst57|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.402 ns" { 5xdec:inst57|inst {} 5xdec:inst57|inst19 {} 5xdec:inst57|inst2 {} } { 0.000ns 0.760ns 0.000ns } { 0.000ns 0.534ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK1000000 piz 5xdec:inst47\|inst 21.016 ns register " "Info: tco from clock \"CLK1000000\" to destination pin \"piz\" through register \"5xdec:inst47\|inst\" is 21.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK1000000 source 16.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK1000000\" to source register is 16.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK1000000 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK1000000'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK1000000 } "NODE_NAME" } } { "FPGA2-3-1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 320 -312 -144 336 "CLK1000000" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.970 ns) 4.126 ns 2xdec:inst52\|inst 2 REG LCFF_X7_Y11_N29 3 " "Info: 2: + IC(2.006 ns) + CELL(0.970 ns) = 4.126 ns; Loc. = LCFF_X7_Y11_N29; Fanout = 3; REG Node = '2xdec:inst52\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { CLK1000000 2xdec:inst52|inst } "NODE_NAME" } } { "2xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/2xdec.bdf" { { 152 488 552 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.970 ns) 6.195 ns 3xdec:inst51\|inst1 3 REG LCFF_X6_Y9_N19 4 " "Info: 3: + IC(1.099 ns) + CELL(0.970 ns) = 6.195 ns; Loc. = LCFF_X6_Y9_N19; Fanout = 4; REG Node = '3xdec:inst51\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { 2xdec:inst52|inst 3xdec:inst51|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.970 ns) 7.566 ns 3xdec:inst50\|inst1 4 REG LCFF_X6_Y9_N1 4 " "Info: 4: + IC(0.401 ns) + CELL(0.970 ns) = 7.566 ns; Loc. = LCFF_X6_Y9_N1; Fanout = 4; REG Node = '3xdec:inst50\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { 3xdec:inst51|inst1 3xdec:inst50|inst1 } "NODE_NAME" } } { "3xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/3xdec.bdf" { { 344 592 656 424 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.970 ns) 9.233 ns 5xdec:inst57\|inst 5 REG LCFF_X7_Y9_N23 3 " "Info: 5: + IC(0.697 ns) + CELL(0.970 ns) = 9.233 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 3; REG Node = '5xdec:inst57\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { 3xdec:inst50|inst1 5xdec:inst57|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.970 ns) 12.471 ns 5xdec:inst56\|inst 6 REG LCFF_X15_Y14_N21 2 " "Info: 6: + IC(2.268 ns) + CELL(0.970 ns) = 12.471 ns; Loc. = LCFF_X15_Y14_N21; Fanout = 2; REG Node = '5xdec:inst56\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.238 ns" { 5xdec:inst57|inst 5xdec:inst56|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.431 ns) + CELL(0.000 ns) 14.902 ns 5xdec:inst56\|inst~clkctrl 7 COMB CLKCTRL_G0 3 " "Info: 7: + IC(2.431 ns) + CELL(0.000 ns) = 14.902 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = '5xdec:inst56\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { 5xdec:inst56|inst 5xdec:inst56|inst~clkctrl } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.666 ns) 16.500 ns 5xdec:inst47\|inst 8 REG LCFF_X32_Y1_N1 2 " "Info: 8: + IC(0.932 ns) + CELL(0.666 ns) = 16.500 ns; Loc. = LCFF_X32_Y1_N1; Fanout = 2; REG Node = '5xdec:inst47\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { 5xdec:inst56|inst~clkctrl 5xdec:inst47|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.666 ns ( 40.40 % ) " "Info: Total cell delay = 6.666 ns ( 40.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.834 ns ( 59.60 % ) " "Info: Total interconnect delay = 9.834 ns ( 59.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { CLK1000000 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst 5xdec:inst56|inst 5xdec:inst56|inst~clkctrl 5xdec:inst47|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.500 ns" { CLK1000000 {} CLK1000000~combout {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} 5xdec:inst56|inst {} 5xdec:inst56|inst~clkctrl {} 5xdec:inst47|inst {} } { 0.000ns 0.000ns 2.006ns 1.099ns 0.401ns 0.697ns 2.268ns 2.431ns 0.932ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.212 ns + Longest register pin " "Info: + Longest register to pin delay is 4.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 5xdec:inst47\|inst 1 REG LCFF_X32_Y1_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y1_N1; Fanout = 2; REG Node = '5xdec:inst47\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 5xdec:inst47|inst } "NODE_NAME" } } { "5xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/5xdec.bdf" { { 16 512 576 96 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(3.296 ns) 4.212 ns piz 2 PIN PIN_102 0 " "Info: 2: + IC(0.916 ns) + CELL(3.296 ns) = 4.212 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'piz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { 5xdec:inst47|inst piz } "NODE_NAME" } } { "FPGA2-3-1.bdf" "" { Schematic "C:/Users/USER/Desktop/QuartusALL/FPGA2-3-1/FPGA2-3-1.bdf" { { 320 752 928 336 "piz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.296 ns ( 78.25 % ) " "Info: Total cell delay = 3.296 ns ( 78.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.916 ns ( 21.75 % ) " "Info: Total interconnect delay = 0.916 ns ( 21.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { 5xdec:inst47|inst piz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.212 ns" { 5xdec:inst47|inst {} piz {} } { 0.000ns 0.916ns } { 0.000ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { CLK1000000 2xdec:inst52|inst 3xdec:inst51|inst1 3xdec:inst50|inst1 5xdec:inst57|inst 5xdec:inst56|inst 5xdec:inst56|inst~clkctrl 5xdec:inst47|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.500 ns" { CLK1000000 {} CLK1000000~combout {} 2xdec:inst52|inst {} 3xdec:inst51|inst1 {} 3xdec:inst50|inst1 {} 5xdec:inst57|inst {} 5xdec:inst56|inst {} 5xdec:inst56|inst~clkctrl {} 5xdec:inst47|inst {} } { 0.000ns 0.000ns 2.006ns 1.099ns 0.401ns 0.697ns 2.268ns 2.431ns 0.932ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.212 ns" { 5xdec:inst47|inst piz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.212 ns" { 5xdec:inst47|inst {} piz {} } { 0.000ns 0.916ns } { 0.000ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 13:58:36 2022 " "Info: Processing ended: Tue Nov 22 13:58:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
