##############################################
# Configuration file for running experiments
##############################################
script_params=-iterative_bb -use_odin_simulation 

# Path to directory of circuits to use
circuits_dir=benchmarks

# Path to directory of architectures to use
archs_dir=arch/timing

# Add circuits to list to sweep (basic function)
circuit_list_add=verilog/and_latch.v
circuit_list_add=verilog/multiclock_separate_and_latch.v
circuit_list_add=verilog/multiclock_output_and_latch.v
circuit_list_add=verilog/multiclock_reader_writer.v

# Add circuits to list to sweep (circuit simulation failure)

# Add circuits to list to sweep
circuit_list_add=verilog/arm_core.v
circuit_list_add=verilog/bgm.v
circuit_list_add=verilog/blob_merge.v
circuit_list_add=verilog/boundtop.v
circuit_list_add=verilog/ch_intrinsics.v
circuit_list_add=verilog/diffeq1.v
circuit_list_add=verilog/diffeq2.v
circuit_list_add=verilog/LU8PEEng.v
#circuit_list_add=LU32PEEng.v
#circuit_list_add=LU64PEEng.v
#circuit_list_add=mcml.v
circuit_list_add=verilog/mkDelayWorker32B.v
circuit_list_add=verilog/mkPktMerge.v
circuit_list_add=verilog/mkSMAdapter4B.v
circuit_list_add=verilog/or1200.v
circuit_list_add=verilog/raygentop.v
circuit_list_add=verilog/sha.v
circuit_list_add=verilog/stereovision0.v
circuit_list_add=verilog/stereovision1.v
circuit_list_add=verilog/stereovision2.v
circuit_list_add=verilog/stereovision3.v

# Add architectures to list to sweep
arch_list_add=k6_frac_N10_mem32K_40nm.xml

# Parse info and how to parse
parse_file=vpr_standard.txt

# How to parse QoR info
qor_parse_file=qor_standard.txt

# Pass requirements
pass_requirements_file=pass_requirements.txt