########################
# best_coverage_test benchmarks config
########################

simulation_params= -g 100 --best_coverage -L reset rst -H we
script_synthesis_params=--time_limit 3600s
script_simulation_params=--time_limit 3600s

# setup the architecture
archs_dir=../vtr_flow/arch/timing


arch_list_add=k6_N10_mem32K_40nm.xml

# setup the circuits
circuits_dir=regression_test/benchmark/verilog/syntax

circuit_list_add=multi_clock_reader_writer.v

synthesis_parse_file=regression_test/parse_result/conf/synth.toml
simulation_parse_file=regression_test/parse_result/conf/sim.toml