
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036042                       # Number of seconds simulated
sim_ticks                                 36041666000                       # Number of ticks simulated
final_tick                                36041666000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1678344                       # Simulator instruction rate (inst/s)
host_op_rate                                  2182407                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5005134471                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671384                       # Number of bytes of host memory used
host_seconds                                     7.20                       # Real time elapsed on the host
sim_insts                                    12085629                       # Number of instructions simulated
sim_ops                                      15715369                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  36041666000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            65728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           161728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              227456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        65728                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          65728                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks        12736                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            12736                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              1027                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2527                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3554                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks            199                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 199                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             1823667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data             4487251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                6310918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        1823667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1823667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks           353369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                353369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks           353369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            1823667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data            4487251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               6664287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         3554                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         199                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3554                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       199                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  226752                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      704                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    11136                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   227456                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 12736                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                      11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                216                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                180                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                273                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                277                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                194                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                209                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                338                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                194                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                176                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               219                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               274                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               310                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               241                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               132                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                72                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 36                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 17                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 14                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                26                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                32                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                21                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                20                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    36041561000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3554                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   199                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3543                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          877                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     269.500570                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    163.328674                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    296.203607                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           352     40.14%     40.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          221     25.20%     65.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           89     10.15%     75.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           62      7.07%     82.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           28      3.19%     85.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           21      2.39%     88.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           15      1.71%     89.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           23      2.62%     92.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           66      7.53%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           877                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean             351                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     152.287927                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     727.656970                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127              6     60.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            2     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            1     10.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2304-2431            1     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             10                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.400000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.375077                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.966092                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 3     30.00%     30.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 7     70.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             10                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                      51708500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                118139750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    17715000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14594.55                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33344.55                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          6.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       6.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.05                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.05                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       32.29                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2695                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      138                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.07                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 69.35                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     9603400.21                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.71                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3962700                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   2094840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 13430340                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                  318420                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          129074400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              52573380                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               3277920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        479881860                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        163269600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        8268429300                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              9116312760                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             252.938160                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           35917485250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2609000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       54630000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   34440282750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    425144750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       66536500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   1052463000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2349060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1233375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11866680                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                  589860                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          71298240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              37077930                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               4891200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        323357010                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         34902720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        8436530580                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              8924096655                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             247.604997                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           35947584500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       9154250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       30172000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   35147608250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     90880000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       54698000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    709153500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  36041666000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  36041666000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  36041666000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  36041666000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    76                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     36041666000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         36041666                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    12085629                       # Number of instructions committed
system.cpu.committedOps                      15715369                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              14770876                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2255477                       # Number of float alu accesses
system.cpu.num_func_calls                       11632                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       477934                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     14770876                       # number of integer instructions
system.cpu.num_fp_insts                       2255477                       # number of float instructions
system.cpu.num_int_register_reads            34273244                       # number of times the integer registers were read
system.cpu.num_int_register_writes           12587729                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              2189669                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             1942688                       # number of times the floating registers were written
system.cpu.num_cc_register_reads              5849187                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            10818019                       # number of times the CC registers were written
system.cpu.num_mem_refs                       2440490                       # number of memory refs
system.cpu.num_load_insts                     1774377                       # Number of load instructions
system.cpu.num_store_insts                     666113                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   36041666                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                            516088                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  6478      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                  12328577     78.45%     78.49% # Class of executed instruction
system.cpu.op_class::IntMult                       52      0.00%     78.49% # Class of executed instruction
system.cpu.op_class::IntDiv                      1511      0.01%     78.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                  938261      5.97%     84.47% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.47% # Class of executed instruction
system.cpu.op_class::MemRead                   769563      4.90%     89.37% # Class of executed instruction
system.cpu.op_class::MemWrite                  353785      2.25%     91.62% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1004814      6.39%     98.01% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             312328      1.99%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   15715369                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36041666000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1798                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1018.653493                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2437673                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2822                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            863.810418                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         742341000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1018.653493                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.994779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          952                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4883812                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4883812                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  36041666000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1772090                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1772090                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       665583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         665583                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2437673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2437673                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2437673                       # number of overall hits
system.cpu.dcache.overall_hits::total         2437673                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2290                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          532                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          532                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2822                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2822                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2822                       # number of overall misses
system.cpu.dcache.overall_misses::total          2822                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    229306000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    229306000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     54520000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     54520000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    283826000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    283826000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    283826000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    283826000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1774380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1774380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       666115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       666115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2440495                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2440495                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2440495                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2440495                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001291                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000799                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000799                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001156                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001156                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001156                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001156                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 100133.624454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 100133.624454                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 102481.203008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102481.203008                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 100576.187101                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100576.187101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 100576.187101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100576.187101                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          569                       # number of writebacks
system.cpu.dcache.writebacks::total               569                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2290                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2290                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          532                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2822                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2822                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    224726000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    224726000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     53456000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     53456000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    278182000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    278182000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    278182000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    278182000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001291                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001291                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000799                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000799                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001156                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001156                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001156                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001156                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 98133.624454                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 98133.624454                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 100481.203008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100481.203008                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 98576.187101                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98576.187101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 98576.187101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98576.187101                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  36041666000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               252                       # number of replacements
system.cpu.icache.tags.tagsinuse           672.675491                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15384650                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1031                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14922.065955                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   672.675491                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.656910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.656910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          779                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          549                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.760742                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30772393                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30772393                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  36041666000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     15384650                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15384650                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15384650                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15384650                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15384650                       # number of overall hits
system.cpu.icache.overall_hits::total        15384650                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1031                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1031                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1031                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1031                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1031                       # number of overall misses
system.cpu.icache.overall_misses::total          1031                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    113204000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    113204000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    113204000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    113204000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    113204000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    113204000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15385681                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15385681                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15385681                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15385681                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15385681                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15385681                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 109800.193986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 109800.193986                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 109800.193986                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 109800.193986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 109800.193986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 109800.193986                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1031                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1031                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1031                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1031                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1031                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1031                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    111142000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111142000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    111142000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111142000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    111142000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111142000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 107800.193986                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107800.193986                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 107800.193986                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107800.193986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 107800.193986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107800.193986                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           5903                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1104                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1104                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  36041666000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3321                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           768                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2921                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                532                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               532                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3321                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2314                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7442                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    9756                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        65984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       217024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   283008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              1639                       # Total snoops (count)
system.l2bus.snoopTraffic                       12736                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               5492                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.201930                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.401477                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4383     79.81%     79.81% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1109     20.19%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 5492                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              7041000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3093000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             8466000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  36041666000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1639                       # number of replacements
system.l2cache.tags.tagsinuse             2035.943268                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1792                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3687                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.486032                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle           1413264000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks   114.943109                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst   232.336471                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  1688.663688                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.056125                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.113446                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.824543                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.994113                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1793                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                50879                       # Number of tag accesses
system.l2cache.tags.data_accesses               50879                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  36041666000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          569                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          569                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            32                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               32                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          263                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          267                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst                4                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              295                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 299                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst               4                       # number of overall hits
system.l2cache.overall_hits::cpu.data             295                       # number of overall hits
system.l2cache.overall_hits::total                299                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          500                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            500                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1027                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         2027                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3054                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1027                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2527                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3554                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1027                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2527                       # number of overall misses
system.l2cache.overall_misses::total             3554                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     51188000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     51188000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    107960000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    212331000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    320291000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    107960000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    263519000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    371479000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    107960000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    263519000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    371479000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          569                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          569                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          532                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          532                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1031                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2290                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3321                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1031                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         2822                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3853                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1031                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         2822                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3853                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.939850                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.939850                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.996120                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.885153                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.919603                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.996120                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.895464                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.922398                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.996120                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.895464                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.922398                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data       102376                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total       102376                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 105121.713729                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 104751.356685                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 104875.900458                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 105121.713729                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 104281.361298                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 104524.198087                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 105121.713729                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 104281.361298                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 104524.198087                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             199                       # number of writebacks
system.l2cache.writebacks::total                  199                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks          420                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          420                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          500                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          500                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1027                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         2027                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3054                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1027                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2527                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3554                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1027                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2527                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3554                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     41188000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     41188000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     87420000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    171791000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    259211000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     87420000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    212979000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    300399000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     87420000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    212979000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    300399000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.939850                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.939850                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.996120                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.885153                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.919603                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.996120                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.895464                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.922398                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.996120                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.895464                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.922398                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data        82376                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        82376                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 85121.713729                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 84751.356685                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84875.900458                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 85121.713729                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 84281.361298                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 84524.198087                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 85121.713729                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 84281.361298                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 84524.198087                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          4508                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  36041666000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3054                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          199                       # Transaction distribution
system.membus.trans_dist::CleanEvict              755                       # Transaction distribution
system.membus.trans_dist::ReadExReq               500                       # Transaction distribution
system.membus.trans_dist::ReadExResp              500                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3054                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         8062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         8062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       240192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       240192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  240192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3554                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3554    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3554                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5304000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           18881250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
