 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 04:53:57 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row2_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_19 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row2_reg[7]/CK (DFF_X1)                0.0000     0.0000 r
  row2_reg[7]/Q (DFF_X1)                 0.6471     0.6471 f
  U1127/ZN (XNOR2_X2)                    0.3279     0.9750 f
  U596/ZN (OR2_X1)                       0.3145     1.2895 f
  U1136/ZN (AOI22_X1)                    0.3467     1.6361 r
  U1137/ZN (NOR2_X1)                     0.1491     1.7852 f
  U850/ZN (AOI22_X2)                     0.3789     2.1641 r
  R_19/D (DFF_X1)                        0.0000     2.1641 r
  data arrival time                                 2.1641

  clock clk (rise edge)                  2.4600     2.4600
  clock network delay (ideal)            0.0000     2.4600
  clock uncertainty                     -0.0500     2.4100
  R_19/CK (DFF_X1)                       0.0000     2.4100 r
  library setup time                    -0.2443     2.1657
  data required time                                2.1657
  -----------------------------------------------------------
  data required time                                2.1657
  data arrival time                                -2.1641
  -----------------------------------------------------------
  slack (MET)                                       0.0016


1
