
---------- Begin Simulation Statistics ----------
simSeconds                                   1.445995                       # Number of seconds simulated (Second)
simTicks                                 1445994590000                       # Number of ticks simulated (Tick)
finalTick                                1677705297750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2714.81                       # Real time elapsed on the host (Second)
hostTickRate                                532631551                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  408001456                       # Number of bytes of host memory used (Byte)
simInsts                                    340410932                       # Number of instructions simulated (Count)
simOps                                      375073187                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   125390                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     138158                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          5783978340                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 16.989762                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.058859                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          372127664                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded      5354594                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         395142451                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued       401327                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined      2409071                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined      1920252                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved         3305                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   5777194707                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.068397                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.372965                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   5547622775     96.03%     96.03% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1    108515484      1.88%     97.90% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     81759486      1.42%     99.32% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3     36532082      0.63%     99.95% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4       312651      0.01%     99.96% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5      2452229      0.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   5777194707                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu     25807288     35.34%     35.34% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          820      0.00%     35.34% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv        12723      0.02%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            1      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            1      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     35.35% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead     35627238     48.78%     84.14% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite     11586148     15.86%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          783      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    237157686     60.02%     60.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult      2648204      0.67%     60.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv      2623501      0.66%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           77      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead    105294469     26.65%     88.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite     47417512     12.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    395142451                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.068317                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy               73034219                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.184830                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   6640909099                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    379890751                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    376051958                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         6056                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2618                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2349                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      468172314                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3573                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts       265384                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              33668                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            6783633                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              23                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads     86579959                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores     47786504                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads       136308                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        78907                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         3533      0.00%      0.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return      6161912      8.17%      8.18% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect      5923020      7.86%     16.03% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        49551      0.07%     16.10% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     57652062     76.47%     92.57% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond      2807776      3.72%     96.30% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     96.30% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond      2791840      3.70%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     75389694                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch          367      0.02%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return       447692     20.36%     20.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect       250807     11.40%     31.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect         7530      0.34%     32.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond      1126165     51.21%     83.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond       196574      8.94%     92.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     92.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond       170123      7.74%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total      2199258                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch         3166      1.21%      1.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          302      0.12%      1.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        23477      8.99%     10.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          752      0.29%     10.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond       227137     86.96%     97.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         6154      2.36%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          208      0.08%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total       261196                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch         3166      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return      5714220      7.81%      7.81% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect      5672213      7.75%     15.56% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect        42021      0.06%     15.62% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     56525897     77.23%     92.85% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond      2611202      3.57%     96.42% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     96.42% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond      2621717      3.58%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     73190436                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch         3166      1.24%      1.24% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          228      0.09%      1.33% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        20393      8.00%      9.33% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          730      0.29%      9.62% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond       225305     88.40%     98.02% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         4876      1.91%     99.93% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.93% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          183      0.07%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total       254881                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget     22596700     29.97%     29.97% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     43796428     58.09%     88.07% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS      6161912      8.17%     96.24% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect      2834654      3.76%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     75389694                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch        76807     29.41%     29.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return       184009     70.45%     99.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          302      0.12%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           78      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total       261196                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     57655595                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     35195406                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect       261196                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        50723                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted        77187                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted       184009                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     75389694                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        72759                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     46691587                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.619336                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        53069                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups      2841391                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits      2834654                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         6737                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         3533      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return      6161912      8.17%      8.18% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect      5923020      7.86%     16.03% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        49551      0.07%     16.10% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     57652062     76.47%     92.57% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond      2807776      3.72%     96.30% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     96.30% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond      2791840      3.70%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     75389694                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         3533      0.01%      0.01% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return      6161912     21.47%     21.48% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        33604      0.12%     21.60% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        49551      0.17%     21.77% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond     19645734     68.46%     90.23% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond        11933      0.04%     90.27% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     90.27% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond      2791840      9.73%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total     28698107                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        23477     32.27%     32.27% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     32.27% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        43128     59.28%     91.54% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         6154      8.46%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        72759                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        23477     32.27%     32.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     32.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        43128     59.28%     91.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         6154      8.46%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        72759                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups      2841391                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits      2834654                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses         6737                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          960                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords      2842351                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes      6420263                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops      6420249                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       706029                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used      5714220                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct      5713992                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          228                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts      1802179                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls      5351289                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts       231900                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   5776886905                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.064931                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.523483                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   5627664988     97.42%     97.42% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1     72768786      1.26%     98.68% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2     26776692      0.46%     99.14% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3     12038286      0.21%     99.35% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     15341369      0.27%     99.61% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      8664523      0.15%     99.76% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6       446188      0.01%     99.77% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7       189539      0.00%     99.78% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8     12996534      0.22%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   5776886905                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars        5302031                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls      5714234                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    236061722     62.93%     62.93% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult      2644532      0.71%     63.64% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv      2623427      0.70%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     64.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead     86434558     23.04%     87.38% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite     47336754     12.62%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    375101292                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples     12996534                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    340439037                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    375101292                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    340410932                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    375073187                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    16.989762                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.058859                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs    133771312                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    345481823                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts     86434558                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts     47336754                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2328                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    236061722     62.93%     62.93% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult      2644532      0.71%     63.64% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv      2623427      0.70%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     64.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead     86434558     23.04%     87.38% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite     47336754     12.62%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    375101292                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     73190436                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     64809312                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl      8377958                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     56525897                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl     16661373                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall      5714234                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn      5714220                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     93839568                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     93839568                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     93866870                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     93866870                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     29307219                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     29307219                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     29322291                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     29322291                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 1793978072066                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 1793978072066                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 1793978072066                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 1793978072066                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data    123146787                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total    123146787                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data    123189161                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total    123189161                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.237986                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.237986                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.238027                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.238027                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 61212.838791                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 61212.838791                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 61181.374677                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 61181.374677                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs    235215835                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets     42888552                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs      7259941                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets       231786                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    32.399139                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   185.035127                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     27263825                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     27263825                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data      2055819                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total      2055819                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data      2055819                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total      2055819                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     27251400                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     27251400                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     27263435                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     27263435                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1545                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1545                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 1693665384732                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 1693665384732                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 1693965281482                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 1693965281482                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data    115990000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total    115990000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.221292                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.221292                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.221314                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.221314                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 62149.665145                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 62149.665145                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 62133.230148                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 62133.230148                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 75074.433657                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 75074.433657                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     27263825                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMisses::cpu_cluster.cpus.data         2048                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMisses::total         2048                       # number of CleanSharedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissLatency::cpu_cluster.cpus.data      1536750                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissLatency::total      1536750                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissRate::cpu_cluster.cpus.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data   750.366211                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.CleanSharedReq.avgMshrMissLatency::total   750.366211                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data      5270620                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total      5270620                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data        17386                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total        17386                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    346685250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    346685250                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data      5288006                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total      5288006                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.003288                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.003288                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 19940.483723                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 19940.483723                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data        14637                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total        14637                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data         2749                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total         2749                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data     28089250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total     28089250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.000520                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.000520                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 10217.988359                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 10217.988359                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     61663449                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     61663449                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     19436383                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     19436383                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 1339986906500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 1339986906500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     81099832                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     81099832                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.239660                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.239660                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 68942.194980                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 68942.194980                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       556184                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       556184                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     18880199                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     18880199                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data         1151                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total         1151                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 1298912186500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 1298912186500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data    115990000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total    115990000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.232802                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.232802                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 68797.589819                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 68797.589819                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 100773.240660                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 100773.240660                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data        27143                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total        27143                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data        14883                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total        14883                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data        42026                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total        42026                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.354138                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.354138                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data        11846                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total        11846                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data    290816750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total    290816750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.281873                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.281873                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 24549.784737                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 24549.784737                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          159                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          159                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          189                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          189                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          348                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          348                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.543103                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.543103                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          189                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          189                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      9080000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      9080000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.543103                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.543103                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 48042.328042                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 48042.328042                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data      5287350                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total      5287350                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           44                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           44                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data        51000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total        51000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data      5287394                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total      5287394                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000008                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000008                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data  1159.090909                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total  1159.090909                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total            3                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data        49500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total        49500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000001                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000001                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data        16500                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total        16500                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data           44                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total           44                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data      2845653                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total      2845653                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data  82467097299                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total  82467097299                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data      2845697                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total      2845697                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.999985                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.999985                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 28980.025779                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 28980.025779                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data           16                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total           16                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data      2845637                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total      2845637                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data  81043653299                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total  81043653299                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.999979                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.999979                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 28479.968913                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 28479.968913                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data     32176075                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total     32176075                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data      7025183                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total      7025183                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data 371524068267                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total 371524068267                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data     39201258                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total     39201258                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.179208                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.179208                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 52884.610731                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 52884.610731                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data      1499619                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total      1499619                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data      5525564                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total      5525564                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          394                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          394                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data 313709544933                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total 313709544933                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.140954                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.140954                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 56774.212539                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 56774.212539                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs    131691048                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     27263825                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     4.830248                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          512                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    294797043                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    294797043                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     33844318                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   5615133866                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles     79424691                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     48550595                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles       241237                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     43332942                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        29882                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    379407397                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts      1334024                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    394849286                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        29142                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     73540550                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts    105260139                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts     47370347                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.068266                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads     89513307                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites     89534859                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    478991035                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    245199599                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs    152630486                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   5979726775                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites     21211614                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         2032                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          778                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     52792994                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       5771640318                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       541736                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          3087                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles      1985412                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles        12726                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         7460                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        23597                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines    128210182                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        18889                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes           83                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   5777194707                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.066828                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.395147                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   5588193604     96.73%     96.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     65731349      1.14%     97.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     49460273      0.86%     98.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3     73809481      1.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   5777194707                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    349953841                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.060504                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     75389694                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.013034                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      3251239                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst    128096014                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total    128096014                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst    128096014                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total    128096014                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst       114002                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total       114002                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst       114002                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total       114002                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   3282529234                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   3282529234                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   3282529234                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   3282529234                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst    128210016                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total    128210016                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst    128210016                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total    128210016                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.000889                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.000889                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.000889                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.000889                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 28793.610937                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 28793.610937                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 28793.610937                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 28793.610937                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs      1138535                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets          161                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         8877                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   128.256731                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          161                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks       107561                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total       107561                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         6441                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         6441                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         6441                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         6441                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst       107561                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total       107561                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst       107561                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total       107561                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   2917806811                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   2917806811                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   2917806811                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   2917806811                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.000839                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.000839                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.000839                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.000839                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 27126.995946                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 27126.995946                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 27126.995946                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 27126.995946                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements       107561                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst    128096014                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total    128096014                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst       114002                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total       114002                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   3282529234                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   3282529234                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst    128210016                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total    128210016                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.000889                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.000889                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 28793.610937                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 28793.610937                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         6441                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         6441                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst       107561                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total       107561                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   2917806811                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   2917806811                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.000839                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.000839                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 27126.995946                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 27126.995946                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs    128117964                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs       107561                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs  1191.119123                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          147                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          349                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           15                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    256527593                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    256527593                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles       241237                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles     775737610                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   3492637763                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    377511400                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts     86579959                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts     47786504                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts      5332215                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents          512                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   3491758273                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         2043                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect       184948                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        50833                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts       235781                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    376068609                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    376054307                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst    190696381                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    312347566                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.065017                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.610526                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads          78299                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads       145401                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         2043                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores       449750                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads        13234                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache      7300809                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples     86392821                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    81.491375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   161.881757                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     62782236     72.67%     72.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        90745      0.11%     72.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29      1630518      1.89%     74.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39        75338      0.09%     74.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49        43163      0.05%     74.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59        73579      0.09%     74.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69       145199      0.17%     75.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79        89383      0.10%     75.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89        84632      0.10%     75.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99        68879      0.08%     75.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109        77850      0.09%     75.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119        60261      0.07%     75.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129        63459      0.07%     75.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139        60299      0.07%     75.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149        62293      0.07%     75.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159        55492      0.06%     75.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169        67799      0.08%     75.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179        72598      0.08%     75.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189        80876      0.09%     76.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199        87350      0.10%     76.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209       108762      0.13%     76.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219       155625      0.18%     76.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229       190093      0.22%     76.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239       159840      0.19%     76.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249       314619      0.36%     77.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259       251847      0.29%     77.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269       133234      0.15%     77.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279       111896      0.13%     77.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289     16833409     19.48%     97.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299       125701      0.15%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows      2235846      2.59%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2747                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total     86392821                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             2                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            6                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults          1417                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits     78698793                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses      7825563                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits     46055753                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses      1332246                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts       9132708                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb         2119                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          963                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses     86524356                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses     47387999                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits        124754546                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses        9157809                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses    133912355                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks        27809                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor        27809                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            2                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         2712                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore        12034                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples        15775                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean 10470.047544                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev 29758.037190                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-32767        15124     95.87%     95.87% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::32768-65535           12      0.08%     95.95% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-98303           95      0.60%     96.55% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::98304-131071          115      0.73%     97.28% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-163839          318      2.02%     99.30% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::163840-196607           88      0.56%     99.85% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::196608-229375            2      0.01%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::229376-262143            6      0.04%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::262144-294911            2      0.01%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::327680-360447            3      0.02%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::360448-393215            2      0.01%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::393216-425983            2      0.01%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::425984-458751            4      0.03%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::491520-524287            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total        15775                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples         7952                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  2585.230131                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean   996.629343                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 14780.197076                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-16383         7835     98.53%     98.53% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::16384-32767           14      0.18%     98.70% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::49152-65535            8      0.10%     98.81% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-81919           40      0.50%     99.31% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::81920-98303            7      0.09%     99.40% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::98304-114687            2      0.03%     99.42% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::114688-131071            7      0.09%     99.51% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-147455           17      0.21%     99.72% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::147456-163839            1      0.01%     99.74% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::163840-180223            7      0.09%     99.82% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::229376-245759           14      0.18%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total         7952                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples  24360382274                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.293376                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.528259                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0-1  24275426274     99.65%     99.65% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2-3     20187750      0.08%     99.73% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4-5     27451500      0.11%     99.85% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6-7     36129500      0.15%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8-9       991250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10-11        30750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12-13        16000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14-15       142500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::16-17         1000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::18-19          750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::20-21          750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::22-23         4250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total  24360382274                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::64KiB         2712     99.93%     99.93% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::512MiB            2      0.07%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total         2714                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data        27809                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total        27809                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data         2714                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total         2714                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total        30523                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits    128211466                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          275                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts            59                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb         2119                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           16                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses    128211741                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits        128211466                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            275                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses    128211741                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          270                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          270                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           54                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           41                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          229                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   351.528384                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev  4573.930689                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-8191          228     99.56%     99.56% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-73727            1      0.44%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          229                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples           95                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 13068.421053                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  2776.736521                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 28250.692943                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-16383           81     85.26%     85.26% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-81919           12     12.63%     97.89% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-114687            1      1.05%     98.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::131072-147455            1      1.05%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total           95                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   2885781044                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.439972                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.496384                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   1616118294     56.00%     56.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1   1269662750     44.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   2885781044                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::64KiB           54    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total           54                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          270                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          270                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst           54                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total           54                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          324                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits        26995                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          264                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           11                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits      7824663                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses          900                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits      1332067                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses          179                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts         2796                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb         2119                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries         2151                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses      7825563                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses      1332246                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          275                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits      9156994                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses         1090                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses      9158084                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           46                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1446198104726                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         5773                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles       241237                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     56579992                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   4462195196                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles    582849056                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles    101097813                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles    574231413                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    378107822                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts       590833                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents      2042683                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents      5247230                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents    455999399                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents     83674494                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         4836                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    373862590                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      561145044                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    452813072                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2181                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    371350835                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps      2511755                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing      5769825                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing      5332720                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts     95989529                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          6140748013                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          754111697                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    340410932                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     375073187                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker        12590                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker           79                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        76129                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data      4493383                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total       4582181                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker        12590                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker           79                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        76129                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data      4493383                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total      4582181                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          462                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker           22                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        31432                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data     19915545                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total     19947461                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          462                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker           22                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        31432                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data     19915545                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total     19947461                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker     56764072                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker      1579228                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   2608994391                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 1563955469901                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 1566622807592                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker     56764072                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker      1579228                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   2608994391                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 1563955469901                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 1566622807592                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker        13052                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          101                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst       107561                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     24408928                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     24529642                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker        13052                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          101                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst       107561                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     24408928                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     24529642                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.035397                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.217822                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.292225                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.815912                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.813198                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.035397                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.217822                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.292225                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.815912                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.813198                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 122865.956710                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 71783.090909                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 83004.402870                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 78529.383449                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 78537.454345                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 122865.956710                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 71783.090909                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 83004.402870                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 78529.383449                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 78537.454345                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks      6978723                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total       6978723                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data         1065                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total         1065                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data         1065                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total         1065                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          462                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           22                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        31432                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data     19914480                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total     19946396                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          462                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           22                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        31432                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data     19914480                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher       188320                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total     20134716                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1545                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1545                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     55378072                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1513228                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   2514697395                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 1504183398151                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 1506754986846                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     55378072                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1513228                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   2514697395                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 1504183398151                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher  27219286518                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 1533974273364                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data    110522750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total    110522750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.035397                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.217822                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.292225                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.815869                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.813155                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.035397                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.217822                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.292225                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.815869                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.820832                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 119865.956710                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 68783.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 80004.371182                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 75532.145361                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 75540.212219                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 119865.956710                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 68783.090909                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 80004.371182                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 75532.145361                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 144537.417789                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 76185.543087                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 71535.760518                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 71535.760518                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements           22940424                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher       188320                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total       188320                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher  27219286518                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total  27219286518                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 144537.417789                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 144537.417789                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data        48736                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total        48736                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data      2806161                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total      2806161                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        19000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        19000                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data      2854897                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total      2854897                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.982929                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.982929                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.006771                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     0.006771                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data      2806161                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total      2806161                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data  65339221175                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total  65339221175                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.982929                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.982929                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 23284.202572                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 23284.202572                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst        76129                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total        76129                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        31432                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        31432                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   2608994391                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   2608994391                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst       107561                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total       107561                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.292225                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.292225                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 83004.402870                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 83004.402870                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        31432                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        31432                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   2514697395                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   2514697395                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.292225                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.292225                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 80004.371182                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 80004.371182                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data      2820307                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total      2820307                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data      2705494                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total      2705494                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data 284679745267                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total 284679745267                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data      5525801                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total      5525801                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.489611                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.489611                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 105222.833711                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 105222.833711                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data          999                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total          999                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data      2704495                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total      2704495                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data 276540644017                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total 276540644017                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.489430                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.489430                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 102252.229720                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 102252.229720                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker        12590                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker           79                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total        12669                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          462                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           22                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total          484                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker     56764072                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker      1579228                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total     58343300                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker        13052                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          101                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total        13153                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.035397                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.217822                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.036798                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 122865.956710                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 71783.090909                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 120544.008264                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          462                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           22                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total          484                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data         1151                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total         1151                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     55378072                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1513228                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total     56891300                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data    110522750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total    110522750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.035397                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.217822                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.036798                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 119865.956710                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 68783.090909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 117544.008264                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 96023.240660                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 96023.240660                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data      1673076                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total      1673076                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data     17210051                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total     17210051                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 1279275724634                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 1279275724634                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     18883127                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     18883127                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.911398                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.911398                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 74333.058318                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 74333.058318                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           66                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           66                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data     17209985                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total     17209985                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 1227642754134                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 1227642754134                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.911395                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.911395                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 71333.168166                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 71333.168166                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data            3                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total            3                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data        47250                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total        47250                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data        15750                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total        15750                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total            3                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data        38250                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total        38250                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data        12750                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total        12750                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data         2359                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total         2359                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data     35408704                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total     35408704                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data         2359                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total         2359                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data 15010.048326                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total 15010.048326                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data         2359                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total         2359                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data     29061221                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total     29061221                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12319.296736                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12319.296736                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          394                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          394                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     16130036                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     16130036                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     16130036                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     16130036                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks     11241339                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total     11241339                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks     11241339                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total     11241339                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses     19946396                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued       208175                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused       186856                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache        19544                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR          311                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate         19855                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified       208295                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit          105                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            7                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage        25681                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16353.861589                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs         32192998                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       27557349                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.168218                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 16352.585343                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     0.046899                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.002486                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.226861                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.998083                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000075                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.998160                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           29                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023            7                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16101                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           21                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0         1027                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         2625                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2        10368                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         2077                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.001770                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.000427                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.982727                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses      903689805                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses     903689805                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq        17163                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     19007851                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          394                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          394                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty     18220062                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     16130047                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict     15961701                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq       358627                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq         2359                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq            3                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp         2362                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq      5525801                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp      5525801                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq       107561                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     18883127                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanSharedReq         2048                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq      2854897                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp      2854897                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       322683                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     81801337                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          337                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        28828                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total     82153185                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     13767808                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   3307062252                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          808                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port       104416                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   3320935284                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops            23301910                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic     446661144                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     51134453                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000065                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.008036                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     51131151     99.99%     99.99% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1         3302      0.01%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     51134453                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  21466061551                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     54159727                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy  12919495080                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       118382                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy      7965158                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests     56652250                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     28836768                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          432                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          432                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   425                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  425                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   31                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  31                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.pci_devices.pio            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          794                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          912                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      912                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.pci_devices.pio            6                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1588                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1704                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1704                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy                 7750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer14.occupancy              110750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               584250                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              881000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   6976090.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples       462.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples        22.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     31432.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples  19904501.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples    187641.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016871                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.015049024834                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       264078                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       264078                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            42232304                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            6767150                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    20134301                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    6978723                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  20134301                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  6978723                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  10243                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2633                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                    184006                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              20134301                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              6978723                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                17399119                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  507635                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  572667                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  625523                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  551315                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  326556                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   29089                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   27483                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   24331                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   21684                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  19306                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  11704                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   5032                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   2610                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  59800                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  80392                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 115997                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 151274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 199151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 248777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 283847                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 298912                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 301724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 318790                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 312830                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 310672                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 280502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 278868                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 278960                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 279270                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 278513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 277562                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  40871                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  28885                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  22356                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  19410                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  17674                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  16384                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  15778                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                  15808                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                  16404                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                  16537                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                  16657                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                  16641                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                  16694                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                  16854                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  17335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  17815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  18267                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  18867                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  19706                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  21178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  23331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  27938                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  35528                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  50016                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  75326                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                 119888                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                 194748                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                 288953                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                 386994                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                 477037                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                 550369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       264078                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      76.204970                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1128.153991                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023       263118     99.64%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           40      0.02%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           13      0.00%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           15      0.01%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           12      0.00%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           35      0.01%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           48      0.02%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           59      0.02%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           69      0.03%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           64      0.02%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           39      0.01%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           37      0.01%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           36      0.01%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           35      0.01%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           34      0.01%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           26      0.01%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           26      0.01%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           23      0.01%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           20      0.01%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479           26      0.01%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           22      0.01%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           20      0.01%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551           17      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           19      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599           30      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623           19      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           20      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           22      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           12      0.00%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           20      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           18      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767           23      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791           17      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815           11      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839            7      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::35840-36863           10      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-37887            8      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::37888-38911            4      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38912-39935            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40960-41983            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        264078                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       264078                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      26.416805                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.925176                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev    128.053787                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-511        263022     99.60%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-1023          929      0.35%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1024-1535          124      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31744-32255            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        264078                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  655552                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              1288595264                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            446638272                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              891148053.32708752                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              308879628.65753186                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1445994525000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      53332.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker        29568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker         1408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      2011648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data   1273888064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher     12009024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    446470208                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 20448.209284102508                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 973.724251623929                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1391186.394411060726                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 880977060.916942954063                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 8305026.922680256888                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 308763401.390042543411                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker          462                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        31432                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data     19914483                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher       187902                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      6978723                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker     39180463                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker       731526                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst   1415944710                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 817742941052                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher  20645080810                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 35088254717158                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     84806.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     33251.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     45047.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     41062.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    109871.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5027890.45                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker        29568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker         1408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      2011648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data   1274526912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher     12025728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     1288595264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      2011648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      2011648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    446638272                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    446638272                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker          462                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker           22                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        31432                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data     19914483                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher       187902                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        20134301                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      6978723                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        6978723                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker        20448                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker          974                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1391186                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    881418866                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher      8316579                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         891148053                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1391186                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1391186                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    308879629                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        308879629                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    308879629                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker        20448                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker          974                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1391186                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    881418866                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher      8316579                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1200027682                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             20124058                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             6976097                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       632763                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       626858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       627483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       627481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       628823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       630938                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       631934                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       629318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       630855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       629460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       629881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       628708                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       626921                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       626750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       630484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       627971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       626509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       626953                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       627259                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       628861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       627049                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       627327                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       628994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       630223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       630021                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       631788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       628192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       629047                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       627647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       627822                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       627839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       631899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       218958                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       217234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       216462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       216657                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       217317                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       218264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       218019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       219760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       219439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       217842                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       218545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       217787                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       217282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       217097                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       217897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       216900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16       216716                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17       216826                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18       216776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19       217010                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20       216767                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21       217587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22       218287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23       218414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24       219207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25       219083                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26       218262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27       218433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28       217324                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29       217079                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30       218735                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31       224131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            500330896043                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           50229648768                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       839843878561                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                24862.33                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41733.33                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              138091                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             476416                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.69                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            6.83                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     26485649                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    65.484897                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.871956                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    14.579847                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127     26049643     98.35%     98.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191       346240      1.31%     99.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255        56652      0.21%     99.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319        11733      0.04%     99.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383         5694      0.02%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447         5005      0.02%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511         6194      0.02%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575         1216      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639         3230      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703           15      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831            9      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895           15      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     26485649                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead        1287939712                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      446470208                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              890.694696                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              308.763401                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.68                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.47                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.20                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                2.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -74900771444.425873                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    50176244948.516006                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   85752239607.201736                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  25819133386.667339                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 65243691976.508118                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 453863672664.731262                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 291287231334.490906                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  897241442471.771973                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   620.501244                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 463284129610                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF 109781300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 872930000140                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 1151                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            17430957                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 394                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                394                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       6978723                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          15961701                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              2359                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq               3                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2704495                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2704495                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq        17429806                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq        2806161                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     66017549                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          912                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         2178                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     66020639                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                66020639                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port   1735233536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         4356                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total   1735239596                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1735239596                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           22944369                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 22944369    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             22944369                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         74737627106                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              711250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1591999                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       114480222915                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       46067254                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     23126804                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1677705297750                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       23                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.185943                       # Number of seconds simulated (Second)
simTicks                                 1185942669000                       # Number of ticks simulated (Tick)
finalTick                                2864592863750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1941.25                       # Real time elapsed on the host (Second)
hostTickRate                                610916957                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  408525744                       # Number of bytes of host memory used (Byte)
simInsts                                    197874734                       # Number of instructions simulated (Count)
simOps                                      215528139                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   101932                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     111025                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          4743770660                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 23.971077                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.041717                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          214138436                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded      2686654                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         225629048                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued       205569                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined      1296951                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined      1017077                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved         2713                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   4738128615                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.047620                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.304716                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   4598765085     97.06%     97.06% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1     75514863      1.59%     98.65% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     44052873      0.93%     99.58% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3     18400857      0.39%     99.97% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4       168817      0.00%     99.97% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5      1226120      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   4738128615                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu     12993542     35.33%     35.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          696      0.00%     35.33% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv        10493      0.03%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            1      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     35.36% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead     17879905     48.61%     83.97% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite      5896476     16.03%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          712      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    132791542     58.85%     58.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult      1329675      0.59%     59.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv      1312423      0.58%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           78      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     60.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead     66226369     29.35%     89.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite     23968030     10.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    225629048                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.047563                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy               36781115                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.163016                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   5226367356                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    218120834                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    216060201                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         6039                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2630                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2349                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      262405887                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3564                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts       144876                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              28545                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            5642045                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              18                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads     56871928                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores     24155585                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads        86572                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        59605                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         2093      0.00%      0.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return      3131606      7.01%      7.02% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect      3004634      6.73%     13.75% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        28768      0.06%     13.81% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     35662371     79.89%     93.70% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond      1415975      3.17%     96.87% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     96.87% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond      1396436      3.13%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     44641883                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch          306      0.03%      0.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return       240365     20.40%     20.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect       137156     11.64%     32.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect         4989      0.42%     32.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       606091     51.43%     83.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond       104162      8.84%     92.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     92.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond        85439      7.25%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total      1178508                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch         1787      1.23%      1.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          217      0.15%      1.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        16198     11.11%     12.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          595      0.41%     12.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond       122442     83.97%     96.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         4391      3.01%     99.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          189      0.13%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total       145819                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch         1787      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return      2891241      6.65%      6.66% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect      2867478      6.60%     13.25% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect        23779      0.05%     13.31% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     35056280     80.66%     93.97% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond      1311813      3.02%     96.98% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     96.98% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond      1310997      3.02%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     43463375                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch         1787      1.27%      1.27% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          154      0.11%      1.38% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        13791      9.78%     11.16% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          575      0.41%     11.57% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond       121238     85.98%     97.55% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         3298      2.34%     99.89% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.89% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          158      0.11%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total       141001                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget     11409315     25.56%     25.56% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     28680565     64.25%     89.80% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS      3131606      7.01%     96.82% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect      1420397      3.18%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     44641883                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch        52196     35.80%     35.80% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return        93337     64.01%     99.80% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          217      0.15%     99.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           69      0.05%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total       145819                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     35664464                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     24348534                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect       145819                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        35347                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted        52482                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted        93337                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     44641883                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        49694                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     30152875                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.675439                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        37423                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups      1425204                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits      1420397                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         4807                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         2093      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return      3131606      7.01%      7.02% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect      3004634      6.73%     13.75% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        28768      0.06%     13.81% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     35662371     79.89%     93.70% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond      1415975      3.17%     96.87% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     96.87% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond      1396436      3.13%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     44641883                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         2093      0.01%      0.01% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return      3131606     21.61%     21.63% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        25858      0.18%     21.81% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        28768      0.20%     22.01% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      9895389     68.30%     90.30% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         8858      0.06%     90.36% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     90.36% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond      1396436      9.64%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total     14489008                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        16198     32.60%     32.60% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     32.60% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        29105     58.57%     91.16% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         4391      8.84%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        49694                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        16198     32.60%     32.60% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     32.60% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        29105     58.57%     91.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         4391      8.84%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        49694                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups      1425204                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits      1420397                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses         4807                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          784                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords      1425988                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes      3273767                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops      3273751                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       382510                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used      2891241                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct      2891087                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          154                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts       982482                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls      2683941                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts       125563                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   4737958164                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.045494                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.437301                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   4656124803     98.27%     98.27% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1     36656138      0.77%     99.05% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2     13508764      0.29%     99.33% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3      6074122      0.13%     99.46% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     14364801      0.30%     99.76% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      4356609      0.09%     99.85% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6       233809      0.00%     99.86% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7       105077      0.00%     99.86% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8      6534041      0.14%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   4737958164                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars        2657748                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls      2891257                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    132211081     61.34%     61.34% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult      1326885      0.62%     61.95% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv      1312380      0.61%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     62.56% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead     56775140     26.34%     88.90% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite     23923217     11.10%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    215549002                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples      6534041                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    197895597                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    215549002                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    197874734                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    215528139                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    23.971077                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.041717                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs     80698357                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    200650566                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts     56775140                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts     23923217                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2328                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    132211081     61.34%     61.34% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult      1326885      0.62%     61.95% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv      1312380      0.61%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     62.56% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead     56775140     26.34%     88.90% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite     23923217     11.10%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    215549002                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     43463375                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     39235571                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl      4226017                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     35056280                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl      8405308                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall      2891257                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn      2891241                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     53944462                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     53944462                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     53959771                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     53959771                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     21442532                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     21442532                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     21450970                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     21450970                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 1356535669533                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 1356535669533                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 1356535669533                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 1356535669533                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data     75386994                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total     75386994                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data     75410741                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total     75410741                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.284433                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.284433                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.284455                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.284455                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 63263.781979                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 63263.781979                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 63238.896401                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 63238.896401                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs    116966401                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets     21167725                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs      3644915                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets       118411                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    32.090296                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   178.764853                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     20325319                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     20325319                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data      1124313                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total      1124313                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data      1124313                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total      1124313                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     20318219                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     20318219                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     20325115                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     20325115                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1271                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1271                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 1301037598541                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 1301037598541                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 1301241761541                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 1301241761541                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     96432000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     96432000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.269519                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.269519                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.269525                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.269525                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 64033.053219                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 64033.053219                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 64021.372649                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 64021.372649                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 75870.967742                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 75870.967742                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     20325319                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data      2637064                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total      2637064                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         9561                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         9561                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    226059750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    226059750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data      2646625                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total      2646625                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.003613                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.003613                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 23643.944148                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 23643.944148                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         8146                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         8146                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data         1415                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total         1415                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data     14790750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total     14790750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.000535                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.000535                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 10452.826855                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 10452.826855                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     37685462                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     37685462                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     16424741                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     16424741                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 1130598118750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 1130598118750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     54110203                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     54110203                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.303542                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.303542                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 68835.065268                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 68835.065268                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       318587                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       318587                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     16106154                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     16106154                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          946                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          946                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 1104469500250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 1104469500250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     96432000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     96432000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.297655                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.297655                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 68574.378480                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 68574.378480                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 101936.575053                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 101936.575053                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data        15147                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total        15147                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         8275                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         8275                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data        23422                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total        23422                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.353300                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.353300                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         6733                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         6733                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data    196693000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total    196693000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.287465                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.287465                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 29213.277885                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 29213.277885                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          162                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          162                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          163                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          163                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          325                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          325                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.501538                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.501538                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          163                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          163                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      7470000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      7470000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.501538                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.501538                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 45828.220859                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 45828.220859                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data      2646109                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total      2646109                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           27                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           27                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data        67000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total        67000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data      2646136                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total      2646136                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000010                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000010                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data  2481.481481                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total  2481.481481                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data            4                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total            4                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data        65000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total        65000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000002                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000002                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data        16250                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total        16250                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data          135                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total          135                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data      1435956                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total      1435956                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data  40727347557                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total  40727347557                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data      1436091                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total      1436091                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.999906                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.999906                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 28362.531691                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 28362.531691                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data           14                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total           14                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data      1435942                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total      1435942                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data  40008621557                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total  40008621557                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.999896                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.999896                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 27862.282430                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 27862.282430                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data     16258865                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total     16258865                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data      3581835                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total      3581835                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data 185210203226                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total 185210203226                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data     19840700                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total     19840700                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.180530                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.180530                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 51708.189580                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 51708.189580                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       805712                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       805712                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data      2776123                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total      2776123                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          325                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          325                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data 156559476734                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total 156559476734                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.139921                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.139921                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 56395.007258                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 56395.007258                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs     79569490                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     20325319                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     3.914797                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          512                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    181732323                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    181732323                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     22094679                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   4642451586                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles     40152630                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     33298318                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles       131402                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     28439685                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        20800                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    217844985                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       723305                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    225469774                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        21599                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     43645746                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts     66204448                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts     23943347                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.047530                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads     44999049                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites     45011148                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    274329266                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    143565477                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs     90147795                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4867069150                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites     10618988                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         2032                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          778                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     33232568                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       4733818351                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       303982                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          3108                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles      1715167                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles        10802                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         6821                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        17949                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines     77906706                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        14822                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes           80                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   4738128615                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.046734                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.327500                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   4627936801     97.67%     97.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     36270126      0.77%     98.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     36604335      0.77%     99.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3     37317353      0.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   4738128615                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    202974753                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.042788                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     44641883                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.009411                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      2404426                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     77825812                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     77825812                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     77825812                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     77825812                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst        80731                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total        80731                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst        80731                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total        80731                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   2632108332                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   2632108332                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   2632108332                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   2632108332                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     77906543                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     77906543                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     77906543                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     77906543                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.001036                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.001036                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.001036                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.001036                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 32603.440215                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 32603.440215                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 32603.440215                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 32603.440215                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       961559                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         7340                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   131.002589                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks        75398                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total        75398                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         5333                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         5333                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         5333                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         5333                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst        75398                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total        75398                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst        75398                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total        75398                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   2340155392                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   2340155392                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   2340155392                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   2340155392                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.000968                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.000968                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.000968                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.000968                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 31037.366933                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 31037.366933                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 31037.366933                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 31037.366933                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements        75398                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     77825812                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     77825812                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst        80731                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total        80731                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   2632108332                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   2632108332                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     77906543                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     77906543                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.001036                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.001036                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 32603.440215                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 32603.440215                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         5333                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         5333                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst        75398                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total        75398                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   2340155392                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   2340155392                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.000968                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.000968                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 31037.366933                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 31037.366933                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     77941099                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs        75398                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs  1033.728998                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          144                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          353                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           14                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    155888484                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    155888484                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles       131402                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles     387737623                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   3453165137                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    216846689                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts     56871928                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts     24155585                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts      2671509                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents          417                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   3452725273                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1427                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect        94096                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        34003                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts       128099                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    216070794                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    216062550                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst    109283061                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    170477260                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.045547                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.641042                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads          44558                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads        96788                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1427                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores       232368                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads         8591                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache      3672310                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples     56751926                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    95.186604                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   167.964277                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     38244234     67.39%     67.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        56718      0.10%     67.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29      1361804      2.40%     69.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39        40851      0.07%     69.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49        22215      0.04%     70.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59        37388      0.07%     70.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69        72430      0.13%     70.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79        45573      0.08%     70.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89        42644      0.08%     70.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99        34168      0.06%     70.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109        38930      0.07%     70.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119        32622      0.06%     70.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129        31880      0.06%     70.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139        30942      0.05%     70.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149        31554      0.06%     70.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159        27427      0.05%     70.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169        34303      0.06%     70.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179        36475      0.06%     70.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189        40959      0.07%     70.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199        44198      0.08%     71.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209        53761      0.09%     71.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219        75907      0.13%     71.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229        93176      0.16%     71.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239        78924      0.14%     71.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249       157234      0.28%     71.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259       128215      0.23%     72.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269        68449      0.12%     72.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279        61262      0.11%     72.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289     14446220     25.46%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        65566      0.12%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows      1215897      2.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2755                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total     56751926                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             3                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            3                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults          1073                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits     56767658                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses        68281                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits     23931962                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses        20342                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts         75588                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb         1079                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          963                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses     56835939                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses     23952304                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits         80699620                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses          88623                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses     80788243                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks        14420                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor        14420                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         1388                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore         6285                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples         8135                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  9918.039336                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev 30417.976235                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-32767         7825     96.19%     96.19% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::32768-65535            5      0.06%     96.25% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-98303           59      0.73%     96.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::98304-131071           48      0.59%     97.57% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-163839          101      1.24%     98.81% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::163840-196607           66      0.81%     99.62% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::196608-229375           13      0.16%     99.78% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::229376-262143            2      0.02%     99.80% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::294912-327679            8      0.10%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::327680-360447            4      0.05%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::360448-393215            2      0.02%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::393216-425983            2      0.02%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total         8135                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples         4055                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  2783.847102                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1011.181124                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 16653.456369                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-32767         4002     98.69%     98.69% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::32768-65535            2      0.05%     98.74% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-98303           22      0.54%     99.28% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-163839           21      0.52%     99.80% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::229376-262143            7      0.17%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::393216-425983            1      0.02%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total         4055                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples  22006572784                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.182240                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.435678                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0-1  21964516284     99.81%     99.81% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2-3     11136750      0.05%     99.86% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4-5     13277000      0.06%     99.92% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6-7     16560750      0.08%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8-9       643000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10-11       218000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12-13        24750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14-15        70250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::16-17          750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::18-19          750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::20-21       124500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total  22006572784                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::64KiB         1388    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total         1388                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data        14420                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total        14420                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data         1388                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total         1388                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total        15808                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     77907647                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          283                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts            58                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb         1079                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           16                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     77907930                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         77907647                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            283                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     77907930                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          278                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          278                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           53                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           41                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          237                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean    64.345992                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev   461.809373                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-255          232     97.89%     97.89% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::1024-1279            1      0.42%     98.31% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::2560-2815            1      0.42%     98.73% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::3584-3839            3      1.27%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          237                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples           94                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean  8949.468085                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  2341.262300                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 22353.753497                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-8191           85     90.43%     90.43% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-73727            8      8.51%     98.94% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::114688-122879            1      1.06%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total           94                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples    525467304                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     2.496481                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   -786351696   -149.65%   -149.65% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1   1311819000    249.65%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total    525467304                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::64KiB           53    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total           53                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          278                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          278                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst           53                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total           53                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          331                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits        13767                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          273                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses           10                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits        67505                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses          776                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits        20194                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses          148                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts         1467                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb         1079                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries         1110                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses        68281                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses        20342                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          283                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits        87972                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses          934                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses        88906                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           36                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1186131480981                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         4518                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles       131402                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     36891974                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   3939698993                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles    128601345                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     55468796                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles    577336105                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    217157601                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts       306890                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents      1071424                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents      2623595                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents    514612735                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents     40897128                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         3790                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    208272560                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      315897238                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    261300111                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2198                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    206910714                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps      1361846                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing      2919655                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing      2671953                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts     67617241                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4947929355                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          433231402                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    197874734                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     215528139                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker         6467                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker           77                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        49069                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data      2796484                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total       2852097                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker         6467                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker           77                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        49069                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data      2796484                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total      2852097                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          258                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        26329                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data     16086356                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total     16112958                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          258                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        26329                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data     16086356                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total     16112958                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker     31457629                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker      1097985                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   2137068992                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 1229992517253                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 1232162141859                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker     31457629                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker      1097985                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   2137068992                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 1229992517253                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 1232162141859                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker         6725                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker           92                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst        75398                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     18882840                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     18965055                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker         6725                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker           92                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst        75398                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     18882840                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     18965055                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.038364                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.163043                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.349200                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.851903                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.849613                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.038364                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.163043                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.349200                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.851903                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.849613                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 121928.794574                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker        73199                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 81167.875423                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 76461.848616                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 76470.263366                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 121928.794574                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker        73199                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 81167.875423                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 76461.848616                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 76470.263366                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks      2930067                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total       2930067                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data          189                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total          189                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data          189                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total          189                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          258                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        26329                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data     16086167                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total     16112769                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          258                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        26329                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data     16086167                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher        70824                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total     16183593                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1271                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1271                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     30683629                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1052985                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   2058081743                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 1181727320253                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 1183817138610                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     30683629                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1052985                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   2058081743                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 1181727320253                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher  10035575424                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 1193852714034                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     91938250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     91938250                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.038364                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.163043                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.349200                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.851893                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.849603                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.038364                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.163043                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.349200                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.851893                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.853338                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 118928.794574                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        70199                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 78167.865965                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 73462.330725                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 73470.744762                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 118928.794574                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        70199                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 78167.865965                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 73462.330725                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 141697.382582                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 73769.323909                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 72335.365854                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 72335.365854                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements           17594099                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher        70824                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total        70824                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher  10035575424                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total  10035575424                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 141697.382582                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 141697.382582                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data        31782                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total        31782                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data      1410697                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total      1410697                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        18500                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        18500                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data      1442479                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total      1442479                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.977967                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.977967                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.013114                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     0.013114                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data      1410697                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total      1410697                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data  32230138720                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total  32230138720                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.977967                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.977967                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 22846.960559                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 22846.960559                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst        49069                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total        49069                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        26329                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        26329                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   2137068992                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   2137068992                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst        75398                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total        75398                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.349200                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.349200                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 81167.875423                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 81167.875423                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        26329                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        26329                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   2058081743                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   2058081743                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.349200                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.349200                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 78167.865965                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 78167.865965                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data      1413518                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total      1413518                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data      1361601                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total      1361601                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data 142110290759                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total 142110290759                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data      2775119                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total      2775119                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.490646                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.490646                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 104369.995879                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 104369.995879                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data          105                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total          105                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data      1361496                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total      1361496                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data 138022284259                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total 138022284259                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.490608                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.490608                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 101375.460713                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 101375.460713                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker         6467                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker           77                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total         6544                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          258                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total          273                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker     31457629                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker      1097985                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total     32555614                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker         6725                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker           92                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total         6817                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.038364                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.163043                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.040047                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 121928.794574                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker        73199                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 119251.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          258                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total          273                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          946                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          946                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     30683629                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1052985                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total     31736614                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     91938250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     91938250                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.038364                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.163043                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.040047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 118928.794574                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        70199                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 116251.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 97186.310782                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 97186.310782                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data      1382966                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total      1382966                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data     14724755                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total     14724755                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 1087882226494                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 1087882226494                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     16107721                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     16107721                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.914143                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.914143                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 73881.176732                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 73881.176732                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           84                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           84                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data     14724671                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total     14724671                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 1043705035994                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 1043705035994                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.914137                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.914137                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 70881.382409                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 70881.382409                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data            4                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total            4                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data        62000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total        62000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data        15500                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total        15500                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data            4                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total            4                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data        50000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total        50000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data        12500                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total        12500                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data         1211                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total         1211                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data     17573965                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total     17573965                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data         1211                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total         1211                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data 14511.944674                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total 14511.944674                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data         1211                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total         1211                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data     14574965                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total     14574965                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12035.478943                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12035.478943                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          325                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          325                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     14761809                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     14761809                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     14761809                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     14761809                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks      5638898                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total      5638898                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks      5638898                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total      5638898                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses     16112769                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued        77100                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused        70510                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache         5824                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR          452                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          6276                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified        77166                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           60                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            3                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage        12674                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16363.545196                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs         23356699                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       20470415                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.140998                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 16362.257736                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     0.035994                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.001997                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.249468                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.998673                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000076                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.998752                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           24                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023            4                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16121                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           14                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0         1109                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         2540                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2        10386                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         2085                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.001465                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.000244                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.983948                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses      673421773                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses     673421773                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq         9324                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     16192443                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          325                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          325                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty      8568965                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     14761819                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict     14664032                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq       135329                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq         1211                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq            4                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp         1215                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq      2775119                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp      2775119                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq        75398                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     16107721                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq      1442479                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp      1442479                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       226194                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     60980929                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          335                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        14860                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total     61222318                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      9650944                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   2509327150                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          736                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        53800                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   2519032630                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops            17730989                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic     187536776                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     38364687                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000045                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.006672                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     38362979    100.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1         1708      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     38364687                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  15762589018                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     37887991                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy   9802918915                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       121898                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy      4192646                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests     41741032                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     21116639                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          136                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          136                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   354                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  354                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   29                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  29                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          656                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          766                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      766                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1312                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1422                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1422                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy              111000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               480501                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              737000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   2927796.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples       255.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples        15.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     26329.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples  16078104.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples     70460.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016871                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.015215073330                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       101103                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       101104                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            33007275                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            2852935                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    16183467                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    2930067                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  16183467                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  2930067                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   8304                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2271                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                     86912                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              16183467                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              2930067                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                14840234                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  242872                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  286908                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  311136                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  272097                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  160046                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   11320                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   11164                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   10955                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   10440                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   8837                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   5466                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   2405                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   1277                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  19163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  23069                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  28923                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  46561                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  70720                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  95600                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 113052                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 120583                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 122178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 130736                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 126991                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 125398                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 109195                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 107969                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 107919                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 108027                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 107818                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 107439                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  19751                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  14475                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  11469                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  10059                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   9270                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   8466                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   8117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   7992                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   8144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   8291                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   8404                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   8448                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   8533                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   8655                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   9067                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   9370                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   9907                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  10631                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  11333                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  12437                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  13827                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  15980                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  19689                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  26280                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  37544                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  58011                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  91670                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                 133973                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                 178028                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                 220540                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                 258094                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       101104                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     159.985421                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1734.738456                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023       100196     99.10%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           46      0.05%     99.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           19      0.02%     99.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           15      0.01%     99.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           13      0.01%     99.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           40      0.04%     99.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           45      0.04%     99.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           68      0.07%     99.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           65      0.06%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           40      0.04%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           34      0.03%     99.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           27      0.03%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           30      0.03%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           36      0.04%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           26      0.03%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           25      0.02%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           22      0.02%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           31      0.03%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           26      0.03%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479           22      0.02%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           18      0.02%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           19      0.02%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551           25      0.02%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           15      0.01%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599           16      0.02%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623           20      0.02%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           12      0.01%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           25      0.02%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           26      0.03%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           17      0.02%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           24      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767           15      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791           17      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815           12      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839            7      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::35840-36863            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-37887            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::37888-38911            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38912-39935            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        101104                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       101103                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      28.958379                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.262013                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev    113.953923                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-255         98762     97.68%     97.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-511         1873      1.85%     99.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-767          325      0.32%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::768-1023          105      0.10%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1024-1279           34      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1280-1535            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::15616-15871            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        101103                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  531456                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys              1035741888                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            187524288                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              873349037.07727218                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              158122557.60906434                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1185942669000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      62047.27                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker        16320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1685056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data   1028998656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher      4509440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    187378304                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 13761.204842862435                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 809.482637815437                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1420857.891402843408                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 867663069.132728934288                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 3802409.777365047485                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 157999462.282607197762                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker          258                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker           15                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        26329                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data     16086168                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher        70697                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      2930067                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker     21574657                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker       518305                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst   1140063516                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 630184463561                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher   7510838668                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 28118462918826                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     83622.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     34553.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     43300.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     39175.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    106239.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   9596525.58                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker        16512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1685056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data   1029514752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher      4524608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total     1035741888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1685056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1685056                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    187524288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    187524288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker          258                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        26329                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data     16086168                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher        70697                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        16183467                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      2930067                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        2930067                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker        13923                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker          809                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1420858                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    868098247                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher      3815200                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         873349037                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1420858                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1420858                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    158122558                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        158122558                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    158122558                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker        13923                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker          809                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1420858                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    868098247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher      3815200                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1031471595                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             16175163                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             2927786                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       508109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       503798                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       505695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       504488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       505671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       507492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       507537                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       506010                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       506698                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       505743                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       506459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       505915                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       503912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       503702                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       506745                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       504906                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       503480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       503436                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       503908                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       507275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       505159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       505159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       504623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       504903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       504979                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       507559                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       504483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       505262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       504358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       504767                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       504973                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       507959                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        92135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        90815                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        90913                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        90719                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        91166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        91871                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        91602                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        93179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        92572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        91311                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        92116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        91835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        90895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        90745                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        91422                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        90641                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        90407                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        90479                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        90369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        91775                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        91332                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        91492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        91066                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        90868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        91485                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        91934                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        91270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        91536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        90893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        90776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        91946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        96221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            365966283734                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           40373206848                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       638857458707                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22625.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           39496.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               53537                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             235577                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.33                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            8.05                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     18813835                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    64.983494                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.584236                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    11.599431                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127     18603717     98.88%     98.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191       167776      0.89%     99.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255        28369      0.15%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         5694      0.03%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383         2054      0.01%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447         1797      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511         2329      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575          608      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639         1440      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831           18      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895           18      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     18813835                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead        1035210432                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      187378304                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              872.900907                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              157.999462                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.62                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                1.51                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -53205025143.793327                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    35642197521.190582                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   68925236737.779572                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  10835981830.502974                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 53510031061.397316                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 368596589775.390991                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 241261152716.654816                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  725566164498.097534                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   611.805430                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 378008080929                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  90037835000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 717896774696                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  946                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            14822917                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 325                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                325                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2930067                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          14664032                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1211                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq               4                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1361496                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1361496                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq        14821971                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq        1410697                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     51372945                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          766                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1776                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     51375487                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                51375487                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port   1223266176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1422                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total   1223271150                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1223271150                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           17596650                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 17596650    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             17596650                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         47359960204                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              602499                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1303750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        92418643904                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       35276390                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     17682238                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1186887566000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       18                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.085780                       # Number of seconds simulated (Second)
simTicks                                 1085779786250                       # Number of ticks simulated (Tick)
finalTick                                3951299000750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1670.46                       # Real time elapsed on the host (Second)
hostTickRate                                649990163                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  408525744                       # Number of bytes of host memory used (Byte)
simInsts                                    126357500                       # Number of instructions simulated (Count)
simOps                                      135521518                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    75643                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      81128                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          4343119129                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 34.366969                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.029098                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          134933824                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded      1354362                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         140645024                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued       108552                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined       766665                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined       586319                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved         2510                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   4337740447                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.032424                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.242732                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   4243507753     97.83%     97.83% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1     59217596      1.37%     99.19% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     24940543      0.57%     99.77% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3      9364938      0.22%     99.98% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4        96557      0.00%     99.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5       613060      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   4337740447                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu      6694033     35.65%     35.65% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          637      0.00%     35.65% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         9616      0.05%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            1      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     35.70% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead      9008627     47.98%     83.68% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite      3063979     16.32%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          659      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu     80519842     57.25%     57.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult       670567      0.48%     57.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv       656924      0.47%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           77      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     58.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead     46539439     33.09%     91.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite     12257297      8.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    140645024                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.032383                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy               18776895                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.133506                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   4637910100                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    137053506                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    135843170                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         5841                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2550                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2285                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      159417830                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3430                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts        87040                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              26950                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            5378682                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              18                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads     41874480                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores     12355481                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads        62401                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        41525                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         1386      0.00%      0.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return      1616365      5.53%      5.54% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect      1550906      5.31%     10.85% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        18957      0.06%     10.91% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     24604951     84.23%     95.14% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       719968      2.46%     97.61% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     97.61% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond       698823      2.39%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     29211356                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch          280      0.04%      0.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return       134234     19.78%     19.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect        83592     12.31%     32.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect         4125      0.61%     32.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       355844     52.42%     85.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond        57537      8.48%     93.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     93.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond        43186      6.36%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total       678798                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch         1106      1.21%      1.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          222      0.24%      1.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        13160     14.43%     15.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          597      0.65%     16.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond        72254     79.24%     95.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         3672      4.03%     99.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          174      0.19%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total        91185                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch         1106      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return      1482130      5.19%      5.20% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect      1467314      5.14%     10.34% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect        14832      0.05%     10.39% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     24249106     84.99%     95.38% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond       662430      2.32%     97.70% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     97.70% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond       655637      2.30%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     28532555                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch         1106      1.28%      1.28% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          157      0.18%      1.46% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        10938     12.65%     14.11% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          573      0.66%     14.77% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond        70952     82.05%     96.82% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         2594      3.00%     99.82% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.82% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          152      0.18%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total        86472                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget      5827051     19.95%     19.95% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     21054279     72.08%     92.02% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS      1616365      5.53%     97.56% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect       713661      2.44%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     29211356                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch        41568     45.59%     45.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return        49327     54.10%     99.68% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          222      0.24%     99.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           68      0.07%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total        91185                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     24606337                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     18855540                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect        91185                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        29039                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted        41858                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted        49327                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     29211356                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        39759                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     21677656                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.742097                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        30984                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups       717780                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits       713661                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         4119                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         1386      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return      1616365      5.53%      5.54% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect      1550906      5.31%     10.85% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        18957      0.06%     10.91% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     24604951     84.23%     95.14% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       719968      2.46%     97.61% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     97.61% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond       698823      2.39%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     29211356                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         1386      0.02%      0.02% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return      1616365     21.46%     21.47% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        22392      0.30%     21.77% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        18957      0.25%     22.02% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      5168330     68.60%     90.63% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         7447      0.10%     90.72% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     90.72% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond       698823      9.28%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total      7533700                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        13160     33.10%     33.10% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     33.10% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        22927     57.66%     90.76% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         3672      9.24%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        39759                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        13160     33.10%     33.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     33.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        22927     57.66%     90.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         3672      9.24%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        39759                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups       717780                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits       713661                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses         4119                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          771                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords       718551                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes      1704097                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops      1704082                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       221951                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used      1482130                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct      1481973                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          157                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts       594628                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls      1351852                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts        74653                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   4337634394                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.031247                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.360911                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   4289552188     98.89%     98.89% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1     18608998      0.43%     99.32% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2      6881816      0.16%     99.48% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3      3062371      0.07%     99.55% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     13838515      0.32%     99.87% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      2194638      0.05%     99.92% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6       126060      0.00%     99.92% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7        62991      0.00%     99.92% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8      3306817      0.08%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   4337634394                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars        1336010                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls      1482146                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu     80185106     59.16%     59.16% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult       668246      0.49%     59.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv       656891      0.48%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     60.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead     41799435     30.84%     90.98% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite     12228849      9.02%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    135538826                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples      3306817                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    126374808                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    135538826                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    126357500                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    135521518                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    34.366969                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.029098                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs     54028284                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    127994318                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts     41799435                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts     12228849                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2264                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu     80185106     59.16%     59.16% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult       668246      0.49%     59.65% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv       656891      0.48%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     60.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead     41799435     30.84%     90.98% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite     12228849      9.02%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    135538826                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     28532555                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     26378850                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl      2152599                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     24249106                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl      4282343                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall      1482146                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn      1482130                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     33928241                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     33928241                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     33937694                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     33937694                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     17446622                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     17446622                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     17451847                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     17451847                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 1167469356148                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 1167469356148                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 1167469356148                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 1167469356148                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data     51374863                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total     51374863                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data     51389541                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total     51389541                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.339595                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.339595                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.339599                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.339599                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 66916.641866                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 66916.641866                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 66896.607342                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 66896.607342                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs     57636073                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets      9511931                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs      1841968                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        68967                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    31.290486                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   137.920034                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     16779866                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     16779866                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data       671280                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total       671280                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data       671280                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total       671280                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     16775342                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     16775342                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     16779760                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     16779760                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1169                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1169                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 1135680620833                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 1135680620833                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 1135831295833                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 1135831295833                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     88981500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     88981500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.326528                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.326528                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.326521                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.326521                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 67699.401946                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 67699.401946                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 67690.556708                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 67690.556708                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 76117.621899                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 76117.621899                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     16779866                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data      1320419                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total      1320419                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         5719                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         5719                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    159130750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    159130750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data      1326138                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total      1326138                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.004313                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.004313                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 27824.925686                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 27824.925686                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         4975                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         4975                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data          744                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total          744                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data      8273250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total      8273250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.000561                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.000561                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 11119.959677                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 11119.959677                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     25630171                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     25630171                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     14841777                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     14841777                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 1057391104250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 1057391104250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     40471948                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     40471948                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.366718                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.366718                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 71244.238763                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 71244.238763                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       200224                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       200224                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     14641553                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     14641553                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          869                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          869                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 1038786745000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 1038786745000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     88981500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     88981500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.361770                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.361770                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 70947.852663                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 70947.852663                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 102395.281933                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 102395.281933                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data         9304                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total         9304                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         5048                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         5048                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data        14352                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total        14352                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.351728                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.351728                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         4242                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         4242                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data    142450750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total    142450750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.295569                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.295569                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 33581.034889                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 33581.034889                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          149                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          149                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          177                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          177                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          326                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          326                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.542945                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.542945                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          176                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          176                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      8224250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      8224250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.539877                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.539877                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 46728.693182                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 46728.693182                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data      1325651                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total      1325651                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           19                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           19                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data        82250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total        82250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data      1325670                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total      1325670                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000014                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000014                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data  4328.947368                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total  4328.947368                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data            5                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total            5                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data        79750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total        79750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000004                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000004                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data        15950                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total        15950                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data           88                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total           88                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data       731491                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total       731491                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data  19861250998                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total  19861250998                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data       731579                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total       731579                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.999880                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.999880                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 27151.736656                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 27151.736656                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data           16                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total           16                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data       731475                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total       731475                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data  19495164498                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total  19495164498                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.999858                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.999858                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 26651.853444                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 26651.853444                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      8297982                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      8297982                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data      1873354                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total      1873354                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data  90217000900                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total  90217000900                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data     10171336                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total     10171336                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.184180                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.184180                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 48158.010125                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 48158.010125                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       471040                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       471040                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data      1402314                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total      1402314                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          300                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          300                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data  77398711335                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total  77398711335                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.137869                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.137869                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 55193.566730                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 55193.566730                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs     53364308                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     16779866                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     3.180258                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          512                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    124862564                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    124862564                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     16209479                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   4275318193                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles     20560024                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     25573872                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles        78879                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     20924199                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        17028                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    136867337                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       424896                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    140550127                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        17992                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     28635922                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts     46522945                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts     12242476                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.032362                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads     22762917                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites     22770657                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    171693557                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites     92577661                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs     58765421                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4430573707                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites      5324552                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1968                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          778                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     23384305                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       4333880869                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       191422                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          2479                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles      1674437                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         8880                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         5862                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        17771                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines     52633723                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        13649                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes           79                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   4337740447                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.032029                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.266793                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   4266830263     98.37%     98.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     22000708      0.51%     98.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     29796524      0.69%     99.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3     19112952      0.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   4337740447                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    129292093                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.029769                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     29211356                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.006726                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      2054438                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     52567015                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     52567015                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     52567015                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     52567015                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst        66560                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total        66560                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst        66560                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total        66560                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   2434463824                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   2434463824                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   2434463824                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   2434463824                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     52633575                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     52633575                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     52633575                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     52633575                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.001265                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.001265                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.001265                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.001265                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 36575.478125                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 36575.478125                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 36575.478125                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 36575.478125                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       945269                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         7013                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   134.788108                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks        61470                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total        61470                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         5091                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         5091                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         5091                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         5091                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst        61469                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total        61469                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst        61469                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total        61469                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   2171042886                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   2171042886                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   2171042886                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   2171042886                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.001168                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.001168                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.001168                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.001168                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 35319.313573                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 35319.313573                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 35319.313573                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 35319.313573                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements        61470                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     52567015                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     52567015                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst        66560                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total        66560                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   2434463824                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   2434463824                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     52633575                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     52633575                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.001265                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.001265                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 36575.478125                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 36575.478125                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         5091                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         5091                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst        61469                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total        61469                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   2171042886                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   2171042886                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.001168                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.001168                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 35319.313573                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 35319.313573                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     52649957                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs        61470                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   856.514674                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          142                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          358                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           11                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    105328620                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    105328620                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles        78879                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles     191333559                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   3265733113                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    136306178                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts     41874480                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts     12355481                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts      1342556                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents          367                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   3265511971                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1210                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect        50075                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        26587                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts        76662                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    135851160                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    135845455                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst     68506296                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst     99628893                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.031278                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.687615                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads          26505                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads        75045                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1210                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores       126632                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads         6370                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache      1853085                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples     41785271                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean   112.670277                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   175.209810                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     25905288     62.00%     62.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        40352      0.10%     62.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29       739374      1.77%     63.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39        23776      0.06%     63.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49        12209      0.03%     63.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59        19106      0.05%     63.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69        36515      0.09%     64.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79        24082      0.06%     64.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89        21340      0.05%     64.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99        17177      0.04%     64.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109        19685      0.05%     64.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119        17310      0.04%     64.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129        16448      0.04%     64.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139        15148      0.04%     64.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149        15894      0.04%     64.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159        14052      0.03%     64.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169        17388      0.04%     64.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179        19002      0.05%     64.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189        21473      0.05%     64.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199        22456      0.05%     64.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209        27352      0.07%     64.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219        37701      0.09%     64.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229        46811      0.11%     64.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239        40177      0.10%     65.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249        74925      0.18%     65.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259        62427      0.15%     65.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269        35368      0.08%     65.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279        35537      0.09%     65.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289     13620863     32.60%     98.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        36126      0.09%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows       749909      1.79%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2696                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total     41785271                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             1                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            3                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults          1018                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits     41846775                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses         1042                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits     12240253                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses         6848                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts           735                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb          559                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          557                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses     41847817                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses     12247101                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits         54087028                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses           7890                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses     54094918                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks         7879                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor         7879                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          727                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore         3229                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples         4650                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  8490.860215                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev 27300.393565                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-32767         4490     96.56%     96.56% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::32768-65535            8      0.17%     96.73% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-98303           31      0.67%     97.40% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::98304-131071           42      0.90%     98.30% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-163839           44      0.95%     99.25% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::163840-196607           26      0.56%     99.81% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::196608-229375            3      0.06%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::262144-294911            2      0.04%     99.91% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::393216-425983            2      0.04%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::425984-458751            2      0.04%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total         4650                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples         2123                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  5283.796514                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1120.313280                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 26622.538362                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-32767         2065     97.27%     97.27% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::32768-65535            2      0.09%     97.36% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-98303           10      0.47%     97.83% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-163839           24      1.13%     98.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::163840-196607           11      0.52%     99.48% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::196608-229375            3      0.14%     99.62% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::229376-262143            7      0.33%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::327680-360447            1      0.05%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total         2123                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples   7742977704                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     1.406209                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0-1   7721944204     99.73%     99.73% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2-3      5390500      0.07%     99.80% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4-5      7351250      0.09%     99.89% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6-7      7574000      0.10%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8-9       321500      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10-11       215750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12-13       159250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14-15         5250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::16-17          750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::18-19          750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::20-21        14500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total   7742977704                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::64KiB          727    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total          727                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data         7879                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total         7879                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data          727                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total          727                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total         8606                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     52634558                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          221                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts            57                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb          559                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           16                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     52634779                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         52634558                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            221                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     52634779                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          217                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          217                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           53                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           42                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          175                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean    87.142857                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev   535.968194                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-255          170     97.14%     97.14% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::1024-1279            1      0.57%     97.71% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::2560-2815            1      0.57%     98.29% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::3584-3839            3      1.71%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          175                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples           95                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean  9278.947368                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  2395.815179                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 23366.553633                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-8191           86     90.53%     90.53% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::57344-65535            1      1.05%     91.58% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-73727            6      6.32%     97.89% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::106496-114687            1      1.05%     98.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::114688-122879            1      1.05%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total           95                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   3441537908                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.237564                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.425591                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   2623951408     76.24%     76.24% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1    817586500     23.76%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   3441537908                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::64KiB           53    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total           53                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          217                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          217                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst           53                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total           53                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          270                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits         7181                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          213                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            8                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits          291                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses          751                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits         6689                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses          159                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts          803                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb          559                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries          591                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses         1042                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses         6848                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          221                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits         7193                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses          918                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses         8111                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           36                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1085968522731                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         4518                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles        78879                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     27014123                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   3508388094                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles     49510510                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     32634159                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles    720114682                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    136475951                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts       167778                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents       615824                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents      1311876                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents    685882395                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents     18798539                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         5430                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    125352102                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      193044542                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    165271755                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2131                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    124537356                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps       814741                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing      1498458                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing      1342997                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts     53468292                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4470444413                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          272371754                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    126357500                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     135521518                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker         3721                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker           72                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        36354                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data      1472426                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total       1512573                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker         3721                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker           72                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        36354                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data      1472426                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total      1512573                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          168                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        25115                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data     14570949                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total     14596247                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          168                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        25115                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data     14570949                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total     14596247                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker     18420897                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker      1139235                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   2019693246                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 1095763659206                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 1097802912584                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker     18420897                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker      1139235                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   2019693246                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 1095763659206                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 1097802912584                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker         3889                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker           87                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst        61469                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     16043375                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     16108820                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker         3889                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker           87                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst        61469                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     16043375                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     16108820                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.043199                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.172414                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.408580                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.908222                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.906103                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.043199                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.172414                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.408580                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.908222                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.906103                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 109648.196429                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker        75949                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 80417.807924                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 75201.941837                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 75211.313743                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 109648.196429                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker        75949                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 80417.807924                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 75201.941837                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 75211.313743                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks      1423268                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total       1423268                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data          121                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total          121                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data          121                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total          121                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          168                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        25115                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data     14570828                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total     14596126                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          168                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        25115                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data     14570828                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher        38024                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total     14634150                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1169                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1169                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     17916897                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1094235                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   1944344997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 1052046532956                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 1054009889085                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     17916897                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1094235                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   1944344997                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 1052046532956                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher   5304000806                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 1059313889891                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     84853000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     84853000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.043199                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.172414                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.408580                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.908215                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.906095                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.043199                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.172414                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.408580                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.908215                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.908456                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 106648.196429                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        72949                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 77417.678559                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 72202.247735                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 72211.618966                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 106648.196429                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        72949                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 77417.678559                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 72202.247735                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 139490.869083                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 72386.431046                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 72585.970915                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 72585.970915                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements           15345666                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher        38024                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total        38024                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher   5304000806                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total   5304000806                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 139490.869083                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 139490.869083                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data        24714                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total        24714                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data       711777                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total       711777                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data       736491                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total       736491                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.966444                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.966444                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data       711777                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total       711777                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data  15610669366                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total  15610669366                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.966444                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.966444                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 21931.966565                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 21931.966565                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst        36354                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total        36354                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        25115                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        25115                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   2019693246                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   2019693246                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst        61469                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total        61469                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.408580                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.408580                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 80417.807924                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 80417.807924                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        25115                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        25115                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   1944344997                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1944344997                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.408580                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.408580                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 77417.678559                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 77417.678559                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data       723439                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total       723439                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data       677472                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total       677472                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data  70395943667                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total  70395943667                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data      1400911                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total      1400911                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.483594                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.483594                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 103909.746332                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 103909.746332                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data           46                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total           46                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data       677426                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total       677426                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data  68362492917                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total  68362492917                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.483561                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.483561                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 100915.071044                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 100915.071044                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker         3721                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker           72                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total         3793                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          168                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total          183                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker     18420897                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker      1139235                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total     19560132                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker         3889                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker           87                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total         3976                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.043199                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.172414                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.046026                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 109648.196429                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker        75949                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 106885.967213                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          168                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total          183                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          869                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          869                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     17916897                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1094235                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total     19011132                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     84853000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     84853000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.043199                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.172414                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.046026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 106648.196429                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker        72949                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 103885.967213                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 97644.418872                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 97644.418872                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data       748987                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total       748987                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data     13893477                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total     13893477                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 1025367715539                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 1025367715539                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     14642464                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     14642464                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.948848                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.948848                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 73802.095439                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 73802.095439                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           75                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           75                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data     13893402                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total     13893402                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 983684040039                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 983684040039                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.948843                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.948843                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 70802.244118                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 70802.244118                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data            5                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total            5                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data        58500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total        58500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data            5                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data        11700                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total        11700                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data            5                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total            5                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data        61000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total        61000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data        12200                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total        12200                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data          638                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total          638                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data      9411750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total      9411750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data          638                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total          638                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data 14751.959248                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total 14751.959248                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data          638                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total          638                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data      8068482                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total      8068482                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12646.523511                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12646.523511                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          300                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          300                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     13993101                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     13993101                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     13993101                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     13993101                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks      2848225                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total      2848225                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks      2848225                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total      2848225                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses     14596126                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued        40841                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused        37773                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache         2457                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR          360                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          2817                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified        40899                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           55                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage         8493                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16372.641614                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs         18417243                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       16878677                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.091154                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 16371.460344                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     0.048270                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.000905                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.132094                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.999235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000069                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.999307                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           26                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023            5                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16144                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           17                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0         1120                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         2543                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2        10409                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         2072                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.001587                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.000305                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.985352                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses      555875284                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses     555875284                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq         5696                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     14709630                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          300                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          300                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty      4271493                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     13993111                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict     13922398                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq        71797                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq          638                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq            5                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp          643                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq      1400911                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp      1400911                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq        61469                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     14642464                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq       736491                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp       736491                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       184409                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     50343222                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          268                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         8535                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total     50536434                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      7868160                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   2100691990                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          696                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        31112                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   2108591958                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops            15418314                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic      91095960                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     32375504                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000031                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.005544                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     32374509    100.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1          995      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     32375504                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  12855345951                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     30839331                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy   8206492701                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy        90842                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy      2344911                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests     34136291                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     17184889                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops          134                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops          134                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   327                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  327                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   29                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  29                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          602                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          712                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      712                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1204                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1314                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1314                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy              110750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               443250                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              683000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1420994.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples       165.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples        15.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     25115.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples  14564812.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples     37643.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016871                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.015903461330                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        50089                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        50089                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            29703063                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1384563                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    14634021                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1423268                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  14634021                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1423268                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   6271                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2274                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.36                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                     33338                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              14634021                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1423268                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                13946960                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  129750                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  146909                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  156710                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  136015                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   80274                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    5972                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    5844                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    5722                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    5187                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   4056                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   2415                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   1212                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    712                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   9978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  11855                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  14816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  23649                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  35952                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  48295                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  56864                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  60494                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  60868                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  65531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  63444                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  62524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  54571                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  53909                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  53715                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  53770                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  53875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  53789                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  10310                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   7678                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   6204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   5453                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   5133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   4827                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   4774                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   4695                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   4581                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   4757                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   4901                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   5041                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   5197                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   5366                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   5495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   5613                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   6249                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   6886                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   7259                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   7770                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   8398                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   9803                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  11726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  14937                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  20329                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  29815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  43747                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  60569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  76079                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  89300                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                 100203                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        50089                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     292.034798                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   2397.323438                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        49232     98.29%     98.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           45      0.09%     98.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           16      0.03%     98.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           11      0.02%     98.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           21      0.04%     98.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           27      0.05%     98.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           45      0.09%     98.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           38      0.08%     98.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           57      0.11%     98.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           56      0.11%     98.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           48      0.10%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           28      0.06%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           25      0.05%     99.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           29      0.06%     99.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           20      0.04%     99.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           26      0.05%     99.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           26      0.05%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           22      0.04%     99.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           25      0.05%     99.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479           29      0.06%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           27      0.05%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           13      0.03%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551           16      0.03%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           20      0.04%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599           15      0.03%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623           19      0.04%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           21      0.04%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           11      0.02%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           25      0.05%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           27      0.05%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           16      0.03%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767           10      0.02%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791           11      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815           11      0.02%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839            6      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-37887            5      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::37888-38911            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38912-39935            5      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::39936-40959            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40960-41983            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         50089                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        50089                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      28.369223                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.232112                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     93.920768                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-127         48820     97.47%     97.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-255          157      0.31%     97.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-383          229      0.46%     98.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::384-511          684      1.37%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-639           99      0.20%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::640-767           14      0.03%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::768-895           18      0.04%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::896-1023           51      0.10%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1024-1151           13      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1408-1535            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::7552-7679            3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         50089                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  401344                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               936577344                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             91089152                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              862584988.09845567                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              83892841.94965367                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1085779719250                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      67619.12                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker        10560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1607360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data    932147968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher      2409152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     90943104                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 9725.729041679329                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 884.157185607212                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1480373.847768341657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 858505545.787876367569                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 2218821.929187485017                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 83758332.169816628098                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker          168                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker           15                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        25115                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data     14570829                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher        37894                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1423268                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker     11986885                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker       555685                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst   1069830890                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 554372087953                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher   3964612939                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 25411190385915                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     71350.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     37045.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     42597.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     38046.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    104623.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  17854114.89                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker        10752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1607424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data    932533056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher      2425216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      936577408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1607424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1607424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     91089152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     91089152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker          168                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        25116                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data     14570829                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher        37894                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        14634022                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1423268                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1423268                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker         9903                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker          884                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1480433                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    858860211                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher      2233617                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         862585047                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1480433                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1480433                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     83892842                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         83892842                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     83892842                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker         9903                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker          884                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1480433                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    858860211                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher      2233617                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        946477889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             14627750                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1420986                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       459321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       455519                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       456640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       456293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       457368                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       458667                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       458774                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       457308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       458150                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       457461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       458055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       457574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       455933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       455564                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       458095                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       456530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       455735                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       456088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       456059                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       457267                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       456129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       456021                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       457255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       458059                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       457763                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       459081                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       456160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       456739                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       456406                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       456637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       456389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       458710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        44707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        43765                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        43800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        43737                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        44066                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        44601                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        44304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        45619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        45348                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        44369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        45055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        44713                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        44090                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        43870                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        44302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        43765                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        43787                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        43770                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        43690                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        43752                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        43712                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        44139                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        44785                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        44609                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        44977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        44918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        44176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        44156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        44070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        43957                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        44430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        47947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            312634304102                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           36510864000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       559419074352                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                21372.69                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           38243.69                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               28256                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             117443                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            8.26                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     15903036                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    64.586349                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.346120                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev     9.019031                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127     15798209     99.34%     99.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191        83118      0.52%     99.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255        14095      0.09%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         3182      0.02%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383         1214      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447         1163      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511         1075      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575          297      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639          628      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831           14      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895           29      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     15903036                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         936176000                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       90943104                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              862.215351                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               83.758332                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.69                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.36                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                0.91                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -44973486180.259201                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    30127867488.552658                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   62331513206.432236                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  5259300188.313765                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 48990624677.281395                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 336988117409.278259                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 221194359045.858551                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  659918295834.677368                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   607.782816                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 341837000058                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  82433325000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 661509470692                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  869                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            13957465                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 300                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                300                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1423268                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          13922398                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               638                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq               5                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             677426                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            677426                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq        13956595                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         711777                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     45326129                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          712                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1626                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     45328467                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                45328467                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port   1027666560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1314                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3252                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total   1027671126                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1027671126                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           15347610                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 15347610    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             15347610                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         36604770343                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              561000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1235998                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        83801689195                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       30725445                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     15379657                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1086706137000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       18                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.041656                       # Number of seconds simulated (Second)
simTicks                                 1041656033250                       # Number of ticks simulated (Tick)
finalTick                                4993892287750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1538.71                       # Real time elapsed on the host (Second)
hostTickRate                                676966037                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409050032                       # Number of bytes of host memory used (Byte)
simInsts                                     91671124                       # Number of instructions simulated (Count)
simOps                                       96593050                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    59577                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      62775                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          4166624117                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 45.444165                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.022005                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded           96403651                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       688356                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued          99184564                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued        60280                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined       498954                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined       370541                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved         2439                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   4161467746                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.023834                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.198452                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   4088948241     98.26%     98.26% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1     51744591      1.24%     99.50% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     15558766      0.37%     99.87% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3      4848690      0.12%     99.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4        60919      0.00%     99.99% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5       306539      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   4161467746                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu      3502079     36.11%     36.11% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          630      0.01%     36.11% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         9208      0.09%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            1      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     36.21% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead      4540104     46.81%     83.02% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite      1647345     16.98%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          682      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu     54921770     55.37%     55.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult       341049      0.34%     55.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv       329184      0.33%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           78      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     56.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead     37188044     37.49%     93.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite      6403538      6.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total     99184564                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.023805                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                9699369                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.097791                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   4369590670                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites     97589578                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses     96807392                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         5852                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2544                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2285                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      108879812                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3439                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts        57790                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              26059                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            5156371                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              18                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads     34908713                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores      6457313                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads        50356                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        33920                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch         1038      0.00%      0.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return       859645      3.95%      3.95% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect       823494      3.78%      7.74% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        14073      0.06%      7.80% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     19341962     88.88%     96.68% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       372244      1.71%     98.39% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     98.39% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond       349894      1.61%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     21762350                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch          271      0.06%      0.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return        81585     19.09%     19.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect        55807     13.06%     32.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect         3685      0.86%     33.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       229676     53.74%     86.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond        34459      8.06%     94.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     94.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond        21937      5.13%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total       427420                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch          767      1.22%      1.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          211      0.33%      1.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        11621     18.41%     19.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          557      0.88%     20.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond        46478     73.65%     94.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         3297      5.22%     99.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          176      0.28%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total        63107                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch          767      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return       778059      3.65%      3.65% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect       767687      3.60%      7.25% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect        10388      0.05%      7.30% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     19112285     89.58%     96.88% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond       337784      1.58%     98.46% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     98.46% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond       327957      1.54%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     21334927                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch          767      1.31%      1.31% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          149      0.25%      1.56% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect         9510     16.22%     17.79% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          539      0.92%     18.70% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond        45263     77.21%     95.92% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         2239      3.82%     99.74% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.74% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          154      0.26%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total        58621                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget      3035671     13.95%     13.95% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     17506625     80.44%     94.39% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS       859645      3.95%     98.34% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect       360409      1.66%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     21762350                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch        35841     56.79%     56.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return        26982     42.76%     99.55% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          211      0.33%     99.88% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           73      0.12%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total        63107                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     19343000                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     16374970                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect        63107                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        25769                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted        36125                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted        26982                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     21762350                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        34414                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     17908240                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.822900                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        27666                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups       363967                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits       360409                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         3558                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch         1038      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return       859645      3.95%      3.95% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect       823494      3.78%      7.74% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        14073      0.06%      7.80% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     19341962     88.88%     96.68% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       372244      1.71%     98.39% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     98.39% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond       349894      1.61%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     21762350                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch         1038      0.03%      0.03% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return       859645     22.30%     22.33% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        20579      0.53%     22.87% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        14073      0.37%     23.23% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      2602183     67.52%     90.75% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         6698      0.17%     90.92% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     90.92% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond       349894      9.08%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total      3854110                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        11621     33.77%     33.77% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     33.77% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        19496     56.65%     90.42% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         3297      9.58%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        34414                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        11621     33.77%     33.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     33.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        19496     56.65%     90.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         3297      9.58%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        34414                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups       363967                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits       360409                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses         3558                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          733                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords       364700                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes       919152                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops       919137                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       141077                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used       778059                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct       777910                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          149                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts       399069                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       685917                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts        48530                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   4161394625                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.023215                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.309223                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   4129911030     99.24%     99.24% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1      9593160      0.23%     99.47% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2      3571342      0.09%     99.56% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3      1552284      0.04%     99.60% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     13849695      0.33%     99.93% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5      1110124      0.03%     99.96% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6        73366      0.00%     99.96% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7        42688      0.00%     99.96% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8      1690936      0.04%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   4161394625                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars         675220                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls       778075                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu     54711759     56.63%     56.63% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult       338970      0.35%     56.98% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv       329152      0.34%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead     34844846     36.07%     93.39% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite      6383570      6.61%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total     96608596                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples      1690936                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts     91686670                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps     96608596                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP     91671124                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP     96593050                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    45.444165                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.022005                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs     41228416                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts     92740325                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts     34844846                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts      6383570                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2264                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu     54711759     56.63%     56.63% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult       338970      0.35%     56.98% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv       329152      0.34%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     57.32% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead     34844846     36.07%     93.39% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      6383570      6.61%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total     96608596                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     21334927                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     20217756                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl      1116404                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     19112285                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl      2221875                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall       778075                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn       778059                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     24185717                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     24185717                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     24192273                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     24192273                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     15717827                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     15717827                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     15721412                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     15721412                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 1081793932092                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 1081793932092                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 1081793932092                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 1081793932092                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data     39903544                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total     39903544                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data     39913685                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total     39913685                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.393896                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.393896                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.393885                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.393885                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 68825.921808                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 68825.921808                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 68810.227230                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 68810.227230                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs     27384950                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets      5772307                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs       938471                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        44854                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    29.180390                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   128.691020                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     15272811                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     15272811                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data       448218                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total       448218                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data       448218                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total       448218                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     15269609                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     15269609                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     15272760                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     15272760                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1125                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1125                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 1058049103961                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 1058049103961                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 1058177343211                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 1058177343211                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     85895000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     85895000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.382663                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.382663                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.382645                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.382645                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 69291.172024                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 69291.172024                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 69285.272813                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 69285.272813                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 76351.111111                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 76351.111111                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     15272811                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data       662127                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total       662127                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         3783                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         3783                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    130101750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    130101750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data       665910                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total       665910                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.005681                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.005681                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 34391.157811                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 34391.157811                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         3374                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         3374                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data          409                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total          409                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data      5882250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total      5882250                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.000614                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.000614                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 14382.029340                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 14382.029340                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     19870474                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     19870474                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     14315210                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     14315210                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 1026308916750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 1026308916750                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     34185684                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     34185684                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.418749                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.418749                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 71693.598400                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 71693.598400                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       140454                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       140454                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     14174756                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     14174756                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          836                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          836                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 1011263831000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 1011263831000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     85895000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     85895000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.414640                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.414640                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 71342.591788                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 71342.591788                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 102745.215311                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 102745.215311                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data         6392                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total         6392                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         3423                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         3423                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data         9815                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total         9815                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.348752                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.348752                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         2989                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         2989                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data    119382250                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total    119382250                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.304534                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.304534                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 39940.531950                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 39940.531950                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          164                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          164                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          162                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          162                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          326                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          326                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.496933                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.496933                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          162                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          162                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      8857000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      8857000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.496933                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.496933                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 54672.839506                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 54672.839506                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data       665448                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total       665448                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data            6                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total            6                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data        38000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total        38000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data       665454                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total       665454                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000009                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000009                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data  6333.333333                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total  6333.333333                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data            2                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total            2                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data        37000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total        37000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000003                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000003                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data        18500                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total        18500                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data           63                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total           63                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data       379260                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total       379260                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data   9345548438                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total   9345548438                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data       379323                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total       379323                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.999834                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.999834                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 24641.534668                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 24641.534668                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data           15                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total           15                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data       379245                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total       379245                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data   9155486438                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total   9155486438                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.999794                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.999794                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 24141.350415                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 24141.350415                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      4315180                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      4315180                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data      1023357                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total      1023357                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data  46139466904                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total  46139466904                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      5338537                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      5338537                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.191692                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.191692                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 45086.384228                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 45086.384228                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       307749                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       307749                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data       715608                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total       715608                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          289                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          289                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data  37629786523                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total  37629786523                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.134046                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.134046                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 52584.356971                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 52584.356971                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs     40793044                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     15272811                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     2.670958                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          512                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses     97762909                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses     97762909                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     13457789                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   4115128633                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles     10749224                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     22080100                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles        52000                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     17432300                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        15115                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts     97447156                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       275649                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts     99122217                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        16174                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     21397945                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts     37174466                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts      6393922                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.023790                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads     11646912                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites     11652360                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    121653027                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites     67887875                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs     43568388                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4236316987                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites      2677455                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1968                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          778                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     18726679                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       4157961839                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       133836                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          3520                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles      1536782                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles        10832                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         6671                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        16417                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines     40529175                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        12699                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes           82                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   4161467746                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.023730                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.224804                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   4109661970     98.76%     98.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     14866781      0.36%     99.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     26933426      0.65%     99.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3     10005569      0.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   4161467746                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts     93514362                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.022444                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     21762350                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.005223                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      1864767                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     40470029                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     40470029                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     40470029                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     40470029                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst        59000                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total        59000                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst        59000                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total        59000                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   2311148346                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   2311148346                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   2311148346                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   2311148346                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     40529029                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     40529029                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     40529029                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     40529029                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.001456                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.001456                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.001456                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.001456                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 39172.005864                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 39172.005864                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 39172.005864                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 39172.005864                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       915794                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets           51                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         6803                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   134.616199                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets           51                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks        54311                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total        54311                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         4690                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         4690                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         4690                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         4690                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst        54310                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total        54310                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst        54310                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total        54310                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   2060120909                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   2060120909                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   2060120909                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   2060120909                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.001340                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.001340                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.001340                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.001340                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 37932.625833                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 37932.625833                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 37932.625833                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 37932.625833                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements        54311                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     40470029                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     40470029                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst        59000                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total        59000                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   2311148346                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   2311148346                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     40529029                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     40529029                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.001456                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.001456                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 39172.005864                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 39172.005864                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         4690                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         4690                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst        54310                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total        54310                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   2060120909                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   2060120909                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.001340                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.001340                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 37932.625833                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 37932.625833                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     40536013                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs        54311                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   746.368378                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          144                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          351                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses     81112369                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses     81112369                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles        52000                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles      93440171                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   3219873835                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts     97108181                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts     34908713                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts      6457313                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts       678171                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents          351                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   3219762852                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1166                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect        27697                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        22584                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts        50281                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit     96814153                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount     96809677                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst     48630873                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst     64661558                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.023235                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.752083                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads          17604                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads        63867                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1166                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores        73743                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads         5210                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache       944274                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples     34835202                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean   125.740834                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   178.094770                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     20007003     57.43%     57.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        34902      0.10%     57.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29       619828      1.78%     59.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39        14555      0.04%     59.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49         8932      0.03%     59.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59        10796      0.03%     59.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69        19340      0.06%     59.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79        13619      0.04%     59.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89        11782      0.03%     59.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99         9174      0.03%     59.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109        10169      0.03%     59.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119        10984      0.03%     59.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129         8524      0.02%     59.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139         8043      0.02%     59.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149         8015      0.02%     59.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159         7402      0.02%     59.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169         9219      0.03%     59.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179        10170      0.03%     59.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189        11201      0.03%     59.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199        11936      0.03%     59.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209        14159      0.04%     59.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219        17993      0.05%     59.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229        23604      0.07%     60.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239        20640      0.06%     60.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249        30854      0.09%     60.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259        27490      0.08%     60.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269        19354      0.06%     60.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279        23863      0.07%     60.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289     13275885     38.11%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        20402      0.06%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows       515364      1.48%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2739                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total     34835202                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             2                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            3                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           873                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits     34885646                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses         1035                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits      6392781                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses         3558                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts           408                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb          299                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          297                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses     34886681                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses      6396339                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits         41278427                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses           4593                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses     41283020                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks         4581                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor         4581                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          399                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore         1777                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples         2804                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  6727.442939                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev 24954.863898                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-32767         2727     97.25%     97.25% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::32768-65535            4      0.14%     97.40% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-98303           24      0.86%     98.25% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::98304-131071           23      0.82%     99.07% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-163839           11      0.39%     99.47% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::163840-196607            8      0.29%     99.75% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::229376-262143            2      0.07%     99.82% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::262144-294911            2      0.07%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::393216-425983            3      0.11%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total         2804                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples         1142                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  4979.203152                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1185.991300                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 21075.914881                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-16383         1104     96.67%     96.67% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-81919           14      1.23%     97.90% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-147455           24      2.10%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total         1142                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples  -6315947724                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.582670                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.441106                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0-1  -6325774724    100.16%    100.16% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2-3      3202750     -0.05%    100.10% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4-5      2944000     -0.05%    100.06% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6-7      2541000     -0.04%    100.02% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8-9       251000     -0.00%    100.01% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10-11       278000     -0.00%    100.01% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12-13       155000     -0.00%    100.01% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14-15       363500     -0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::16-17        45500     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::18-19         6250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::20-21         1000     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::22-23          750     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::24-25        38250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total  -6315947724                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::64KiB          399    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total          399                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data         4581                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total         4581                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data          399                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total          399                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total         4980                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     40529870                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          319                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts            57                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb          299                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           16                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     40530189                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         40529870                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            319                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     40530189                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          315                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          315                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           53                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           42                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          273                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   295.787546                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev  4204.745068                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-8191          272     99.63%     99.63% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-73727            1      0.37%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          273                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples           95                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 12131.578947                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  2645.195650                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 27396.586071                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-8191           82     86.32%     86.32% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::32768-40959            1      1.05%     87.37% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-73727            8      8.42%     95.79% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::73728-81919            1      1.05%     96.84% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-106495            1      1.05%     97.89% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::114688-122879            2      2.11%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total           95                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   2266242868                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.377981                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.484883                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   1409646118     62.20%     62.20% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1    856596750     37.80%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   2266242868                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::64KiB           53    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total           53                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          315                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          315                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst           53                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total           53                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          368                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits         3977                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          311                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            8                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits          283                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses          752                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits         3396                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses          162                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts          475                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb          299                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries          332                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses         1035                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses         3558                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          319                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits         3990                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses          922                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses         4912                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           36                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1041846531481                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         4518                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles        52000                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     22397499                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   3340285390                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles     26107381                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     21393804                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles    751231672                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts     97207206                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts        97640                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents       394264                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents       656292                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents    729065484                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents      9753710                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         6484                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands     84697033                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      132960727                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    118596139                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2127                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps     84159003                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps       538025                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing       788154                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing       678605                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts     47116124                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4256699526                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          194087551                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts     91671124                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps      96593050                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker         2245                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker           91                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        30131                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data      1005121                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total       1037588                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker         2245                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker           91                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        30131                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data      1005121                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total      1037588                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          109                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker           17                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        24179                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data     13883904                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total     13908209                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          109                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker           17                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        24179                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data     13883904                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total     13908209                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker     10590422                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker      1313733                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   1932200495                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 1032873064602                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 1034817169252                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker     10590422                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker      1313733                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   1932200495                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 1032873064602                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 1034817169252                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker         2354                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker          108                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst        54310                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     14889025                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     14945797                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker         2354                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker          108                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst        54310                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     14889025                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     14945797                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.046304                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.157407                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.445203                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.932492                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.930577                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.046304                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.157407                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.445203                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.932492                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.930577                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 97159.834862                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 77278.411765                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 79912.341081                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 74393.561393                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 74403.337572                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 97159.834862                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 77278.411765                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 79912.341081                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 74393.561393                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 74403.337572                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks       722814                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total        722814                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data           98                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total           98                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data           98                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total           98                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          109                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           17                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        24179                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data     13883806                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total     13908111                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          109                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           17                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        24179                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data     13883806                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher        23882                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total     13931993                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1125                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1125                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     10263422                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1262733                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   1859659499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 991218220103                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 993089405757                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     10263422                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1262733                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   1859659499                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 991218220103                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher   3254066759                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 996343472516                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     81924000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     81924000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.046304                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.157407                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.445203                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.932486                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.930570                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.046304                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.157407                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.445203                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.932486                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.932168                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 94159.834862                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 74278.411765                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 76912.175814                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 71393.839708                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 71403.615182                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 94159.834862                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 74278.411765                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 76912.175814                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 71393.839708                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 136256.040491                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 71514.784175                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 72821.333333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 72821.333333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements           14286953                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher        23882                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total        23882                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher   3254066759                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total   3254066759                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 136256.040491                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 136256.040491                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data        28683                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total        28683                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data       355103                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total       355103                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        18250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        18250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data       383786                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total       383786                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.925263                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.925263                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     0.051394                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     0.051394                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data       355103                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total       355103                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data   7244636349                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total   7244636349                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.925263                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.925263                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 20401.507025                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 20401.507025                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst        30131                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total        30131                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        24179                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        24179                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   1932200495                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   1932200495                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst        54310                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total        54310                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.445203                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.445203                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 79912.341081                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 79912.341081                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        24179                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        24179                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   1859659499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1859659499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.445203                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.445203                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 76912.175814                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 76912.175814                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data       381425                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total       381425                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data       332288                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total       332288                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data  34264150151                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total  34264150151                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data       713713                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total       713713                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.465576                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.465576                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 103115.821670                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 103115.821670                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data           21                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total           21                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data       332267                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total       332267                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data  33266790401                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total  33266790401                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.465547                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.465547                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 100120.657185                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 100120.657185                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker         2245                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker           91                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total         2336                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          109                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           17                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total          126                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker     10590422                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker      1313733                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total     11904155                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker         2354                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker          108                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total         2462                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.046304                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.157407                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.051178                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 97159.834862                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 77278.411765                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 94477.420635                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          109                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           17                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total          126                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          836                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          836                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker     10263422                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1262733                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total     11526155                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     81924000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     81924000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.046304                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.157407                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.051178                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 94159.834862                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 74278.411765                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 91477.420635                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 97995.215311                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 97995.215311                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data       623696                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total       623696                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data     13551616                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total     13551616                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 998608914451                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 998608914451                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     14175312                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     14175312                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.956001                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.956001                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 73689.286536                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 73689.286536                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           77                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           77                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data     13551539                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total     13551539                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 957951429702                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 957951429702                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.955996                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.955996                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 70689.493621                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 70689.493621                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data            2                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total            2                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data        35500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total        35500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data        17750                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total        17750                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data            2                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total            2                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data        29500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total        29500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data        14750                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total        14750                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data          358                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total          358                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data      4979000                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total      4979000                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data          358                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total          358                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data 13907.821229                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total 13907.821229                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data          358                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total          358                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data      4446812                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total      4446812                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12421.262570                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12421.262570                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          289                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          289                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     13875046                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     13875046                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     13875046                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     13875046                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks      1452064                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total      1452064                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks      1452064                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total      1452064                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses     13908111                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued        26542                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused        23721                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache         2299                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR          361                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          2660                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified        26606                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           60                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage         7146                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16371.336006                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs         16417544                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       15350678                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.069500                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 16370.052852                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     0.044325                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.002712                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.236118                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.999149                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000075                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.999227                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           27                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023            4                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16141                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1           13                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         2612                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2        10455                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         2051                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.001648                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.000244                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.985168                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses      505863601                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses     505863601                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq         3914                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     14233537                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          289                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          289                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty      2174878                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     13875058                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict     13564139                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq        44030                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq          358                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq            2                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp          360                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq       713713                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp       713713                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq        54310                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     14175312                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq       383786                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp       383786                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       162932                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     45821403                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          387                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         5153                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total     45989875                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      6951808                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   1930361894                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          864                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        18832                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   1937333398                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops            14331599                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic      46265024                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     29716952                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000023                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.004808                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     29716265    100.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1          687      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     29716952                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  11599133622                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     27211774                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy   7541048961                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       139914                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy      1421097                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests     30862517                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     15481111                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops           58                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops           58                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   316                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  316                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   29                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  29                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          580                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          690                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      690                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1160                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1270                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1270                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy              111000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               429501                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              661000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    720697.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples       109.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples        17.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     24179.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples  13878185.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples     23590.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016871                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.015260376834                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        27487                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        27487                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            28254893                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             700812                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    13931937                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     722814                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  13931937                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   722814                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   5857                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2117                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.49                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                     10488                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              13931937                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               722814                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                13577895                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   74096                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   75614                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   77664                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   66045                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   39271                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    3426                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    3159                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    3047                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    2462                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   1511                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    952                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    558                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    372                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   7714                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   8735                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  10498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  15017                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  21153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  27311                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  31674                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  33112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  33827                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  35801                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  34916                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  34226                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  30597                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  30182                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  30064                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  30090                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  29994                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  29974                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   5568                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   4149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   3406                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   2982                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   2762                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   2631                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   2615                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   2728                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   2748                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   2991                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   3093                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   3220                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   3362                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   3388                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   3452                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   3660                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   3856                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   4235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   4468                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   4750                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   5136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   5754                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   6648                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   8060                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  10166                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  13383                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  17371                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  22115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  26094                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  29210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  31811                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        27487                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     506.642085                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   3194.670088                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        26644     96.93%     96.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           44      0.16%     97.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           17      0.06%     97.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           15      0.05%     97.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           11      0.04%     97.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           34      0.12%     97.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           50      0.18%     97.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           47      0.17%     97.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           55      0.20%     97.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           52      0.19%     98.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           42      0.15%     98.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           34      0.12%     98.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           36      0.13%     98.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           23      0.08%     98.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           11      0.04%     98.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           27      0.10%     98.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           24      0.09%     98.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           32      0.12%     98.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           21      0.08%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479           21      0.08%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           11      0.04%     99.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           11      0.04%     99.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551           16      0.06%     99.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           18      0.07%     99.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599           12      0.04%     99.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623           14      0.05%     99.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           25      0.09%     99.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           22      0.08%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           17      0.06%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           16      0.06%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           15      0.05%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767           15      0.05%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791           14      0.05%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815           18      0.07%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839           10      0.04%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::35840-36863            3      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-37887            3      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::37888-38911            4      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::39936-40959            3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         27487                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        27487                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      26.219376                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.198247                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     71.537571                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-63          26797     97.49%     97.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-127           80      0.29%     97.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-191           59      0.21%     98.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-255           40      0.15%     98.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-319           49      0.18%     98.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::320-383           96      0.35%     98.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::384-447          113      0.41%     99.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::448-511          186      0.68%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-575           32      0.12%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::576-639            1      0.00%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::640-703            3      0.01%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::704-767            3      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::768-831            5      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::832-895            8      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::896-959            6      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::960-1023            6      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::3456-3519            3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         27487                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  374848                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               891643968                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             46260096                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              855986947.26323664                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              44410145.50231810                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1041655976500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      71079.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker         6976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1547456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data    888203840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher      1509760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     46124288                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 6697.028363801300                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 1044.490662244240                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1485572.924847262679                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 852684390.670474767685                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 1449384.395431859419                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 44279768.491419143975                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker          109                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker           17                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        24179                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data     13883807                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher        23825                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       722814                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker      6345708                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker       657548                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst   1018047685                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 518085971420                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher   2437335949                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 24448003876490                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     58217.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     38679.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     42104.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     37315.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    102301.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  33823367.94                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker         6976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1547520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data    888563648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher      1524800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      891644032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1547520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1547520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     46260096                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     46260096                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker          109                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        24180                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data     13883807                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher        23825                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        13931938                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       722814                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         722814                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker         6697                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker         1044                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1485634                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    853029810                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher      1463823                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         855987009                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1485634                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1485634                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     44410146                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         44410146                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     44410146                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker         6697                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker         1044                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1485634                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    853029810                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher      1463823                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        900397154                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             13926080                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              720692                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       437175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       433715                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       435132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       434454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       435489                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       436737                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       437039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       435588                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       436126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       435271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       436240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       435772                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       433827                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       433725                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       436374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       434968                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       433807                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       433789                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       434130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       436914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       435119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       434894                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       434868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       434887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       434669                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       437115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       433912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       434506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       434184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       434506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       434375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       436773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        22730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        21992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        21933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        21951                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        22160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        22714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        22487                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        23830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        23468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        22470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        23197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        22918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        22244                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        22043                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        22495                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        21991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        21955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        21925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        21911                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        22718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        22500                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        22649                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        22481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        22277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        22468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        22890                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        22083                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        22104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        22008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        21963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        22471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        25666                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            286601462630                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           34759495680                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       521548358310                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                20580.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37451.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               16691                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              61043                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.12                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            8.47                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     14569038                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    64.341476                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.199289                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev     6.959750                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127     14514504     99.63%     99.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191        42250      0.29%     99.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255         7537      0.05%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         2144      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          829      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447          895      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511          441      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575          163      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639          212      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767           10      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831           18      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895           25      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     14569038                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         891269120                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       46124288                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              855.627090                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               44.279768                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.51                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.17                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                0.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -41201050395.467644                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    27600703663.082718                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   59341632605.763428                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  2667508326.911915                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 46999862807.018524                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 323269876221.685669                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 212221354713.004822                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  630899887941.648071                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   605.670075                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 325229139697                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  79083600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 637343303053                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  836                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            13600507                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 289                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                289                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        722814                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          13564139                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               358                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq               2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             332267                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            332267                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq        13599670                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         355103                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     42506291                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          690                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1560                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     42508541                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                42508541                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port    937904128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1270                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total    937908518                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                937908518                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           14288525                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 14288525    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             14288525                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         31588278660                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              544499                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1192250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        79909175170                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       28584841                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     14297815                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1042593287000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       18                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.005536                       # Number of seconds simulated (Second)
simTicks                                 1005536397250                       # Number of ticks simulated (Tick)
finalTick                                6000356200750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1486.61                       # Real time elapsed on the host (Second)
hostTickRate                                676396513                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409050032                       # Number of bytes of host memory used (Byte)
simInsts                                     84722782                       # Number of instructions simulated (Count)
simOps                                       87560042                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    56991                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      58899                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          4022145529                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                 47.465792                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.021068                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded           87587634                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       357180                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued          88833546                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued        37020                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined       384769                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined       274042                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved         2542                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   4016826567                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.022115                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.179689                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   3945693364     98.23%     98.23% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1     56640022      1.41%     99.64% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     11638594      0.29%     99.93% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3      2655282      0.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4        46035      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5       153270      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   4016826567                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu      1937224     37.20%     37.20% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          623      0.01%     37.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         8928      0.17%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            1      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     37.39% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead      2309748     44.36%     81.75% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite       950515     18.25%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          686      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu     47413073     53.37%     53.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult       176427      0.20%     53.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv       165313      0.19%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           77      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     53.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead     37576125     42.30%     96.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite      3501626      3.94%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total     88833546                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.022086                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                5207041                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.058616                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   4199731583                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites     88328055                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses     87730748                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         6136                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2674                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2410                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses       94036289                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3612                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts        46087                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              26817                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            5318962                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              63                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads     36557070                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores      3533933                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads        47604                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        32840                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch          864      0.00%      0.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return       490144      2.38%      2.38% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect       469637      2.28%      4.66% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        12500      0.06%      4.72% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond     19258366     93.46%     98.18% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       200060      0.97%     99.15% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.15% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond       175431      0.85%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total     20607002                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch          264      0.08%      0.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return        57693     18.16%     18.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect        45916     14.45%     32.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect         3755      1.18%     33.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       175069     55.10%     88.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond        23741      7.47%     96.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     96.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond        11314      3.56%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total       317752                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch          600      1.11%      1.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          373      0.69%      1.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        12687     23.57%     25.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          679      1.26%     26.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond        35883     66.65%     93.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         3453      6.41%     99.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          161      0.30%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total        53836                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch          600      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return       432450      2.13%      2.13% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect       423721      2.09%      4.22% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect         8745      0.04%      4.27% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond     19083296     94.06%     98.32% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond       176318      0.87%     99.19% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.19% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond       164117      0.81%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total     20289247                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch          600      1.23%      1.23% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          297      0.61%      1.84% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect        10176     20.87%     22.71% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          654      1.34%     24.05% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond        34610     70.98%     95.02% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         2287      4.69%     99.71% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.71% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          139      0.29%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total        48763                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget      1666261      8.09%      8.09% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB     18266678     88.64%     96.73% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS       490144      2.38%     99.11% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect       183919      0.89%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total     20607002                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch        37269     69.23%     69.23% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return        16115     29.93%     99.16% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          373      0.69%     99.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           79      0.15%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total        53836                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     19259230                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken     17665392                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect        53836                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        27352                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted        37721                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted        16115                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     20607002                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        35908                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     18398908                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.892847                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        29633                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups       187931                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits       183919                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         4012                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch          864      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return       490144      2.38%      2.38% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect       469637      2.28%      4.66% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        12500      0.06%      4.72% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond     19258366     93.46%     98.18% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       200060      0.97%     99.15% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.15% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond       175431      0.85%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total     20607002                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch          864      0.04%      0.04% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return       490144     22.20%     22.24% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        22253      1.01%     23.24% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        12500      0.57%     23.81% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond      1499751     67.92%     91.73% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         7151      0.32%     92.06% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     92.06% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond       175431      7.94%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total      2208094                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        12687     35.33%     35.33% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     35.33% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        19768     55.05%     90.38% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         3453      9.62%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        35908                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        12687     35.33%     35.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     35.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        19768     55.05%     90.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         3453      9.62%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        35908                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups       187931                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits       183919                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses         4012                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          840                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords       188771                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes       539830                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops       539815                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes       107364                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used       432450                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct       432153                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          297                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts       318776                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       354638                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts        38041                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   4016766074                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.021802                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.297375                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   3990908479     99.36%     99.36% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1      5139826      0.13%     99.48% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2      1964263      0.05%     99.53% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3       849071      0.02%     99.55% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4     16340032      0.41%     99.96% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5       591548      0.01%     99.98% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6        53608      0.00%     99.98% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7        34024      0.00%     99.98% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8       885223      0.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   4016766074                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars         346031                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls       432466                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu     47256759     53.96%     53.96% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult       174454      0.20%     54.16% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv       165277      0.19%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     54.35% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead     36493702     41.67%     96.02% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite      3484542      3.98%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total     87575033                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples       885223                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts     84737773                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps     87575033                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP     84722782                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP     87560042                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi    47.465792                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.021068                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs     39978244                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts     85530644                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts     36493702                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts      3484542                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2388                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu     47256759     53.96%     53.96% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult       174454      0.20%     54.16% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv       165277      0.19%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     54.35% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead     36493702     41.67%     96.02% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      3484542      3.98%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total     87575033                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl     20289247                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl     19683335                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl       605312                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl     19083296                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl      1205351                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall       432466                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn       432450                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     21951078                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     21951078                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     21956895                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     21956895                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data     17364484                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total     17364484                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data     17367373                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total     17367373                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 1021867447597                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 1021867447597                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 1021867447597                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 1021867447597                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data     39315562                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total     39315562                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data     39324268                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total     39324268                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.441669                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.441669                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.441645                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.441645                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 58848.132061                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 58848.132061                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 58838.342886                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 58838.342886                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs     11237046                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets      3819401                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs       482946                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        31487                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    23.267707                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   121.300886                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks     17033135                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total     17033135                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data       334035                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total       334035                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data       334035                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total       334035                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data     17030449                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total     17030449                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data     17033091                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total     17033091                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1159                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1159                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 1001074239330                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 1001074239330                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 1001194010080                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 1001194010080                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     87786750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     87786750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.433173                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.433173                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.433145                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.433145                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 58781.435494                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 58781.435494                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 58779.349566                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 58779.349566                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 75743.528904                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 75743.528904                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements     17033135                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data       333809                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total       333809                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         2914                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         2914                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    118284500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    118284500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data       336723                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total       336723                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.008654                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.008654                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 40591.798216                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 40591.798216                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         2656                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         2656                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data          258                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total          258                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data      5310500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total      5310500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.000766                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.000766                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 20583.333333                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 20583.333333                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     19597468                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     19597468                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data     16570093                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total     16570093                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 995318279250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 995318279250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     36167561                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     36167561                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.458148                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.458148                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 60067.151056                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 60067.151056                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data       111316                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total       111316                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data     16458777                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total     16458777                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          855                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          855                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 980977699500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 980977699500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     87786750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     87786750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.455070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.455070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 59602.101632                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 59602.101632                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 102674.561404                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 102674.561404                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data         5654                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total         5654                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         2696                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         2696                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data         8350                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total         8350                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.322874                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.322874                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         2449                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         2449                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data    109726000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total    109726000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.293293                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.293293                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 44804.409963                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 44804.409963                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          163                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          163                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          193                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          193                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          356                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          356                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.542135                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.542135                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          193                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          193                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data     10044750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total     10044750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.542135                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.542135                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 52045.336788                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 52045.336788                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data       336280                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total       336280                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data            6                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total            6                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data        51250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total        51250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data       336286                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total       336286                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000018                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000018                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data  8541.666667                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total  8541.666667                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total            3                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data        49750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total        49750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000009                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000009                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data 16583.333333                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total 16583.333333                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data           75                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total           75                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data       199186                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total       199186                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data   4008459337                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total   4008459337                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data       199261                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total       199261                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.999624                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.999624                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 20124.202188                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 20124.202188                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data           12                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total           12                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data       199174                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total       199174                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data   3908472587                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total   3908472587                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.999563                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.999563                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 19623.407608                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 19623.407608                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      2353535                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      2353535                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data       595205                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total       595205                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data  22540709010                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total  22540709010                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      2948740                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      2948740                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.201851                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.201851                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 37870.496736                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 37870.496736                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       222707                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       222707                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data       372498                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total       372498                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          304                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          304                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data  16188067243                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total  16188067243                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.126324                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.126324                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 43458.131971                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 43458.131971                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs     39660351                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs     17033135                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     2.328423                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          512                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses     97027689                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses     97027689                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles     13684510                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   3973412710                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles      5989630                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles     23698515                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles        41202                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved     18219371                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        16377                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts     88200626                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       215290                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts     88784378                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        15668                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches     20334011                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts     37562705                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts      3494245                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.022074                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads      6130857                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites      6135444                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    109635001                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites     63406116                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs     41056950                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4088273011                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites      1357905                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         2083                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          778                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches     18940741                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       4013710772                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles       114684                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          2790                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles      1172208                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         9184                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles        12034                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        18945                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines     39631626                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        14040                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes           77                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   4016826567                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.022201                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.211539                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   3968362003     98.79%     98.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1     13316756      0.33%     99.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2     29583752      0.74%     99.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3      5564056      0.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   4016826567                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts     86091578                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.021404                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches     20607002                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.005123                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      1843292                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     39570801                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     39570801                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     39570801                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     39570801                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst        60676                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total        60676                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst        60676                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total        60676                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   2418431240                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   2418431240                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   2418431240                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   2418431240                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     39631477                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     39631477                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     39631477                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     39631477                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.001531                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.001531                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.001531                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.001531                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 39858.119190                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 39858.119190                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 39858.119190                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 39858.119190                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs      1034731                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets           53                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         8310                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   124.516366                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets           53                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks        55444                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total        55444                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         5233                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         5233                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         5233                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         5233                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst        55443                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total        55443                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst        55443                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total        55443                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   2142702828                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   2142702828                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   2142702828                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   2142702828                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.001399                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.001399                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.001399                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.001399                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 38646.949624                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 38646.949624                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 38646.949624                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 38646.949624                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements        55444                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     39570801                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     39570801                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst        60676                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total        60676                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   2418431240                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   2418431240                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     39631477                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     39631477                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.001531                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.001531                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 39858.119190                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 39858.119190                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         5233                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         5233                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst        55443                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total        55443                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   2142702828                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   2142702828                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.001399                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.001399                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 38646.949624                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 38646.949624                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     39630349                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs        55444                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs   714.781563                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          142                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          354                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           15                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses     79318398                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses     79318398                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles        41202                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles      37145840                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   2996014238                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts     87960482                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts     36557070                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts      3533933                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts       347239                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents          389                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   2995957364                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1148                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect        17065                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        22977                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts        40042                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit     87737174                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount     87733158                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst     43984395                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst     52555307                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.021813                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.836916                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads          14983                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads        63368                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1148                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores        49391                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads         4812                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache       484939                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples     36485503                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean   114.051507                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   170.454601                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9     19668633     53.91%     53.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        35710      0.10%     54.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29      3475816      9.53%     63.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39        13621      0.04%     63.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49        11485      0.03%     63.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59         9270      0.03%     63.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69        10941      0.03%     63.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79         9359      0.03%     63.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89         6985      0.02%     63.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99         5203      0.01%     63.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109         5219      0.01%     63.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119         8188      0.02%     63.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129         5211      0.01%     63.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139         4447      0.01%     63.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149         4468      0.01%     63.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159         4391      0.01%     63.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169         5526      0.02%     63.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179         6305      0.02%     63.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189         7049      0.02%     63.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199         6604      0.02%     63.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209         7356      0.02%     63.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219         7611      0.02%     63.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229         9015      0.02%     63.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239         8675      0.02%     63.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249         8908      0.02%     63.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259         9021      0.02%     64.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269        10176      0.03%     64.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279        16222      0.04%     64.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289     12710336     34.84%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299        13042      0.04%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows       380710      1.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2581                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total     36485503                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             3                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            5                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           935                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits     36533904                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses         1170                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits      3493695                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses         1948                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts           242                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb          166                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          164                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses     36535074                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses      3495643                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits         40027599                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses           3118                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses     40030717                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks         3106                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor         3106                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          235                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore         1085                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples         2021                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  3813.211282                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev 14290.830635                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-16383         1925     95.25%     95.25% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::16384-32767           68      3.36%     98.61% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::32768-49151            2      0.10%     98.71% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-81919           10      0.49%     99.21% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::81920-98303            3      0.15%     99.36% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::114688-131071            1      0.05%     99.41% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::131072-147455            4      0.20%     99.60% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::147456-163839            5      0.25%     99.85% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::163840-180223            3      0.15%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total         2021                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples          687                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean  9617.540029                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1686.389502                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 27567.018685                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-16383          621     90.39%     90.39% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::49152-65535            6      0.87%     91.27% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-81919           48      6.99%     98.25% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::114688-131071            4      0.58%     98.84% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-147455            1      0.15%     98.98% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::180224-196607            7      1.02%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total          687                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples   4809347282                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.794667                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.445385                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0-1   4803599532     99.88%     99.88% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2-3      2273750      0.05%     99.93% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4-5      1650250      0.03%     99.96% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6-7      1209250      0.03%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8-9        37000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10-11       328750      0.01%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12-13        23250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14-15       140500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::16-17          750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::18-19          750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::20-21        83500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total   4809347282                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::64KiB          235    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total          235                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data         3106                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total         3106                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data          235                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total          235                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total         3341                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits     39632374                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          235                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts            60                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb          166                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           16                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses     39632609                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits         39632374                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            235                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses     39632609                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          231                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          231                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           56                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           41                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          190                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   759.210526                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev  6673.526781                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-8191          188     98.95%     98.95% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::57344-65535            1      0.53%     99.47% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-73727            1      0.53%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          190                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples           97                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 11355.670103                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  2651.719847                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 25836.395191                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-8191           85     87.63%     87.63% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-73727            9      9.28%     96.91% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::73728-81919            1      1.03%     97.94% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::106496-114687            1      1.03%     98.97% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::114688-122879            1      1.03%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total           97                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples    507324736                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     1.602898                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   -305865226    -60.29%    -60.29% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1    813189962    160.29%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total    507324736                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::64KiB           56    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total           56                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          231                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          231                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst           56                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total           56                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          287                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits         2282                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          226                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            9                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits          306                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses          864                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits         1761                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses          187                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts          315                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb          166                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries          199                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses         1170                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses         1948                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          235                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits         2293                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses         1060                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses         3353                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions          126                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           63                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           63    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           63                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1005723578186                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED        15813                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles        41202                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles     22973154                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   3046584557                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles     15357565                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles     17587802                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles    914282287                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts     88027023                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts        65432                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents       367380                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents       331735                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents    896243539                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents      5437195                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         5128                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands     72302625                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      116098399                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    108373712                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2261                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps     71881437                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps       421183                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing       439624                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing       347596                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts     51641631                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4103765137                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes          175847298                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts     84722782                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps      87560042                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker         1636                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker           80                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        30032                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data      3699209                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total       3730957                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker         1636                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker           80                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        30032                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data      3699209                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total      3730957                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker          101                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker           18                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        25411                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data     13130777                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total     13156307                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker          101                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker           18                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        25411                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data     13130777                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total     13156307                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker      8387415                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker      1685982                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   2016323995                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data 971937185733                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total 973963583125                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker      8387415                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker      1685982                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   2016323995                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data 971937185733                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total 973963583125                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker         1737                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker           98                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst        55443                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data     16829986                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total     16887264                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker         1737                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker           98                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst        55443                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data     16829986                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total     16887264                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.058146                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.183673                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.458327                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.780201                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.779067                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.058146                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.183673                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.458327                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.780201                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.779067                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 83043.712871                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 93665.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 79348.470938                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 74019.777027                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 74030.165389                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 83043.712871                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 93665.666667                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 79348.470938                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 74019.777027                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 74030.165389                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs          143                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs    71.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks       357137                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total        357137                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data          147                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total          147                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data          147                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total          147                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          101                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           18                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        25411                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data     13130630                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total     13156160                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker          101                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           18                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        25411                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data     13130630                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher        17537                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total     13173697                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1159                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1159                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      8084415                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1631982                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   1940087995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data 932539963484                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total 934489767876                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      8084415                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1631982                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   1940087995                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data 932539963484                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher   2349893380                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total 936839661256                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     83725000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     83725000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.058146                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.183673                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.458327                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.780193                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.779058                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.058146                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.183673                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.458327                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.780193                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.780097                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 80043.712871                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 90665.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 76348.352879                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 71020.199601                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 71030.587031                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 80043.712871                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 90665.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 76348.352879                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 71020.199601                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 133996.315219                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 71114.407843                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 72238.999137                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 72238.999137                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements           13337198                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher        17537                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total        17537                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher   2349893380                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total   2349893380                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 133996.315219                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 133996.315219                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data        39468                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total        39468                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data       163681                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total       163681                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data       203149                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total       203149                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.805719                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.805719                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data       163681                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total       163681                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data   2971163629                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total   2971163629                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.805719                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.805719                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 18152.159560                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 18152.159560                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst        30032                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total        30032                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        25411                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        25411                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   2016323995                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   2016323995                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst        55443                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total        55443                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.458327                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.458327                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 79348.470938                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 79348.470938                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        25411                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        25411                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   1940087995                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1940087995                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.458327                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.458327                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 76348.352879                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 76348.352879                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data       225884                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total       225884                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data       144889                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total       144889                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data  14581924739                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total  14581924739                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data       370773                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total       370773                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.390775                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.390775                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 100642.041418                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 100642.041418                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data           70                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total           70                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data       144819                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total       144819                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data  14145577989                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total  14145577989                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.390587                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.390587                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 97677.638908                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 97677.638908                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker         1636                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker           80                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total         1716                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker          101                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           18                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total          119                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker      8387415                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker      1685982                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total     10073397                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker         1737                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker           98                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total         1835                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.058146                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.183673                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.064850                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 83043.712871                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 93665.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 84650.394958                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker          101                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           18                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total          119                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          855                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          855                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      8084415                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1631982                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total      9716397                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     83725000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     83725000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.058146                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.183673                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.064850                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 80043.712871                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 90665.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 81650.394958                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 97923.976608                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 97923.976608                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data      3473325                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total      3473325                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data     12985888                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total     12985888                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data 957355260994                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total 957355260994                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data     16459213                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total     16459213                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.788974                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.788974                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 73722.741255                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 73722.741255                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           77                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           77                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data     12985811                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total     12985811                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data 918394385495                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total 918394385495                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.788969                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.788969                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 70722.913301                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 70722.913301                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data            3                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total            3                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data        47500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total        47500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data 15833.333333                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total 15833.333333                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total            3                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data        38500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total        38500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12833.333333                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 12833.333333                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data          214                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total          214                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data      2881750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total      2881750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data          214                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total          214                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data 13466.121495                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total 13466.121495                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data          214                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total          214                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data      2812726                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total      2812726                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 13143.579439                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 13143.579439                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          304                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          304                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     16299769                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     16299769                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     16299769                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     16299769                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks       788798                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total       788798                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks       788798                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total       788798                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses     13156160                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued        19837                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused        17324                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache         1789                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR          511                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          2300                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified        19949                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit          110                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage         6259                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16309.128390                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs         20876639                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs       17105830                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.220440                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 16307.757116                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     0.053065                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.003506                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     1.314703                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.995347                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.995430                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           25                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023            3                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16149                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           19                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0         1119                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         2534                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2        10595                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         1901                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.001526                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.000183                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.985657                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses      563973086                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses     563973086                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq         3067                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp     16517724                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          304                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          304                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty      1145935                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     16299781                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict     12980061                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq        31497                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq          214                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq            3                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp          217                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq       370773                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp       370773                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq        55443                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq     16459213                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq       203149                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp       203149                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       166331                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port     51102157                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          294                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         3753                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total     51272535                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      7096832                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port   2167244210                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          784                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port        13896                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total   2174355722                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops            13369072                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic      22859784                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples     30483885                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000015                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.003868                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0     30483429    100.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1          456      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total     30483885                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  12857315328                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     27755117                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy   8466344723                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy        98346                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy      1017733                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests     34257780                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests     17146178                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops           66                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops           66                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   329                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  329                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   41                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  41                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.pci_devices.pio           48                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          582                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          740                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      740                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.pci_devices.pio           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1164                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          110                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1310                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1310                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy                44750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer14.occupancy              110250                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               426250                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              699000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    355055.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples       100.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     25411.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples  13124866.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples     17195.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016871                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.015598262834                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        15233                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        15233                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            26710665                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             343793                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    13173632                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     357137                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  13173632                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   357137                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   6042                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2082                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.52                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                       975                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              13173632                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               357137                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                12999294                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   44127                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   37120                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   34189                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   27256                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   16740                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    2105                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1888                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    1754                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    1308                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    593                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    486                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    395                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    315                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   5979                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   6625                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   8519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  10909                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  13417                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  15851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  17643                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  18385                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  18897                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  19776                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  19304                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  18300                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  17085                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  16836                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  16731                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  16669                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  16630                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  16729                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   2811                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   2281                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   1942                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   1817                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   1721                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   1670                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   1736                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   1659                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   1654                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   1660                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   1727                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   1741                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   1914                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                   2003                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   2011                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   2122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   2275                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   2454                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   2543                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   2732                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   3099                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   3335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   3486                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   3726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   3697                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   3907                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                   4073                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                   4213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                   4104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   3564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   3093                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        15233                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     864.411803                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   4117.592306                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        14366     94.31%     94.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           63      0.41%     94.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071           33      0.22%     94.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095           16      0.11%     95.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119           24      0.16%     95.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143           31      0.20%     95.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-7167           54      0.35%     95.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191           60      0.39%     96.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215           57      0.37%     96.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239           49      0.32%     96.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263           41      0.27%     97.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-12287           32      0.21%     97.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311           28      0.18%     97.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-14335           21      0.14%     97.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-15359           19      0.12%     97.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15360-16383           24      0.16%     97.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-17407           35      0.23%     98.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17408-18431           13      0.09%     98.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18432-19455           14      0.09%     98.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19456-20479            9      0.06%     98.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20480-21503           14      0.09%     98.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527           16      0.11%     98.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22528-23551           11      0.07%     98.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24575           15      0.10%     98.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599           10      0.07%     98.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::25600-26623           21      0.14%     98.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26624-27647           25      0.16%     99.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27648-28671           22      0.14%     99.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29695           13      0.09%     99.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719           15      0.10%     99.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31743           20      0.13%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::31744-32767           19      0.12%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-33791            9      0.06%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::33792-34815           11      0.07%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34816-35839           14      0.09%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::35840-36863            4      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36864-37887            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::37888-38911            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38912-39935            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::39936-40959            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         15233                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        15233                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      23.308409                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.170363                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     49.678189                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-31          14751     96.84%     96.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-63           153      1.00%     97.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-95            41      0.27%     98.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-127           37      0.24%     98.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-159           13      0.09%     98.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-191           17      0.11%     98.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-223           14      0.09%     98.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-255           21      0.14%     98.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-287           13      0.09%     98.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::288-319           32      0.21%     99.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::320-351           27      0.18%     99.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::352-383           23      0.15%     99.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::384-415           27      0.18%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::416-447           35      0.23%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::448-479           11      0.07%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::480-511            5      0.03%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::608-639            1      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::672-703            1      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::704-735            1      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::736-767            2      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::800-831            2      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::832-863            1      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::864-895            1      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1408-1439            3      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::1440-1471            1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         15233                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  386688                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               843112448                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             22856768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              838470343.09826422                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              22730920.59373488                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1005536403750                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      74314.80                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker         6400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1626304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data    839991424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher      1100480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     22723648                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 6364.762148344998                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 1145.657186702100                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1617349.709515947616                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 835366503.189002275467                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 1094420.851407922572                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 22598533.541049301624                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker          101                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        25411                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data     13130630                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher        17472                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       357137                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker      4490054                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker       990293                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst   1056935653                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data 485640652477                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher   1765057499                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 23779931231146                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     44455.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     55016.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     41593.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     36985.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    101022.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  66584899.44                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker         6464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1626368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data    840360320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher      1118208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      843112512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1626368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1626368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     22856768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     22856768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker          101                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        25412                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data     13130630                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher        17472                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        13173633                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       357137                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         357137                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker         6428                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker         1146                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1617413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    835733368                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher      1112051                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         838470407                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1617413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1617413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     22730921                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         22730921                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     22730921                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker         6428                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker         1146                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1617413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    835733368                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher      1112051                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        861201327                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             13167590                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              355057                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       414414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       409217                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       410607                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       410477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       412073                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       413749                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       414057                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       412493                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       412850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       411514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       413126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       412412                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       409904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       409565                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       412657                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       411058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       409346                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       410432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       409917                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       411675                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       410012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       409467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       411515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       412827                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       412038                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       414322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       409288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       410733                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       410115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       410714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       410312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       414704                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        11332                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        10637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        10566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        10561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        10806                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        11332                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        11108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        12413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        12032                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        11085                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        11723                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        11507                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        10808                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        10623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        11119                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        10588                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        10572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        10578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        10532                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        10599                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        10628                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        10955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        11474                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        11247                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        11426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        11361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        10656                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        10643                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        10538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        10580                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        11026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        14002                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            266317715086                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           32866304640                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       488468125976                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                20225.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37096.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               11707                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              30837                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.09                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            8.69                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     13480102                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    64.201988                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.114159                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev     5.658585                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127     13451992     99.79%     99.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191        21163      0.16%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255         3684      0.03%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         1419      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          667      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447          684      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511          226      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575           81      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639          109      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703           10      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831           19      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895           41      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     13480102                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         842725760                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       22723648                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              838.085784                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               22.598534                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.36                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.27                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                0.31                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -38121305576.637459                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    25537571744.338562                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   56109363803.827263                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1314090384.921572                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 45369910089.463799                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 307828971657.700684                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 207602677372.147583                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  605641279475.078247                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   602.306670                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 322304069231                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  76340985000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 606891352519                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  855                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            13029669                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 304                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                304                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        357137                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          12980060                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               214                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq               3                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             144819                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            144819                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq        13028813                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq         163681                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     39848360                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          740                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1578                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total     39850678                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                39850678                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port    865969280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1310                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3156                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total    865973746                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                865973746                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           13338689                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 13338689    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             13338689                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         28177084112                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              588750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1218999                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        75623322269                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       26675702                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     13338402                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1006463913000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       63                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.005275                       # Number of seconds simulated (Second)
simTicks                                 1005274588250                       # Number of ticks simulated (Tick)
finalTick                                7006561347750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3415.74                       # Real time elapsed on the host (Second)
hostTickRate                                294306923                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409050032                       # Number of bytes of host memory used (Byte)
simInsts                                    761115684                       # Number of instructions simulated (Count)
simOps                                      762853100                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   222826                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     223335                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          4021098337                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  5.283065                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.189284                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          762960332                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       188813                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         763289319                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued        23359                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined       296042                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined       206628                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved         2427                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   4016228099                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.190051                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.417085                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   3291088594     81.94%     81.94% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1    688791445     17.15%     99.09% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     34737458      0.86%     99.96% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3      1496086      0.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4        37880      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5        76636      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   4016228099                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu      1042093     40.22%     40.22% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          588      0.02%     40.25% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         8868      0.34%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            1      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     40.59% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead       956354     36.91%     77.50% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite       582789     22.50%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          678      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    383444409     50.24%     50.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult        93858      0.01%     50.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv        83366      0.01%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           77      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead    377659678     49.48%     99.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite      2007034      0.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    763289319                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.189821                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                2590695                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.003394                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   5545414973                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    763443729                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    762986723                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         5817                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2536                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2281                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      765875921                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3415                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts        35635                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              24805                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            4870238                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              18                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads    377424882                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores      2027279                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads        41251                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        29743                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch          764      0.00%      0.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return       290714      0.15%      0.15% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect       278279      0.15%      0.30% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect        10433      0.01%      0.31% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond    189259882     99.59%     99.90% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond       111031      0.06%     99.95% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.95% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond        88286      0.05%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total    190039389                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch          257      0.11%      0.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return        41146     17.33%     17.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect        35719     15.04%     32.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect         3410      1.44%     33.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       134005     56.44%     90.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond        16808      7.08%     97.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     97.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond         6091      2.57%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total       237436                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch          507      1.21%      1.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          205      0.49%      1.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        10460     24.86%     26.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          570      1.35%     27.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond        27168     64.58%     92.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         2988      7.10%     99.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          172      0.41%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total        42070                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch          507      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return       249567      0.13%      0.13% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect       242560      0.13%      0.26% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect         7023      0.00%      0.26% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond    189125876     99.64%     99.91% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond        94222      0.05%     99.96% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.96% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond        82195      0.04%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total    189801950                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch          507      1.34%      1.34% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          149      0.39%      1.74% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect         8426     22.31%     24.04% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          550      1.46%     25.50% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond        26035     68.92%     94.42% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         1963      5.20%     99.62% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.62% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          144      0.38%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total        37774                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget       940451      0.49%      0.49% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB    188713107     99.30%     99.80% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS       290714      0.15%     99.95% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect        95117      0.05%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total    190039389                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch        31500     74.88%     74.88% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return        10298     24.48%     99.35% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          205      0.49%     99.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           67      0.16%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total        42070                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted    189260646                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken    188380418                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect        42070                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        23208                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted        31772                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted        10298                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups    190039389                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        30318                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits    188770666                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.993324                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        25084                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups        98719                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits        95117                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         3602                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch          764      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return       290714      0.15%      0.15% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect       278279      0.15%      0.30% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect        10433      0.01%      0.31% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond    189259882     99.59%     99.90% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond       111031      0.06%     99.95% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.95% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond        88286      0.05%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total    190039389                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch          764      0.06%      0.06% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return       290714     22.91%     22.97% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        18825      1.48%     24.46% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect        10433      0.82%     25.28% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond       853554     67.28%     92.56% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         6147      0.48%     93.04% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     93.04% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond        88286      6.96%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total      1268723                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        10460     34.50%     34.50% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     34.50% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        16870     55.64%     90.14% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         2988      9.86%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        30318                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        10460     34.50%     34.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     34.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        16870     55.64%     90.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         2988      9.86%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        30318                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups        98719                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits        95117                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses         3602                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          742                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords        99461                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes       329858                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops       329843                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes        80275                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used       249567                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct       249418                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          149                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts       250775                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       186386                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts        28965                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   4016179825                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.189948                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.851193                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   3823281225     95.20%     95.20% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1      2801357      0.07%     95.27% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2      1092833      0.03%     95.29% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3       479158      0.01%     95.31% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4    187664481      4.67%     99.98% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5       330330      0.01%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6        39102      0.00%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7        32084      0.00%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8       459255      0.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   4016179825                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars         179609                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls       249583                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    383328450     50.25%     50.25% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult        91953      0.01%     50.26% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv        83334      0.01%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     50.27% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead    377369965     49.47%     99.74% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite      1993310      0.26%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    762867311                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples       459255                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    761129895                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    762867311                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    761115684                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    762853100                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     5.283065                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.189284                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs    379363275                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    761761149                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts    377369965                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts      1993310                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2260                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    383328450     50.25%     50.25% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult        91953      0.01%     50.26% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv        83334      0.01%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     50.27% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead    377369965     49.47%     99.74% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      1993310      0.26%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    762867311                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl    189801950                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl    189462658                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl       338785                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl    189125876                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl       675567                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall       249583                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn       249567                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data    190757811                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total    190757811                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data    190762159                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total    190762159                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data    188276691                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total    188276691                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data    188279058                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total    188279058                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 924023792738                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 924023792738                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 924023792738                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 924023792738                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data    379034502                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total    379034502                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data    379041217                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total    379041217                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.496727                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.496727                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.496724                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.496724                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data  4907.797072                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total  4907.797072                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data  4907.735372                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total  4907.735372                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs      2360887                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets      2797995                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs       231710                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        23420                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs    10.188973                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   119.470325                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks    188009857                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total    188009857                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data       269067                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total       269067                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data       269067                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total       269067                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data    188007624                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total    188007624                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data    188009840                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total    188009840                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1087                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1087                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 819783326148                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 819783326148                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 819896398898                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 819896398898                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     83130000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     83130000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.496017                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.496017                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.496014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.496014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data  4360.372780                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total  4360.372780                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data  4360.922805                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total  4360.922805                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 76476.540938                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 76476.540938                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements    188009857                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data       168385                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total       168385                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         2330                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         2330                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data    111255000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total    111255000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data       170715                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total       170715                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.013648                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.013648                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 47748.927039                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 47748.927039                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         2172                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         2172                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data          158                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total          158                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data      2866750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total      2866750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.000926                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.000926                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 18143.987342                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 18143.987342                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data    189424092                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total    189424092                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data    187787610                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total    187787610                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 912150141500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 912150141500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data    377211702                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total    377211702                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.497831                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.497831                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data  4857.349968                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total  4857.349968                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data        91456                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total        91456                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data    187696154                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total    187696154                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          808                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          808                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 813707932500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 813707932500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     83130000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     83130000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.497588                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.497588                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data  4335.240308                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total  4335.240308                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 102883.663366                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 102883.663366                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data         4196                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total         4196                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         2197                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         2197                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data         6393                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total         6393                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.343657                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.343657                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         2046                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         2046                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data    105163250                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total    105163250                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.320038                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.320038                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 51399.437928                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 51399.437928                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          152                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          152                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          170                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          170                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          322                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          322                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.527950                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.527950                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          170                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          170                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      7909500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      7909500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.527950                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.527950                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 46526.470588                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 46526.470588                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data       170261                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total       170261                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data            3                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total            3                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data        51250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total        51250                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data       170264                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total       170264                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000018                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000018                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data 17083.333333                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total 17083.333333                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total            3                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data        49750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total        49750                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000018                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000018                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data 16583.333333                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total 16583.333333                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data           48                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total           48                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data       110994                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total       110994                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data   1483066381                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total   1483066381                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data       111042                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total       111042                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.999568                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.999568                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 13361.680640                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 13361.680640                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data           14                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total           14                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data       110980                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total       110980                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data   1427397631                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total   1427397631                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.999442                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.999442                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 12861.755551                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 12861.755551                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data      1333671                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total      1333671                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data       378087                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total       378087                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data  10390584857                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total  10390584857                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      1711758                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      1711758                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.220876                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.220876                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 27481.994507                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 27481.994507                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       177597                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       177597                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data       200490                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total       200490                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          279                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          279                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data   4647996017                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total   4647996017                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.117125                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.117125                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 23183.181291                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 23183.181291                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs    379110826                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs    188009857                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     2.016441                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          512                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    946774249                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    946774249                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles    126665376                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   3634842897                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles      3457704                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles    251230310                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles        31812                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved    188679992                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        13653                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    763338638                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       163139                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    763251648                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        14818                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches    189834783                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts    377648251                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts      2001194                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.189812                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads      3294213                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites      3297957                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads    953064257                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    570969484                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs    379649445                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4590215199                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites       691943                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1954                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          778                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches    189098938                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       4014325274                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles        90520                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          2740                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles       117921                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         8413                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         6567                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        15462                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines    379184984                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        11944                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes           77                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   4016228099                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.190246                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.547423                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   3541401593     88.18%     88.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1    188759871      4.70%     92.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2    282889713      7.04%     99.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3      3176922      0.08%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   4016228099                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    762139531                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.189535                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches    190039389                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.047261                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles      1706462                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst    379132025                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total    379132025                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst    379132025                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total    379132025                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst        52817                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total        52817                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst        52817                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total        52817                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   2187561323                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   2187561323                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   2187561323                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   2187561323                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst    379184842                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total    379184842                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst    379184842                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total    379184842                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.000139                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.000139                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.000139                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.000139                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 41417.750402                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 41417.750402                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 41417.750402                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 41417.750402                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       884106                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets           50                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         7108                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   124.381823                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets           50                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks        48337                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total        48337                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         4481                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         4481                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         4481                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         4481                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst        48336                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total        48336                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst        48336                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total        48336                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst   1944388387                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total   1944388387                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst   1944388387                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total   1944388387                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.000127                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.000127                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.000127                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.000127                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 40226.505855                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 40226.505855                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 40226.505855                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 40226.505855                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements        48337                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst    379132025                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total    379132025                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst        52817                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total        52817                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   2187561323                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   2187561323                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst    379184842                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total    379184842                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.000139                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.000139                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 41417.750402                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 41417.750402                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         4481                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         4481                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst        48336                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total        48336                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst   1944388387                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total   1944388387                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.000127                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.000127                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 40226.505855                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 40226.505855                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs    379187867                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs        48337                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs  7844.671101                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          141                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          355                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           15                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    758418021                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    758418021                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles        31812                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles       7421233                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1071540289                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    763163963                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts    377424882                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts      2027279                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts       179837                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents          384                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1071512122                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1079                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect        11002                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        19768                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts        30770                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    762992436                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    762989004                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst    381415746                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    386081937                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.189746                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.987914                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads          11004                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads        54917                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1079                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores        33969                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads         4394                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache       223537                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples    377363736                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    12.702467                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev    19.641320                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9    189498988     50.22%     50.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        49262      0.01%     50.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29    186871342     49.52%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39        15773      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49         5311      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59         4615      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69         3067      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79         4316      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89         2043      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99         1412      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109         1598      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119         9457      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129         1548      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139         1056      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149         1028      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159         1122      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169         1520      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179         1747      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189         2023      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199         1176      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209         1275      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219         1136      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229         1172      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239         1030      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249         1277      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259         2222      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269         2784      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279         8245      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289       760821      0.20%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299         9642      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows        95728      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total    377363736                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             2                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            4                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           853                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits    377405594                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses          990                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits      2000941                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses         1082                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts           157                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb          102                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries          100                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses    377406584                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses      2002023                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits        379406535                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses           2072                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses    379408607                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks         2062                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor         2062                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          151                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore          667                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples         1395                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  2558.243728                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev  9367.811168                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-8191         1277     91.54%     91.54% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::8192-16383           77      5.52%     97.06% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::16384-24575           23      1.65%     98.71% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::24576-32767            2      0.14%     98.85% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::32768-40959            1      0.07%     98.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-73727           11      0.79%     99.71% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::98304-106495            1      0.07%     99.78% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::106496-114687            2      0.14%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::114688-122879            1      0.07%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total         1395                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples          420                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean 16669.047619                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  1860.954183                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 59903.539658                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-32767          385     91.67%     91.67% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-98303           13      3.10%     94.76% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-163839           11      2.62%     97.38% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::327680-360447           11      2.62%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total          420                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples   4547150532                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.039899                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.255650                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0-1   4544122032     99.93%     99.93% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2-3       966000      0.02%     99.95% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4-5       954250      0.02%     99.98% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6-7       464750      0.01%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8-9        16500      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10-11       496500      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12-13        24000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14-15         5250      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::16-17          750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::18-19          750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::20-21        99750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total   4547150532                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::64KiB          151    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total          151                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data         2062                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total         2062                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data          151                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total          151                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total         2213                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits    379185655                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          281                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts            59                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb          102                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           18                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses    379185936                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits        379185655                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            281                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses    379185936                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          276                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          276                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           54                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           42                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          234                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean   354.700855                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev  4511.280486                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-8191          233     99.57%     99.57% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::65536-73727            1      0.43%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          234                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples           96                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 12007.812500                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  2678.081171                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 26704.781090                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-8191           83     86.46%     86.46% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::57344-65535            1      1.04%     87.50% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-73727            9      9.38%     96.88% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::73728-81919            1      1.04%     97.92% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::114688-122879            2      2.08%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total           96                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples    245498236                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     3.198458                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   -539717514   -219.85%   -219.85% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1    785215750    319.85%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total    245498236                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::64KiB           54    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total           54                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          276                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          276                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst           54                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total           54                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          330                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits         1472                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          273                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            8                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits          281                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses          709                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits          929                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses          153                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts          228                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb          102                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries          137                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses          990                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses         1082                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          281                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits         1483                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses          870                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses         2353                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           36                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 1005463804731                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         4518                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles        31812                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles    221129322                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   1084521282                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles      9873289                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles    128911969                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2571760425                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    763210355                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts        45316                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents       209681                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents       164281                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2441434348                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents      4305596                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         3738                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    575784852                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups      957198719                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups    952916866                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2125                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    575456330                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps       328517                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing       255119                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing       180269                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts    595518756                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4778830504                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes         1526283771                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    761115684                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     762853100                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker         1112                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker           83                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        25080                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data    187018522                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total     187044797                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker         1112                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker           83                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        25080                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data    187018522                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total    187044797                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker           80                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        23256                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data       876685                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total       900036                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker           80                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        23256                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data       876685                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total       900036                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker      7118679                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker      1144235                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst   1837824497                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data  69534342497                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total  71380429908                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker      7118679                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker      1144235                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst   1837824497                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data  69534342497                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total  71380429908                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker         1192                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker           98                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst        48336                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data    187895207                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total    187944833                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker         1192                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker           98                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst        48336                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data    187895207                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total    187944833                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.067114                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.153061                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.481132                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.004666                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.004789                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.067114                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.153061                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.481132                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.004666                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.004789                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 88983.487500                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 76282.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 79025.821164                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 79315.081810                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 79308.416450                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 88983.487500                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 76282.333333                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 79025.821164                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 79315.081810                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 79308.416450                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks       157830                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total        157830                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data           69                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total           69                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data           69                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total           69                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker           80                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        23256                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data       876616                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total       899967                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker           80                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        23256                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data       876616                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher        13630                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total       913597                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1087                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1087                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      6878679                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1099235                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst   1768052750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data  66901337497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total  68677368161                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      6878679                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1099235                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst   1768052750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data  66901337497                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher   1827300789                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total  70504668950                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     79292000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     79292000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.067114                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.153061                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.481132                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.004665                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.004788                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.067114                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.153061                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.481132                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.004665                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.004861                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 85983.487500                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 73282.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 76025.660045                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 76317.723492                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 76310.984915                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 85983.487500                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 73282.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 76025.660045                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 76317.723492                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 134064.621350                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 77172.614347                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 72945.722171                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 72945.722171                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements             971193                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher        13630                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total        13630                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher   1827300789                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total   1827300789                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 134064.621350                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 134064.621350                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data        56909                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total        56909                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data        57741                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total        57741                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data       114650                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total       114650                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.503628                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.503628                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data        57741                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total        57741                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data    951074495                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total    951074495                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.503628                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.503628                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 16471.389394                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 16471.389394                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst        25080                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total        25080                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        23256                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        23256                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst   1837824497                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total   1837824497                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst        48336                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total        48336                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.481132                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.481132                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 79025.821164                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 79025.821164                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        23256                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        23256                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst   1768052750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   1768052750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.481132                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.481132                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 76025.660045                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 76025.660045                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data       156490                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total       156490                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data        42247                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total        42247                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data   3892040497                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total   3892040497                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data       198737                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total       198737                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.212577                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.212577                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 92125.843184                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 92125.843184                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data           17                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total           17                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data        42230                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total        42230                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data   3764331997                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total   3764331997                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.212492                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.212492                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 89138.811201                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 89138.811201                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker         1112                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker           83                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total         1195                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker           80                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total           95                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker      7118679                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker      1144235                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total      8262914                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker         1192                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker           98                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total         1290                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.067114                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.153061                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.073643                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 88983.487500                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 76282.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 86978.042105                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker           80                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           15                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total           95                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          808                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          808                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      6878679                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker      1099235                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total      7977914                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     79292000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     79292000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.067114                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.153061                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.073643                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 85983.487500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 73282.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 83978.042105                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 98133.663366                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 98133.663366                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data    186862032                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total    186862032                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data       834438                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total       834438                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data  65642302000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total  65642302000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data    187696470                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total    187696470                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.004446                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.004446                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 78666.482111                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 78666.482111                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           52                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           52                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data       834386                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total       834386                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data  63137005500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total  63137005500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.004445                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.004445                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 75668.821744                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 75668.821744                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data            3                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total            3                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data        47500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total        47500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data 15833.333333                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total 15833.333333                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total            3                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data        38500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total        38500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12833.333333                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 12833.333333                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data          141                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total          141                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data      1575750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total      1575750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data          141                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total          141                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data 11175.531915                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total 11175.531915                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data          141                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total          141                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data      1689250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total      1689250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 11980.496454                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 11980.496454                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          279                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          279                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks    153350108                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total    153350108                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks    153350108                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total    153350108                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks     34708075                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total     34708075                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks     34708075                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total     34708075                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses       899967                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued        15026                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused        13525                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache         1174                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR          222                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          1396                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified        15067                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           41                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage         5877                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     15877.604211                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs        375173606                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs      188071684                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.994844                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 15876.672813                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     0.037128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.002857                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher     0.891412                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.969035                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000054                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.969092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           33                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023            5                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16135                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           24                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0          919                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         2718                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2        10917                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3         1581                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.002014                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.000305                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.984802                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses     6205956747                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses    6205956747                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq         2436                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp    187747243                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          279                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          279                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty     34865905                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean    153350119                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict       813363                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq        24220                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq          141                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq            3                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp          144                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq       198737                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp       198737                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq        48336                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq    187696470                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq       114650                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp       114650                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       145010                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port    564032033                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          338                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         2580                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total    564179961                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      6187136                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port  24057928338                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          784                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         9536                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total  24064125794                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops              995751                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic      10103824                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples    189062510                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000002                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.001427                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0    189062125    100.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1          385      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total    189062510                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy 141053873757                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     24188171                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy  93976780730                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       120140                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy       703401                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests    376135351                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests    188071113                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops           35                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops           35                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   306                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  306                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   28                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  28                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          562                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          106                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          668                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      668                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1124                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          106                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1230                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1230                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy              107000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               415250                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              640000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    156161.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples        80.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples        15.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     23256.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples    866141.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples     13365.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000016871                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.016047986622                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         7590                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         7590                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2151253                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             150155                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      913564                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     157830                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    913564                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   157830                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  10707                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  1669                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        59                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                913564                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               157830                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  835682                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   27082                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   14696                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    9301                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    5983                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    3561                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    1524                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1331                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    1266                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    1001                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    414                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    378                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    332                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    290                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   3632                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   4122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   5992                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   7061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   7768                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   8248                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   8676                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   8790                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   9063                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   9011                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   8973                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   8399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   8174                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   8117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   8112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   8126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   8091                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   8065                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    839                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    725                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    681                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    571                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    556                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    573                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    610                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    624                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    672                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    742                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                    763                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                    792                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    775                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    748                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    720                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    687                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    657                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    619                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    612                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    549                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    460                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    427                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    390                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    332                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    277                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    203                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    143                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         7590                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     118.951647                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    239.379401                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31           4179     55.06%     55.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63          1714     22.58%     77.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95           343      4.52%     82.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127          195      2.57%     84.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159          102      1.34%     86.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191           74      0.97%     87.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223           43      0.57%     87.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255           21      0.28%     87.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287           32      0.42%     88.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319           24      0.32%     88.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351           24      0.32%     88.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-383           16      0.21%     89.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-415           13      0.17%     89.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-447           18      0.24%     89.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-479           14      0.18%     89.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-511           24      0.32%     90.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-543           22      0.29%     90.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-575           25      0.33%     90.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::576-607           51      0.67%     91.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::608-639           55      0.72%     92.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-671           43      0.57%     92.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::672-703           65      0.86%     93.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::704-735           48      0.63%     94.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::736-767           58      0.76%     94.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-799           51      0.67%     95.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::800-831           48      0.63%     96.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::832-863           34      0.45%     96.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::864-895           49      0.65%     97.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-927           35      0.46%     97.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::928-959           31      0.41%     98.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::960-991           31      0.41%     98.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::992-1023           20      0.26%     98.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1055           25      0.33%     99.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1056-1087           17      0.22%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1088-1119           13      0.17%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1120-1151            8      0.11%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1152-1183            5      0.07%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1184-1215            5      0.07%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1216-1247           10      0.13%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1248-1279            2      0.03%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1311            2      0.03%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1376-1407            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          7590                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         7590                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      20.574308                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.983059                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     30.946929                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-31          7404     97.55%     97.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-47            75      0.99%     98.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-63            16      0.21%     98.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-79             7      0.09%     98.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-95            11      0.14%     98.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-111            5      0.07%     99.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-127            6      0.08%     99.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-143            4      0.05%     99.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-159            4      0.05%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-175            1      0.01%     99.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-191            1      0.01%     99.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-207            2      0.03%     99.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::208-223            3      0.04%     99.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-239            2      0.03%     99.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::240-255            1      0.01%     99.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-271            1      0.01%     99.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::272-287            3      0.04%     99.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::288-303            4      0.05%     99.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::304-319            3      0.04%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::320-335            3      0.04%     99.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::336-351            5      0.07%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::352-367            5      0.07%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::368-383            6      0.08%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::384-399            3      0.04%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::400-415            4      0.05%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::416-431            3      0.04%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::448-463            1      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::464-479            1      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::480-495            2      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::496-511            2      0.03%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::512-527            1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::704-719            1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          7590                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  685248                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                58468096                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             10101120                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              58161318.99024952                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              10048120.30271670                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1005274594750                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     938286.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker         5120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst      1488384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data     55433024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher       855360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      9994176                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 5093.135805723477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 954.962963573152                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 1480574.578723814571                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 55142171.748814217746                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 850872.000543678296                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 9941737.428574655205                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker           80                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker           15                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        23256                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data       876616                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher        13597                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       157830                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker      3996311                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker       564430                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    959205339                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data  37054099598                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher   1373988291                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 23670791212850                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     49953.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     37628.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     41245.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     42269.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    101050.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 149976501.38                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker         5120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst      1488448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data     56103424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher       870208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       58468160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst      1488448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total      1488448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     10101120                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     10101120                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker           80                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        23257                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data       876616                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher        13597                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          913565                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       157830                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         157830                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker         5093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker          955                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst      1480638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data     55809054                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher       865642                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          58161383                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst      1480638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1480638                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     10048120                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         10048120                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     10048120                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker         5093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker          955                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst      1480638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data     55809054                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher       865642                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         68209503                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               902857                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              156159                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        42429                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         6839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        26069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        19888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        30949                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        47663                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        54711                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        43202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        45313                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        28208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        47628                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        38998                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        11279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         7476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        42275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        21454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         7307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         7245                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        16834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        52214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        26758                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        24898                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        20371                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        20548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        17272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        54386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         7635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        19358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        15091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        19492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        14324                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        64743                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         5052                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         4228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         4369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         4303                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         4715                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         5269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         4979                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         6368                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         5920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         4879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         5574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         5402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         4556                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         4274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         4898                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         4302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         4232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         4190                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         4232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19         5183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20         4830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         5053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         4884                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23         4424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         4647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         5087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         4322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27         4430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28         4257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         4372                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         4793                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31         8135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             24159753522                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            2253531072                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        39391853969                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                26759.22                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           43630.22                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                9001                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              16013                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             1.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           10.25                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1034001                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    65.548254                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.822514                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    17.149789                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127      1019616     98.61%     98.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191         9789      0.95%     99.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255         2079      0.20%     99.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319         1036      0.10%     99.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          495      0.05%     99.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447          603      0.06%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511          143      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575           64      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639           97      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703           10      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            5      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831           30      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895           30      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1034001                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          57782848                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        9994176                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               57.479666                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                9.941737                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.26                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.22                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                2.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -2924164159.486700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1958904192.957587                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   3847283641.342267                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  577958903.807981                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 45358163630.167664                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 63898447946.103455                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 365536450665.271729                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  478253044819.127136                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   475.743693                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 887143409482                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  76321220000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  41809968268                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  808                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              872143                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 279                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                279                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        157830                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            813363                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               141                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq               3                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              42230                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             42230                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          871334                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          57741                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port      2856207                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          668                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1506                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total      2858381                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2858381                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port     68569280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1230                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3012                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total     68573522                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 68573522                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             972536                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   972536    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               972536                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          2624621395                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              523750                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1154999                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         5199967933                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1942701                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       971408                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1006205147000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       18                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.999508                       # Number of seconds simulated (Second)
simTicks                                 999508104250                       # Number of ticks simulated (Tick)
finalTick                                8006996552750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3489.46                       # Real time elapsed on the host (Second)
hostTickRate                                286436086                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409050032                       # Number of bytes of host memory used (Byte)
simInsts                                    802582703                       # Number of instructions simulated (Count)
simOps                                      803789863                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   230002                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     230348                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles          3998032401                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  4.981372                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.200748                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded          803953297                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded       105508                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued         804024769                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued        17177                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined       268939                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined       186886                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved         2373                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples   3995890585                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.201213                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.424579                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0   3229669134     80.82%     80.82% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1    729505620     18.26%     99.08% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2     35740884      0.89%     99.98% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3       900732      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4        35890      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5        38325      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total   3995890585                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu       643789     41.27%     41.27% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult          570      0.04%     41.31% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv         8641      0.55%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            1      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            2      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead       499595     32.03%     73.89% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite       407195     26.11%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          747      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu    403147492     50.14%     50.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult        52658      0.01%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv        42394      0.01%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            9      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt           15      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            6      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            5      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            8      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           43      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           77      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           56      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           77      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     50.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead    399506103     49.69%     99.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite      1275079      0.16%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total    804024769                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.201105                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                1559793                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.001940                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads   5605511210                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites    804326241                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses    803910578                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         5882                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites         2550                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses         2281                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses      805580328                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses           3487                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts        33858                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled              10587                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles            2141816                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles              18                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads    399456875                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores      1290029                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads        41988                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores        30443                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch          726      0.00%      0.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return       195426      0.10%      0.10% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect       186815      0.09%      0.19% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect         9858      0.00%      0.20% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond    200051073     99.75%     99.94% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond        67900      0.03%     99.98% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.98% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond        44684      0.02%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total    200556482                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch          261      0.13%      0.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return        33934     16.65%     16.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect        31766     15.59%     32.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect         3400      1.67%     34.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond       116744     57.29%     91.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond        14207      6.97%     98.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     98.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond         3449      1.69%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total       203761                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch          465      1.21%      1.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return          209      0.54%      1.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect        10194     26.57%     28.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          528      1.38%     29.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond        23895     62.27%     91.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond         2920      7.61%     99.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond          161      0.42%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total        38372                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch          465      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return       161491      0.08%      0.08% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect       155049      0.08%      0.16% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect         6458      0.00%      0.16% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond    199934328     99.79%     99.95% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond        53692      0.03%     99.98% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.98% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond        41235      0.02%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total    200352718                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch          465      1.36%      1.36% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return          151      0.44%      1.80% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect         8165     23.92%     25.73% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          512      1.50%     27.23% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond        22796     66.79%     94.02% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond         1904      5.58%     99.60% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.60% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond          136      0.40%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total        34129                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget       590647      0.29%      0.29% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB    199719389     99.58%     99.88% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS       195426      0.10%     99.97% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect        51020      0.03%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total    200556482                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch        30380     79.17%     79.17% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return         7714     20.10%     99.28% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect          209      0.54%     99.82% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           69      0.18%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total        38372                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted    200051799                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken    199520603                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect        38372                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss        22689                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted        30658                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted         7714                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups    200556482                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates        29295                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits    199792794                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.996192                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted        24488                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups        54542                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits        51020                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses         3522                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch          726      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return       195426      0.10%      0.10% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect       186815      0.09%      0.19% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect         9858      0.00%      0.20% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond    200051073     99.75%     99.94% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond        67900      0.03%     99.98% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.98% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond        44684      0.02%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total    200556482                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch          726      0.10%      0.10% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return       195426     25.59%     25.68% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect        18652      2.44%     28.13% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect         9858      1.29%     29.42% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond       488223     63.93%     93.35% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         6119      0.80%     94.15% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     94.15% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond        44684      5.85%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total       763688                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect        10194     34.80%     34.80% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     34.80% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond        16181     55.23%     90.03% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond         2920      9.97%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total        29295                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect        10194     34.80%     34.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     34.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond        16181     55.23%     90.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond         2920      9.97%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total        29295                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups        54542                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits        51020                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses         3522                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          689                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords        55231                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes       230607                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops       230592                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes        69100                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used       161491                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct       161340                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect          151                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts       229812                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls       103135                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts        25670                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples   3995845737                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.201160                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.874431                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0   3793580999     94.94%     94.94% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1      1673884      0.04%     94.98% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2       669990      0.02%     95.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3       290709      0.01%     95.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4    199116168      4.98%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5       187410      0.00%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6        32430      0.00%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7        31608      0.00%     99.99% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8       262539      0.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total   3995845737                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars          96977                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls       161507                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu    403045187     50.14%     50.14% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult        50801      0.01%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv        42367      0.01%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            9      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt           15      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            6      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            5      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            8      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           43      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           77      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           56      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           66      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     50.15% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead    399402923     49.69%     99.84% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite      1262284      0.16%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total    803803861                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples       262539                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts    802596701                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps    803803861                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP    802582703                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP    803789863                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     4.981372                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.200748                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs    400665207                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts    803157610                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts    399402923                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts      1262284                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts         2260                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass           14      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu    403045187     50.14%     50.14% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult        50801      0.01%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv        42367      0.01%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            9      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt           15      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            6      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            5      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            8      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           43      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           77      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           56      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           66      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     50.15% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead    399402923     49.69%     99.84% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite      1262284      0.16%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total    803803861                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl    200352718                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl    200143069                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl       209184                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl    199934328                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl       417925                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall       161507                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn       161491                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data    201013141                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total    201013141                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data    201017104                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total    201017104                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data    199489843                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total    199489843                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data    199492017                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total    199492017                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data 908196113835                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total 908196113835                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data 908196113835                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total 908196113835                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data    400502984                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total    400502984                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data    400509121                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total    400509121                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.498098                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.498098                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.498096                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.498096                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data  4552.593256                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total  4552.593256                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data  4552.543643                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total  4552.543643                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs       673844                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets      2460382                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs       110171                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets        17181                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs     6.116346                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   143.203655                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks    199269466                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total    199269466                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data       222438                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total       222438                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data       222438                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total       222438                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data    199267405                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total    199267405                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data    199269472                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total    199269472                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data 800375827895                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total 800375827895                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data 800404472395                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total 800404472395                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data     83059500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total     83059500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.497543                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.497543                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.497540                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.497540                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data  4016.591815                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total  4016.591815                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data  4016.693899                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total  4016.693899                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 76693.905817                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 76693.905817                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements    199269466                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data        86086                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total        86086                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data         2085                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total         2085                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data     25874750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total     25874750                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data        88171                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total        88171                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.023647                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.023647                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 12409.952038                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 12409.952038                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data         1974                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total         1974                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data          111                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total          111                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data      2199750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total      2199750                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.001259                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.001259                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 19817.567568                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 19817.567568                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data    200154952                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total    200154952                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data    199173734                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total    199173734                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data 900962628500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total 900962628500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data    399328686                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total    399328686                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.498771                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.498771                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data  4523.501219                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total  4523.501219                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data        84842                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total        84842                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data    199088892                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total    199088892                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data 797945320750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total 797945320750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     83059500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total     83059500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.498559                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.498559                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data  4007.985140                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total  4007.985140                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 103179.503106                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 103179.503106                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data         3815                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total         3815                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data         2000                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total         2000                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data         5815                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total         5815                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.343938                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.343938                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data         1894                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total         1894                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data     21546750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total     21546750                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.325709                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.325709                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 11376.319958                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 11376.319958                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          148                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          148                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data          174                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total          174                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          322                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          322                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.540373                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.540373                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data          173                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total          173                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      7097750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      7097750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.537267                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.537267                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 41027.456647                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 41027.456647                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data        87734                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total        87734                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data           11                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total           11                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data       165000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total       165000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data        87745                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total        87745                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.000125                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.000125                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data        15000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total        15000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data           10                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total           10                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data       160000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total       160000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.000114                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.000114                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data        16000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total        16000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data           47                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total           47                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data        66451                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total        66451                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data    781878161                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total    781878161                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data        66498                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total        66498                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.999293                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.999293                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 11766.236189                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 11766.236189                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data           13                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total           13                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data        66438                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total        66438                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data    748353411                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total    748353411                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.999098                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.999098                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 11263.936467                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 11263.936467                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data       858142                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total       858142                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data       249658                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total       249658                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data   6451607174                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total   6451607174                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data      1107800                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total      1107800                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.225364                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.225364                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 25841.780251                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 25841.780251                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data       137583                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total       137583                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data       112075                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total       112075                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrUncacheable::total          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data   1682153734                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total   1682153734                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.101169                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.101169                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 15009.178978                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 15009.178978                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs    400460523                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs    199269466                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     2.009643                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          512                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses   1000639540                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses   1000639540                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles    133770233                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles   3593781651                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles      2265003                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles    266045294                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles        28404                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved    199695696                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred        13307                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts    804218252                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts       144204                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts    803989280                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop        14577                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches    200381090                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts    399494597                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts      1269432                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.201096                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads      1904994                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites      1908417                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads   1004235235                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites    602235397                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs    400764029                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads   4598058950                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites       361086                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads         1954                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          778                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches    199965835                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles       3994826227                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles        83036                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          2750                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles       113197                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         8814                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         5336                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles        13699                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines    400571166                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes        11434                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes           77                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples   3995890585                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.201417                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.560387                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0   3495061438     87.47%     87.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1    198857357      4.98%     92.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2    299930496      7.51%     99.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3      2041294      0.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total   3995890585                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts    803464100                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.200965                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches    200556482                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.050164                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles       879044                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst    400520045                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total    400520045                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst    400520045                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total    400520045                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst        50996                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total        50996                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst        50996                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total        50996                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst   1133175859                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total   1133175859                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst   1133175859                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total   1133175859                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst    400571041                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total    400571041                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst    400571041                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total    400571041                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.000127                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.000127                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.000127                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.000127                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 22220.877304                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 22220.877304                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 22220.877304                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 22220.877304                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       623500                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets           90                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         6191                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   100.710709                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets           90                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks        47341                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total        47341                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         3656                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         3656                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         3656                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         3656                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst        47340                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total        47340                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst        47340                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total        47340                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst    968162419                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total    968162419                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst    968162419                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total    968162419                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.000118                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.000118                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.000118                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.000118                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 20451.255154                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 20451.255154                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 20451.255154                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 20451.255154                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements        47341                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst    400520045                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total    400520045                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst        50996                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total        50996                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst   1133175859                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total   1133175859                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst    400571041                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total    400571041                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.000127                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.000127                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 22220.877304                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 22220.877304                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         3656                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         3656                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst        47340                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total        47340                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst    968162419                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total    968162419                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.000118                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.000118                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 20451.255154                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 20451.255154                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs    400570868                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs        47341                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs  8461.394309                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          143                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          357                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2           11                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    801189423                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    801189423                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles        28404                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles       1028961                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles   1053376515                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts    804073382                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts    399456875                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts      1290029                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts        96724                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents          201                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents   1053362123                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents         1048                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect         8393                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect        19024                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts        27417                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit    803916189                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount    803912859                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst    401831016                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst    404563112                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.201077                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.993247                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads           9621                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads        53952                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation         1048                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores        27745                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads         4102                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache       112124                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples    399397253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    12.036037                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev     9.953380                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9    200213626     50.13%     50.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19        42583      0.01%     50.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29    199076778     49.84%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39         6179      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49          773      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59          670      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69          365      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79         2627      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89          907      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99          246      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109          247      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119          754      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129          661      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139          159      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149          127      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159          111      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169          145      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179          324      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189          808      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199           93      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209          186      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219          144      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229          136      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239          186      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249          276      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259          583      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269          993      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279         4743      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289         8599      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299         4706      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows        28518      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2611                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total    399397253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             1                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            3                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           886                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits    399437725                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses          978                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits      1269316                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses          685                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts           116                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb           70                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries           68                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses    399438703                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses      1270001                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits        400707041                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses           1663                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses    400708704                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks         1654                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor         1654                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          110                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore          479                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples         1175                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean  1313.617021                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev  5136.597248                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-8191         1116     94.98%     94.98% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::8192-16383           44      3.74%     98.72% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::16384-24575           10      0.85%     99.57% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::24576-32767            1      0.09%     99.66% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::65536-73727            3      0.26%     99.91% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::73728-81919            1      0.09%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total         1175                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples          308                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean 16552.759740                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  2572.130212                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 39154.493552                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-16383          268     87.01%     87.01% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::49152-65535            5      1.62%     88.64% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-81919            7      2.27%     90.91% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::114688-131071           11      3.57%     94.48% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::131072-147455           16      5.19%     99.68% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::147456-163839            1      0.32%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total          308                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples  -5514038014                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     1.225196                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0   1248759704    -22.65%    -22.65% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1  -6764528218    122.68%    100.03% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2       427750     -0.01%    100.02% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3       368000     -0.01%    100.02% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4       202500     -0.00%    100.01% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5       342000     -0.01%    100.01% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6        58750     -0.00%    100.01% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7         8000     -0.00%    100.01% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8         4500     -0.00%    100.01% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9        52000     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10       125000     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11          750     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12         5500     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13          500     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::14          250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::15       135000     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total  -5514038014                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::64KiB          110    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total          110                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data         1654                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total         1654                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data          110                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total          110                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total         1764                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits    400571928                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          260                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts            57                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb           70                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries           16                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses    400572188                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits        400571928                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            260                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses    400572188                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          256                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          256                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           53                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           42                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          214                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean    84.112150                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev   518.941598                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-255          208     97.20%     97.20% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::1024-1279            1      0.47%     97.66% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::2560-2815            2      0.93%     98.60% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::3584-3839            3      1.40%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          214                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples           95                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean 10418.421053                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  2539.956060                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 24024.628379                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-8191           84     88.42%     88.42% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-73727            9      9.47%     97.89% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::73728-81919            1      1.05%     98.95% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::114688-122879            1      1.05%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total           95                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples   3069922328                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.262220                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.439841                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0   2264928578     73.78%     73.78% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1    804993750     26.22%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total   3069922328                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::64KiB           53    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total           53                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          256                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          256                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst           53                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total           53                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          309                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits         1047                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          252                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            8                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits          280                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses          698                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits          525                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses          160                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts          186                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb           70                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries          103                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses          978                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses          685                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          260                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits         1057                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses          866                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses         1923                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           36                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows           18    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total           18                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON 999700077731                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         4518                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles        28404                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles    233718402                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles   1057415710                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles      3697655                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles    135168259                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles   2565862155                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts    804111385                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts        37121                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents        77831                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents        82003                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents   2429633221                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents      2963348                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         4310                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands    605061402                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups     1006951054                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups   1004343571                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups         2133                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps    604760410                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps       300987                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing       166059                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing        97166                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts    630718553                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads          4799609311                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes         1608111553                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts    802582703                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     803789863                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker          978                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker           84                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst        37217                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data    199171107                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total     199209386                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker          978                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker           84                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst        37217                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data    199171107                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total    199209386                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker           38                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker           12                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst        10123                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data        28322                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total        38495                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker           38                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker           12                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst        10123                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data        28322                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total        38495                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker      2802967                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker       996738                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst    822638249                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data   2848350500                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total   3674788454                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker      2802967                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker       996738                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst    822638249                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data   2848350500                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total   3674788454                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker         1016                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker           96                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst        47340                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data    199199429                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total    199247881                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker         1016                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker           96                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst        47340                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data    199199429                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total    199247881                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.037402                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.125000                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.213836                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.000142                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.000193                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.037402                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.125000                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.213836                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.000142                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.000193                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 73762.289474                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 83061.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 81264.274326                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 100570.245745                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 95461.448344                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 73762.289474                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker 83061.500000                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 81264.274326                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 100570.245745                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 95461.448344                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs          149                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          149                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks        47512                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total         47512                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data          103                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total          103                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data          103                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total          103                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker           38                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst        10123                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data        28219                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total        38392                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker           38                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker           12                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst        10123                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data        28219                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher        12883                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total        51275                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total         1083                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      2688967                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       960738                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst    792265751                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data   2760396500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total   3556311956                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      2688967                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       960738                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst    792265751                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data   2760396500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher   1794984335                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total   5351296291                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data     79235750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total     79235750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.037402                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.125000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.213836                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.000142                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.000193                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.037402                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.125000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.213836                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.000142                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.000257                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 70762.289474                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 80061.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 78263.928776                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 97820.493285                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 92631.588768                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 70762.289474                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 80061.500000                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 78263.928776                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 97820.493285                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 139329.685244                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 104364.627811                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 73163.204063                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 73163.204063                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements              78178                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher        12883                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total        12883                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher   1794984335                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total   1794984335                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 139329.685244                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 139329.685244                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data        42989                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total        42989                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data        27048                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total        27048                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data        70037                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total        70037                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.386196                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.386196                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data        27048                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total        27048                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data    457336803                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total    457336803                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.386196                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.386196                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 16908.340839                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 16908.340839                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst        37217                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total        37217                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst        10123                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total        10123                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst    822638249                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total    822638249                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst        47340                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total        47340                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.213836                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.213836                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 81264.274326                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 81264.274326                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst        10123                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        10123                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst    792265751                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total    792265751                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.213836                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.213836                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 78263.928776                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 78263.928776                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data        98144                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total        98144                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data        12120                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total        12120                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data   1201145500                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total   1201145500                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data       110264                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total       110264                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.109918                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.109918                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 99104.414191                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 99104.414191                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data           24                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total           24                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data        12096                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total        12096                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data   1164295500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total   1164295500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.109700                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.109700                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 96254.588294                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 96254.588294                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker          978                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker           84                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total         1062                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker           38                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker           12                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total           50                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker      2802967                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker       996738                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total      3799705                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker         1016                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker           96                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total         1112                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.037402                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.125000                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.044964                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 73762.289474                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker 83061.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 75994.100000                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker           38                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker           12                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total           50                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total          805                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      2688967                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       960738                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total      3649705                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data     79235750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total     79235750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.037402                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.125000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.044964                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 70762.289474                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker 80061.500000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 72994.100000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 98429.503106                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 98429.503106                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data    199072963                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total    199072963                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data        16202                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total        16202                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data   1647205000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total   1647205000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data    199089165                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total    199089165                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.000081                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.000081                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 101666.769535                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 101666.769535                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           79                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           79                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data        16123                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total        16123                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data   1596101000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total   1596101000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.000081                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.000081                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 98995.286237                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 98995.286237                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data           10                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total           10                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data       152500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total       152500                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data           10                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total           10                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data        15250                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total        15250                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data           10                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           10                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       122500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       122500                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data        12250                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total        12250                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data          117                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total          117                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data      1165250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total      1165250                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data          117                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total          117                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  9959.401709                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  9959.401709                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data          117                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total          117                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data      1399000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total      1399000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 11957.264957                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 11957.264957                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus.data          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WriteReq.mshrUncacheable::total          278                       # number of WriteReq MSHR uncacheable (Count)
system.cpu_cluster.l2.WritebackClean.hits::writebacks     14741837                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total     14741837                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks     14741837                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total     14741837                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks    184574960                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total    184574960                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks    184574960                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total    184574960                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses        38392                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued        14804                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused        12728                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache         1572                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR          348                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            1                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          1921                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified        14864                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           55                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            2                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage         2528                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     15674.802263                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs        398582080                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs      199329450                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.999615                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 15658.151088                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     5.094984                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     0.000772                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher    11.555420                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.955698                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000311                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.000705                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.956714                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           38                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023            5                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16112                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1           15                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           18                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0         1053                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         2600                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2        11057                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3          821                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4          581                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.002319                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.000305                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.983398                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses     6577487013                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses    6577487013                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq         2195                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp    199138701                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteReq          278                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WriteResp          278                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty    184622472                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean     14741847                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict        30666                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq        23313                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq          117                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           10                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp          127                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq       110264                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp       110264                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq        47340                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq    199089165                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq        70037                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp        70037                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       142022                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port    597810818                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          316                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         2186                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total    597955342                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      6059648                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port  25502013506                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         8128                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total  25508082050                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops              101769                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic       3042992                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples    199424003                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.000002                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.001306                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0    199423663    100.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1          340      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total    199424003                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy 149492962149                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy     23745947                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy  99617732729                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy       110120                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy       591868                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests    398642857                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests    199322945                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops           52                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops           52                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                   305                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  305                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                   28                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                  28                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio          560                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.uart0.pio          106                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total          666                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      666                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio         1120                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.uart0.pio          106                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total         1226                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1226                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer14.occupancy              106750                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer4.occupancy               409000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy              638000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     47511.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples        37.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples     10123.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples     27415.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples     12824.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000028992                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.399612085122                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2089                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2089                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              366832                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              46362                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       51228                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      47512                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     51228                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    47512                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    817                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      23.48                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        25                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 51228                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                47512                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   21990                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   10897                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    4549                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    2521                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    2102                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    1895                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    1550                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1410                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    1245                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     930                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    410                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    331                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    298                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    274                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    607                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    809                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1341                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1790                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2387                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2648                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2737                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2923                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   3025                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   3086                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2733                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2620                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2550                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2534                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2481                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    645                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    392                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    329                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    315                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    301                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                    199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                    173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                    148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     95                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2089                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      24.132121                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     14.040915                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1             148      7.08%      7.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2-3              44      2.11%      9.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-5              49      2.35%     11.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6-7              41      1.96%     13.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-9              45      2.15%     15.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10-11            54      2.58%     18.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13            63      3.02%     21.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15            86      4.12%     25.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17            83      3.97%     29.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19           105      5.03%     34.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21           113      5.41%     39.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23           143      6.85%     46.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25           150      7.18%     53.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27           149      7.13%     60.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29           151      7.23%     68.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30-31           106      5.07%     73.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33           109      5.22%     78.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34-35           100      4.79%     83.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-37            71      3.40%     86.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38-39            58      2.78%     89.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-41            44      2.11%     91.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::42-43            40      1.91%     93.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-45            31      1.48%     94.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::46-47            23      1.10%     96.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-49             8      0.38%     96.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::50-51            13      0.62%     97.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-53            14      0.67%     97.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::54-55             1      0.05%     97.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-57             9      0.43%     98.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::58-59             3      0.14%     98.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-61             6      0.29%     98.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::62-63             2      0.10%     98.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-65             5      0.24%     98.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::66-67             1      0.05%     98.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-69             4      0.19%     99.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::70-71             3      0.14%     99.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-73             1      0.05%     99.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::74-75             1      0.05%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-77             1      0.05%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::78-79             1      0.05%     99.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-81             1      0.05%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::82-83             3      0.14%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-85             2      0.10%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::86-87             1      0.05%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::98-99             1      0.05%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-105            1      0.05%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::106-107            1      0.05%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2089                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2089                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      22.744854                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.327530                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     37.407453                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-31          2006     96.03%     96.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-47            21      1.01%     97.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-63            10      0.48%     97.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-79             7      0.34%     97.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-95             4      0.19%     98.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-111            3      0.14%     98.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-127            1      0.05%     98.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-143            1      0.05%     98.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::144-159            2      0.10%     98.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::192-207            2      0.10%     98.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::208-223            2      0.10%     98.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::224-239            4      0.19%     98.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::240-255            3      0.14%     98.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::256-271            2      0.10%     98.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::272-287            2      0.10%     99.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::288-303            4      0.19%     99.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::304-319            4      0.19%     99.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::320-335            4      0.19%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::336-351            1      0.05%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::352-367            1      0.05%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::368-383            3      0.14%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::432-447            1      0.05%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::528-543            1      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2089                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   52288                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3278592                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3040768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              3280205.51915400                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3042264.47696660                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  999508110750                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                   10122626.20                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker         2368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst       647872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data      1754560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher       820736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3040896                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 2369.165382382641                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 768.377961853830                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 648190.842320526368                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 1755423.485351894749                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 821139.915234459215                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 3042392.539960238151                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst        10123                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data        28222                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher        12833                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        47512                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker      1343439                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker       530769                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    439308781                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data   1777823949                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher   1362719176                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 23176176723982                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     35353.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     44230.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     43397.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     62994.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    106188.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 487796277.23                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker         2432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst       647936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data      1806208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher       821312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3278656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst       647936                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       647936                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3040768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3040768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker           38                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst        10124                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data        28222                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher        12833                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           51229                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        47512                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          47512                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker         2433                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker          768                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst       648255                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data      1807097                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher       821716                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           3280270                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst       648255                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        648255                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      3042264                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          3042264                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      3042264                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker         2433                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker          768                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst       648255                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data      1807097                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher       821716                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total          6322534                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                50411                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               47514                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1929                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1540                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1478                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1565                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1692                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1556                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1595                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1532                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1645                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1564                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1658                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         1569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         1500                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         1450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         1536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         1499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         1582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         1577                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         1726                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         1647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         1523                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         1480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         1348                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1451                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         1652                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         1733                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1658                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         1417                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         1437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1446                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1490                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1577                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1390                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         1501                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         1461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         1358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19         1435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20         1456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         1504                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         1592                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23         1607                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         1568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         1489                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         1485                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27         1426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28         1347                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         1428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         1657                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31         1702                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2731242133                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             125825856                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3581726114                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                54179.49                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           71050.49                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                8976                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               5492                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            17.81                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           11.56                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        83457                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    75.094959                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    69.800403                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    48.175470                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127        75971     91.03%     91.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191         4770      5.72%     96.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255         1027      1.23%     97.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319          661      0.79%     98.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          374      0.45%     99.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447          319      0.38%     99.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511          128      0.15%     99.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575           65      0.08%     99.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639           77      0.09%     99.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            7      0.01%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            3      0.00%     99.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-831           26      0.03%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::832-895           25      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-959            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        83457                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           3226304                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        3040896                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                3.227892                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                3.042393                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               14.77                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -236081596.608000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    158151749.184000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   214839729.561601                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  175919202.201599                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 45097988322.772675                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 46059386328.251152                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 374759770274.546753                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  466229974007.201599                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   466.459423                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 921662080628                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  75883440000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1962593122                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  805                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               39938                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 278                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                278                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         47512                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             30666                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               117                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq              10                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              12096                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             12096                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           39132                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          27048                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port       207810                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port          666                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         1500                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total       209976                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  209976                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port      6319424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port         1226                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.realview.gic.pio         3000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total      6323650                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6323650                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              79486                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    79486    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                79486                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           364754270                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              514250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer13.occupancy            1496000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          280929744                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         156606                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        78340                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1000435205000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       18                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000924                       # Number of seconds simulated (Second)
simTicks                                    924427000                       # Number of ticks simulated (Tick)
finalTick                                8007920979750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.63                       # Real time elapsed on the host (Second)
hostTickRate                                350878918                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  409050032                       # Number of bytes of host memory used (Byte)
simInsts                                       472228                       # Number of instructions simulated (Count)
simOps                                         634171                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   179239                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     240705                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles             3697700                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.cpi                  7.750042                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.129032                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.instsAdded             674919                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu_cluster.cpus.nonSpecInstsAdded         3163                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu_cluster.cpus.instsIssued            676700                       # Number of instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsIssued         2758                       # Number of squashed instructions issued (Count)
system.cpu_cluster.cpus.squashedInstsExamined        43910                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu_cluster.cpus.squashedOperandsExamined        29185                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu_cluster.cpus.squashedNonSpecRemoved          291                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu_cluster.cpus.numIssuedDist::samples      2942001                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::mean     0.230014                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::stdev     0.670568                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::0      2572041     87.42%     87.42% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::1       150388      5.11%     92.54% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::2       139421      4.74%     97.28% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::3        73136      2.49%     99.76% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::4         7013      0.24%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::5            2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::6            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::7            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::8            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::max_value            5                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.numIssuedDist::total      2942001                       # Number of insts issued each cycle (Count)
system.cpu_cluster.cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntAlu        47384     36.73%     36.73% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntMult            5      0.00%     36.73% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IntDiv           56      0.04%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatAdd            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCmp            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatCvt            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMult            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMultAcc            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatDiv            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMisc            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatSqrt            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAdd            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAddAcc            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAlu            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCmp            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdCvt            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMisc            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMult            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMultAcc            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdMatMultAcc            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShift            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShiftAcc            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdDiv            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSqrt            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAdd            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatAlu            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCmp            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatCvt            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatDiv            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMisc            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMult            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatSqrt            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAdd            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceAlu            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdReduceCmp            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAes            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdAesMix            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha1Hash2            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdSha256Hash2            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma2            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdShaSigma3            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdPredAlu            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::Matrix            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixMov            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MatrixOP            0      0.00%     36.78% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemRead        31178     24.17%     60.95% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::MemWrite        50380     39.05%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::No_OpClass          168      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntAlu       411025     60.74%     60.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntMult          235      0.03%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IntDiv           14      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatAdd            0      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCmp            0      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatCvt            0      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMult            0      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatDiv            0      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMisc            0      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAdd           11      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAlu           16      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCmp           12      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdCvt            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMisc           14      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMult            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShift            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdDiv            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAes            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::Matrix            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixMov            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MatrixOP            0      0.00%     60.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemRead       120364     17.79%     78.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::MemWrite       144841     21.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.statIssuedInstType_0::total       676700                       # Number of instructions issued per FU type, per thread (Count)
system.cpu_cluster.cpus.issueRate            0.183006                       # Inst issue rate ((Count/Cycle))
system.cpu_cluster.cpus.fuBusy                 129003                       # FU busy when requested (Count)
system.cpu_cluster.cpus.fuBusyRate           0.190635                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu_cluster.cpus.intInstQueueReads      4425948                       # Number of integer instruction queue reads (Count)
system.cpu_cluster.cpus.intInstQueueWrites       721541                       # Number of integer instruction queue writes (Count)
system.cpu_cluster.cpus.intInstQueueWakeupAccesses       654586                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
system.cpu_cluster.cpus.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
system.cpu_cluster.cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.vecInstQueueReads         1214                       # Number of vector instruction queue reads (Count)
system.cpu_cluster.cpus.vecInstQueueWrites          524                       # Number of vector instruction queue writes (Count)
system.cpu_cluster.cpus.vecInstQueueWakeupAccesses          465                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu_cluster.cpus.intAluAccesses         804817                       # Number of integer alu accesses (Count)
system.cpu_cluster.cpus.fpAluAccesses               0                       # Number of floating point alu accesses (Count)
system.cpu_cluster.cpus.vecAluAccesses            718                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.numSquashedInsts         6269                       # Number of squashed instructions skipped in execute (Count)
system.cpu_cluster.cpus.numSwp                      0                       # Number of swp insts executed (Count)
system.cpu_cluster.cpus.timesIdled               3554                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu_cluster.cpus.idleCycles             755699                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu_cluster.cpus.quiesceCycles               8                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu_cluster.cpus.MemDepUnit__0.insertedLoads       110138                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.insertedStores       146754                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingLoads         3261                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__0.conflictingStores         7425                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu_cluster.cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::NoBranch           58      0.05%      0.05% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::Return        15572     12.39%     12.44% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallDirect        15022     11.95%     24.39% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::CallIndirect         1590      1.27%     25.65% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectCond        88203     70.18%     95.83% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::DirectUncond         4956      3.94%     99.77% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.77% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::IndirectUncond          287      0.23%    100.00% # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.lookups_0::total       125688                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::NoBranch            3      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::Return         4701     14.39%     14.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallDirect         5368     16.44%     30.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::CallIndirect          362      1.11%     31.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectCond        19606     60.03%     91.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::DirectUncond         2453      7.51%     99.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectCond            0      0.00%     99.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::IndirectUncond          167      0.51%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.squashes_0::total        32660                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::NoBranch           55      0.64%      0.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::Return           51      0.59%      1.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallDirect         2833     32.97%     34.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::CallIndirect          170      1.98%     36.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectCond         4586     53.38%     89.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::DirectUncond          846      9.85%     99.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::IndirectUncond           51      0.59%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.corrected_0::total         8592                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu_cluster.cpus.branchPred.committed_0::NoBranch           55      0.06%      0.06% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::Return        10871     11.69%     11.74% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallDirect         9654     10.38%     22.12% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::CallIndirect         1228      1.32%     23.44% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectCond        68596     73.74%     97.18% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::DirectUncond         2503      2.69%     99.87% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.87% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::IndirectUncond          120      0.13%    100.00% # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.committed_0::total        93027                       # Number of branches finally committed  (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::NoBranch           55      0.74%      0.74% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::Return           34      0.46%      1.20% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallDirect         2182     29.50%     30.70% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::CallIndirect          168      2.27%     32.97% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectCond         4326     58.48%     91.46% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::DirectUncond          587      7.94%     99.39% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.39% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::IndirectUncond           45      0.61%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.mispredicted_0::total         7397                       # Number of committed branches that were mispredicted. (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::NoTarget        51648     41.09%     41.09% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::BTB        57219     45.52%     86.62% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::RAS        15572     12.39%     99.01% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::Indirect         1249      0.99%    100.00% # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetProvider_0::total       125688                       # The component providing the target for taken branches (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::NoBranch         7584     88.27%     88.27% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::Return          917     10.67%     98.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallDirect           51      0.59%     99.53% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::CallIndirect           40      0.47%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.targetWrong_0::total         8592                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu_cluster.cpus.branchPred.condPredicted        88261                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condPredictedTaken        51736                       # Number of conditional branches predicted as taken (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect         8592                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.predTakenBTBMiss         5858                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu_cluster.cpus.branchPred.NotTakenMispredicted         7675                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu_cluster.cpus.branchPred.TakenMispredicted          917                       # Number branches predicted taken but are actually not taken (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups       125688                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBUpdates         7348                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.BTBHits        65672                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.522500                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.BTBMispredicted         6332                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups         1877                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits         1249                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses          628                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::NoBranch           58      0.05%      0.05% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::Return        15572     12.39%     12.44% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallDirect        15022     11.95%     24.39% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::CallIndirect         1590      1.27%     25.65% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectCond        88203     70.18%     95.83% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::DirectUncond         4956      3.94%     99.77% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.77% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::IndirectUncond          287      0.23%    100.00% # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.lookups::total       125688                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::NoBranch           58      0.10%      0.10% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::Return        15572     25.95%     26.04% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallDirect         4965      8.27%     34.32% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::CallIndirect         1590      2.65%     36.97% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectCond        35852     59.74%     96.70% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::DirectUncond         1692      2.82%     99.52% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectCond            0      0.00%     99.52% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::IndirectUncond          287      0.48%    100.00% # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.misses::total        60016                       # Number of BTB misses (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallDirect         2833     38.55%     38.55% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::CallIndirect            0      0.00%     38.55% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectCond         3669     49.93%     88.49% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::DirectUncond          846     11.51%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.updates::total         7348                       # Number of BTB updates (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallDirect         2833     38.55%     38.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     38.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectCond         3669     49.93%     88.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::DirectUncond          846     11.51%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.mispredict::total         7348                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu_cluster.cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.lookups         1877                       # Number of lookups (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.hits         1249                       # Number of hits of a tag (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.misses          628                       # Number of misses (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.targetRecords          221                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.indirectRecords         2098                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu_cluster.cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu_cluster.cpus.branchPred.ras.pushes        21313                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.pops        21302                       # Number of times a PC was poped from the RAS (Count)
system.cpu_cluster.cpus.branchPred.ras.squashes        10431                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu_cluster.cpus.branchPred.ras.used        10871                       # Number of times the RAS is the provider (Count)
system.cpu_cluster.cpus.branchPred.ras.correct        10837                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu_cluster.cpus.branchPred.ras.incorrect           34                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu_cluster.cpus.commit.commitSquashedInsts        38381                       # The number of squashed insts skipped by commit (Count)
system.cpu_cluster.cpus.commit.commitNonSpecStalls         2872                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu_cluster.cpus.commit.branchMispredicts         5051                       # The number of times a branch was mispredicted (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::samples      2934102                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::mean     0.217805                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::stdev     0.951259                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::0      2696343     91.90%     91.90% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::1       101361      3.45%     95.35% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::2        46945      1.60%     96.95% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::3        26058      0.89%     97.84% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::4        17481      0.60%     98.44% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::5        19724      0.67%     99.11% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::6         4005      0.14%     99.24% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::7         4416      0.15%     99.39% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::8        17769      0.61%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.numCommittedDist::total      2934102                       # Number of insts commited each cycle (Count)
system.cpu_cluster.cpus.commit.amos                 0                       # Number of atomic instructions committed (Count)
system.cpu_cluster.cpus.commit.membars           1984                       # Number of memory barriers committed (Count)
system.cpu_cluster.cpus.commit.functionCalls        10882                       # Number of function calls committed. (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntAlu       395982     61.96%     61.96% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntMult          206      0.03%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IntDiv           13      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatAdd            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCmp            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatCvt            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMult            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatDiv            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMisc            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAdd           11      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAlu           16      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCmp           12      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdCvt            0      0.00%     62.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMisc           14      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMult            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShift            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdDiv            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAes            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::Matrix            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixMov            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MatrixOP            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemRead       100721     15.76%     77.77% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::MemWrite       142085     22.23%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.committedInstType_0::total       639063                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.commit.commitEligibleSamples        17769                       # number cycles where commit BW limit reached (Cycle)
system.cpu_cluster.cpus.commitStats0.numInsts       477120                       # Number of instructions committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numOps       639063                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu_cluster.cpus.commitStats0.numInstsNotNOP       472228                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu_cluster.cpus.commitStats0.numOpsNotNOP       634171                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu_cluster.cpus.commitStats0.cpi     7.750042                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu_cluster.cpus.commitStats0.ipc     0.129032                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu_cluster.cpus.commitStats0.numMemRefs       242806                       # Number of memory references committed (Count)
system.cpu_cluster.cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu_cluster.cpus.commitStats0.numIntInsts       586950                       # Number of integer instructions (Count)
system.cpu_cluster.cpus.commitStats0.numLoadInsts       100721                       # Number of load instructions (Count)
system.cpu_cluster.cpus.commitStats0.numStoreInsts       142085                       # Number of store instructions (Count)
system.cpu_cluster.cpus.commitStats0.numVecInsts          462                       # Number of vector instructions (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::No_OpClass            3      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntAlu       395982     61.96%     61.96% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntMult          206      0.03%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IntDiv           13      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMult            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAdd           11      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAlu           16      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCmp           12      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     62.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMisc           14      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMult            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShift            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAes            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::Matrix            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     62.01% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemRead       100721     15.76%     77.77% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::MemWrite       142085     22.23%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedInstType::total       639063                       # Class of committed instruction. (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsControl        93027                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsDirectControl        80753                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsIndirectControl        12219                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCondControl        68596                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsUncondControl        24376                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsCall        10882                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.commitStats0.committedControl::IsReturn        10871                       # Class of control type instructions committed (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data       135077                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total       135077                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data       136328                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total       136328                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data       105467                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total       105467                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data       105762                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total       105762                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data   4341445518                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total   4341445518                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data   4341445518                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total   4341445518                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data       240544                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total       240544                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data       242090                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total       242090                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.438452                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.438452                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.436871                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.436871                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 41164.018300                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 41164.018300                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 41049.200261                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 41049.200261                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs       102565                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets       921257                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs        11083                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets         6315                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs     9.254263                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets   145.883927                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks        33724                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total        33724                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data        72013                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total        72013                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data        72013                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total        72013                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data        33454                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total        33454                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data        33723                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total        33723                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::cpu_cluster.cpus.data            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrUncacheable::total            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data   1138482778                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total   1138482778                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data   1147223028                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total   1147223028                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus.data      1579000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrUncacheableLatency::total      1579000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.139076                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.139076                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.139299                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.139299                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 34031.290070                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 34031.290070                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 34019.008629                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 34019.008629                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 225571.428571                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrUncacheableLatency::total 225571.428571                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.replacements        33724                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data         1396                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total         1396                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::cpu_cluster.cpus.data          246                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.misses::total          246                       # number of LoadLockedReq misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus.data      7208000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missLatency::total      7208000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data         1642                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total         1642                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::cpu_cluster.cpus.data     0.149817                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.missRate::total     0.149817                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus.data 29300.813008                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMissLatency::total 29300.813008                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus.data          211                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrHits::total          211                       # number of LoadLockedReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus.data           35                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMisses::total           35                       # number of LoadLockedReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus.data       817500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissLatency::total       817500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus.data     0.021315                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.mshrMissRate::total     0.021315                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus.data 23357.142857                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.avgMshrMissLatency::total 23357.142857                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data        64683                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total        64683                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data        35313                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total        35313                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data   1961945500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total   1961945500                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data        99996                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total        99996                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.353144                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.353144                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 55558.731912                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 55558.731912                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data        23514                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total        23514                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data        11799                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total        11799                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus.data            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheable::total            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data    583855000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total    583855000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data      1579000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrUncacheableLatency::total      1579000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.117995                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.117995                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 49483.430799                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 49483.430799                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 225571.428571                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrUncacheableLatency::total 225571.428571                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::cpu_cluster.cpus.data         1157                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.hits::total         1157                       # number of SoftPFExReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::cpu_cluster.cpus.data          221                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.misses::total          221                       # number of SoftPFExReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::cpu_cluster.cpus.data         1378                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.accesses::total         1378                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::cpu_cluster.cpus.data     0.160377                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.missRate::total     0.160377                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus.data          196                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMisses::total          196                       # number of SoftPFExReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus.data      5871000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissLatency::total      5871000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus.data     0.142235                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.mshrMissRate::total     0.142235                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus.data 29954.081633                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFExReq.avgMshrMissLatency::total 29954.081633                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data           94                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total           94                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data           74                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total           74                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          168                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          168                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.440476                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.440476                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data           73                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total           73                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data      2869250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total      2869250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.434524                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.434524                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data 39304.794521                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total 39304.794521                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data         1554                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total         1554                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::cpu_cluster.cpus.data            4                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.misses::total            4                       # number of StoreCondReq misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::cpu_cluster.cpus.data        70000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.missLatency::total        70000                       # number of StoreCondReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data         1558                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total         1558                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::cpu_cluster.cpus.data     0.002567                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.missRate::total     0.002567                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus.data        17500                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMissLatency::total        17500                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus.data            4                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMisses::total            4                       # number of StoreCondReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus.data        68000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissLatency::total        68000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus.data     0.002567                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.mshrMissRate::total     0.002567                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus.data        17000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.avgMshrMissLatency::total        17000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::cpu_cluster.cpus.data           12                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.hits::total           12                       # number of WriteLineReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data        11340                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total        11340                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data    177318889                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total    177318889                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data        11352                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total        11352                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data     0.998943                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total     0.998943                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data 15636.586332                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total 15636.586332                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data            3                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total            3                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data        11337                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total        11337                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data    171571139                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total    171571139                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.998679                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.998679                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 15133.733704                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 15133.733704                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data        70382                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total        70382                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data        58814                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total        58814                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data   2202181129                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total   2202181129                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data       129196                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total       129196                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.455231                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.455231                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 37443.144982                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 37443.144982                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data        48496                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total        48496                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data        10318                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total        10318                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data    383056639                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total    383056639                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.079863                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.079863                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 37125.086160                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 37125.086160                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs       174668                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs        34236                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs     5.101881                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0          512                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses       524304                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses       524304                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.decode.idleCycles       179789                       # Number of cycles decode is idle (Cycle)
system.cpu_cluster.cpus.decode.blockedCycles      2480537                       # Number of cycles decode is blocked (Cycle)
system.cpu_cluster.cpus.decode.runCycles       207296                       # Number of cycles decode is running (Cycle)
system.cpu_cluster.cpus.decode.unblockCycles        69134                       # Number of cycles decode is unblocking (Cycle)
system.cpu_cluster.cpus.decode.squashCycles         5245                       # Number of cycles decode is squashing (Cycle)
system.cpu_cluster.cpus.decode.branchResolved        56374                       # Number of times decode resolved a branch (Count)
system.cpu_cluster.cpus.decode.branchMispred         3760                       # Number of times decode detected a branch misprediction (Count)
system.cpu_cluster.cpus.decode.decodedInsts       705524                       # Number of instructions handled by decode (Count)
system.cpu_cluster.cpus.decode.squashedInsts        29410                       # Number of squashed instructions handled by decode (Count)
system.cpu_cluster.cpus.executeStats0.numInsts       669983                       # Number of executed instructions (Count)
system.cpu_cluster.cpus.executeStats0.numNop         5097                       # Number of nop insts executed (Count)
system.cpu_cluster.cpus.executeStats0.numBranches        97452                       # Number of branches executed (Count)
system.cpu_cluster.cpus.executeStats0.numLoadInsts       117801                       # Number of load instructions executed (Count)
system.cpu_cluster.cpus.executeStats0.numStoreInsts       143846                       # Number of stores executed (Count)
system.cpu_cluster.cpus.executeStats0.instRate     0.181189                       # Inst execution rate ((Count/Cycle))
system.cpu_cluster.cpus.executeStats0.numCCRegReads       148989                       # Number of times the CC registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numCCRegWrites       148929                       # Number of times the CC registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegReads       749110                       # Number of times the integer registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numIntRegWrites       439290                       # Number of times the integer registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numMemRefs       261647                       # Number of memory refs (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegReads      3274451                       # Number of times the Misc registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numMiscRegWrites         7278                       # Number of times the Misc registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegReads          360                       # Number of times the vector registers were read (Count)
system.cpu_cluster.cpus.executeStats0.numVecRegWrites          193                       # Number of times the vector registers were written (Count)
system.cpu_cluster.cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.fetch.predictedBranches        74040                       # Number of branches that fetch has predicted taken (Count)
system.cpu_cluster.cpus.fetch.cycles          2732301                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu_cluster.cpus.fetch.squashCycles        17848                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu_cluster.cpus.fetch.tlbCycles          1280                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu_cluster.cpus.fetch.miscStallCycles         7815                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu_cluster.cpus.fetch.pendingTrapStallCycles         1907                       # Number of stall cycles due to pending traps (Cycle)
system.cpu_cluster.cpus.fetch.pendingQuiesceStallCycles         1679                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu_cluster.cpus.fetch.icacheWaitRetryStallCycles         4565                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu_cluster.cpus.fetch.cacheLines       217398                       # Number of cache lines fetched (Count)
system.cpu_cluster.cpus.fetch.icacheSquashes         3040                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.tlbSquashes           43                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu_cluster.cpus.fetch.nisnDist::samples      2942001                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::mean     0.269921                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::stdev     0.785664                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::0      2578728     87.65%     87.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::1       119723      4.07%     91.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::2        56265      1.91%     93.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::3       187285      6.37%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetch.nisnDist::total      2942001                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu_cluster.cpus.fetchStats0.numInsts       610350                       # Number of instructions fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu_cluster.cpus.fetchStats0.fetchRate     0.165062                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu_cluster.cpus.fetchStats0.numBranches       125688                       # Number of branches fetched (Count)
system.cpu_cluster.cpus.fetchStats0.branchRate     0.033991                       # Number of branch fetches per cycle (Ratio)
system.cpu_cluster.cpus.fetchStats0.icacheStallCycles       183530                       # ICache total stall cycles (Cycle)
system.cpu_cluster.cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst       208218                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total       208218                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst       208218                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total       208218                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst         9124                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total         9124                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst         9124                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total         9124                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst    365822629                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total    365822629                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst    365822629                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total    365822629                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst       217342                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total       217342                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst       217342                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total       217342                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.041980                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.041980                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.041980                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.041980                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 40094.545046                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 40094.545046                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 40094.545046                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 40094.545046                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs       210079                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs         2015                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs   104.257568                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.writebacks::writebacks         8016                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.writebacks::total         8016                       # number of writebacks (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::cpu_cluster.cpus.inst         1108                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrHits::total         1108                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::cpu_cluster.cpus.inst         1108                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.overallMshrHits::total         1108                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst         8016                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total         8016                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst         8016                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total         8016                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst    307890645                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total    307890645                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst    307890645                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total    307890645                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.036882                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.036882                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.036882                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.036882                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 38409.511602                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 38409.511602                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 38409.511602                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 38409.511602                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.replacements         8016                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst       208218                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total       208218                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst         9124                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total         9124                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst    365822629                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total    365822629                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst       217342                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total       217342                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.041980                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.041980                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 40094.545046                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 40094.545046                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::cpu_cluster.cpus.inst         1108                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrHits::total         1108                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst         8016                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total         8016                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst    307890645                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total    307890645                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.036882                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.036882                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 38409.511602                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 38409.511602                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs       248137                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs         8528                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs    29.096740                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0          217                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::1          286                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses       442700                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses       442700                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.iew.idleCycles              0                       # Number of cycles IEW is idle (Cycle)
system.cpu_cluster.cpus.iew.squashCycles         5245                       # Number of cycles IEW is squashing (Cycle)
system.cpu_cluster.cpus.iew.blockCycles          4213                       # Number of cycles IEW is blocking (Cycle)
system.cpu_cluster.cpus.iew.unblockCycles        20036                       # Number of cycles IEW is unblocking (Cycle)
system.cpu_cluster.cpus.iew.dispatchedInsts       683179                       # Number of instructions dispatched to IQ (Count)
system.cpu_cluster.cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu_cluster.cpus.iew.dispLoadInsts       110138                       # Number of dispatched load instructions (Count)
system.cpu_cluster.cpus.iew.dispStoreInsts       146754                       # Number of dispatched store instructions (Count)
system.cpu_cluster.cpus.iew.dispNonSpecInsts         2507                       # Number of dispatched non-speculative instructions (Count)
system.cpu_cluster.cpus.iew.iqFullEvents           15                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.lsqFullEvents        19976                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu_cluster.cpus.iew.memOrderViolationEvents           74                       # Number of memory order violations (Count)
system.cpu_cluster.cpus.iew.predictedTakenIncorrect         1129                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu_cluster.cpus.iew.predictedNotTakenIncorrect         4285                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu_cluster.cpus.iew.branchMispredicts         5414                       # Number of branch mispredicts detected at execute (Count)
system.cpu_cluster.cpus.iew.instsToCommit       655588                       # Cumulative count of insts sent to commit (Count)
system.cpu_cluster.cpus.iew.writebackCount       655051                       # Cumulative count of insts written-back (Count)
system.cpu_cluster.cpus.iew.producerInst       274089                       # Number of instructions producing a value (Count)
system.cpu_cluster.cpus.iew.consumerInst       468592                       # Number of instructions consuming a value (Count)
system.cpu_cluster.cpus.iew.wbRate           0.177151                       # Insts written-back per cycle ((Count/Cycle))
system.cpu_cluster.cpus.iew.wbFanout         0.584920                       # Average fanout of values written-back ((Count/Count))
system.cpu_cluster.cpus.lsq0.forwLoads           2154                       # Number of loads that had data forwarded from stores (Count)
system.cpu_cluster.cpus.lsq0.squashedLoads         9416                       # Number of loads squashed (Count)
system.cpu_cluster.cpus.lsq0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu_cluster.cpus.lsq0.memOrderViolation           74                       # Number of memory ordering violations (Count)
system.cpu_cluster.cpus.lsq0.squashedStores         4669                       # Number of stores squashed (Count)
system.cpu_cluster.cpus.lsq0.rescheduledLoads          523                       # Number of loads that were rescheduled (Count)
system.cpu_cluster.cpus.lsq0.blockedByCache        16421                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu_cluster.cpus.lsq0.loadToUse::samples        99246                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::mean    96.488191                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::stdev   217.949470                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::0-9        62450     62.92%     62.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::10-19         9004      9.07%     72.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::20-29         6770      6.82%     78.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::30-39         1394      1.40%     80.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::40-49           15      0.02%     80.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::50-59           25      0.03%     80.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::60-69           33      0.03%     80.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::70-79          637      0.64%     80.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::80-89          232      0.23%     81.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::90-99           15      0.02%     81.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::100-109           41      0.04%     81.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::110-119           10      0.01%     81.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::120-129           29      0.03%     81.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::130-139           20      0.02%     81.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::140-149            7      0.01%     81.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::150-159            6      0.01%     81.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::160-169           14      0.01%     81.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::170-179           51      0.05%     81.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::180-189          345      0.35%     81.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::190-199            8      0.01%     81.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::200-209           32      0.03%     81.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::210-219            2      0.00%     81.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::220-229            6      0.01%     81.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::230-239            5      0.01%     81.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::240-249           15      0.02%     81.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::250-259           23      0.02%     81.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::260-269          166      0.17%     81.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::270-279         2062      2.08%     84.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::280-289         1697      1.71%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::290-299         1823      1.84%     87.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::overflows        12309     12.40%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::max_value         2467                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.lsq0.loadToUse::total        99246                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu_cluster.cpus.mmu.alignFaults             0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            2                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults           147                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits       105881                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses          342                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits       143853                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses          112                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts            34                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb           18                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries           17                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses       106223                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses       143965                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits           249734                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses            454                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses       250188                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks          449                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongDescriptor          449                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3           31                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.squashedBefore          113                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::samples          336                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::mean   912.202381                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::stdev  4309.061944                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::0-4095          319     94.94%     94.94% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::4096-8191            5      1.49%     96.43% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::8192-12287            4      1.19%     97.62% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::12288-16383            2      0.60%     98.21% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::16384-20479            1      0.30%     98.51% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::20480-24575            1      0.30%     98.81% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::24576-28671            1      0.30%     99.11% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::28672-32767            1      0.30%     99.40% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::32768-36863            1      0.30%     99.70% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::36864-40959            1      0.30%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkWaitTime::total          336                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::samples           84                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::mean 24315.476190                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::gmean  5774.032361                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::stdev 33744.190019                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::0-8191           53     63.10%     63.10% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::8192-16383            6      7.14%     70.24% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::57344-65535            2      2.38%     72.62% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::65536-73727            9     10.71%     83.33% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::73728-81919           13     15.48%     98.81% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::122880-131071            1      1.19%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.walkServiceTime::total           84                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::samples    924857500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::mean     0.787506                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::stdev     0.435823                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::0    198759500     21.49%     21.49% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::1    725753250     78.47%     99.96% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::2        38000      0.00%     99.97% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::3        11000      0.00%     99.97% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::4        15000      0.00%     99.97% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::5        82750      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::6        16750      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::7         8000      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::8         6000      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::9        69250      0.01%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::10         6000      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::11         4750      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::12        79500      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::13         7750      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pendingWalks::total    924857500                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::64KiB           31    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.pageSizes::total           31                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data          449                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total          449                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data           31                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total           31                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total          480                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits       217547                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses          136                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts            29                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb           18                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries            8                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses       217683                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits           217547                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses            136                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses       217683                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks          135                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongDescriptor          135                       # Table walker walks initiated with long descriptors (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           28                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu_cluster.cpus.mmu.itb_walker.squashedBefore           22                       # Table walks squashed before starting (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::samples          113                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::mean    90.707965                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::stdev   557.078984                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::0-255          110     97.35%     97.35% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::2560-2815            1      0.88%     98.23% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::3584-3839            2      1.77%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkWaitTime::total          113                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::samples           50                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::mean         8115                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::gmean  2240.623310                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::stdev 21539.132043                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::0-8191           46     92.00%     92.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::65536-73727            3      6.00%     98.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::98304-106495            1      2.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.walkServiceTime::total           50                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::samples    931771750                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::mean     0.458667                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::stdev     0.498289                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::0    504398750     54.13%     54.13% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::1    427373000     45.87%    100.00% # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pendingWalks::total    931771750                       # Table walker pending requests distribution (Tick)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::64KiB           28    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.pageSizes::total           28                       # Table walker page sizes translated (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst          135                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total          135                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst           28                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total           28                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total          163                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.partialHits          353                       # partial translation hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instHits          132                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            4                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readHits          157                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readMisses          185                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeHits           68                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeMisses           44                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts           70                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb           18                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries           34                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.readAccesses          342                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.writeAccesses          112                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses          136                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits          357                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses          233                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses          590                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.numTransitions           16                       # Number of power state transitions (Count)
system.cpu_cluster.cpus.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::mean          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::underflows            8    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::max_value          251                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON    924424992                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::CLK_GATED         2008                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.rename.squashCycles         5245                       # Number of cycles rename is squashing (Cycle)
system.cpu_cluster.cpus.rename.idleCycles       232615                       # Number of cycles rename is idle (Cycle)
system.cpu_cluster.cpus.rename.blockCycles      1184917                       # Number of cycles rename is blocking (Cycle)
system.cpu_cluster.cpus.rename.serializeStallCycles       265944                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu_cluster.cpus.rename.runCycles       222229                       # Number of cycles rename is running (Cycle)
system.cpu_cluster.cpus.rename.unblockCycles      1031051                       # Number of cycles rename is unblocking (Cycle)
system.cpu_cluster.cpus.rename.renamedInsts       688884                       # Number of instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.squashedInsts         5559                       # Number of squashed instructions processed by rename (Count)
system.cpu_cluster.cpus.rename.ROBFullEvents         9583                       # Number of times rename has blocked due to ROB full (Count)
system.cpu_cluster.cpus.rename.IQFullEvents           24                       # Number of times rename has blocked due to IQ full (Count)
system.cpu_cluster.cpus.rename.LQFullEvents           57                       # Number of times rename has blocked due to LQ full (Count)
system.cpu_cluster.cpus.rename.SQFullEvents       982148                       # Number of times rename has blocked due to SQ full (Count)
system.cpu_cluster.cpus.rename.fullRegistersEvents         1741                       # Number of times there has been no free registers (Count)
system.cpu_cluster.cpus.rename.renamedOperands       656296                       # Number of destination operands rename has renamed (Count)
system.cpu_cluster.cpus.rename.lookups        1005301                       # Number of register rename lookups that rename has made (Count)
system.cpu_cluster.cpus.rename.intLookups       764891                       # Number of integer rename lookups (Count)
system.cpu_cluster.cpus.rename.vecLookups          406                       # Number of vector rename lookups (Count)
system.cpu_cluster.cpus.rename.committedMaps       606106                       # Number of HB maps that are committed (Count)
system.cpu_cluster.cpus.rename.undoneMaps        50187                       # Number of HB maps that are undone due to squashing (Count)
system.cpu_cluster.cpus.rename.serializing        10184                       # count of serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.tempSerializing         2568                       # count of temporary serializing insts renamed (Count)
system.cpu_cluster.cpus.rename.skidInsts       142637                       # count of insts added to the skid buffer (Count)
system.cpu_cluster.cpus.rob.reads             3592983                       # The number of ROB reads (Count)
system.cpu_cluster.cpus.rob.writes            1362743                       # The number of ROB writes (Count)
system.cpu_cluster.cpus.thread_0.numInsts       472228                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps        634171                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.dtb_walker          293                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.mmu.itb_walker           54                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst         4427                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data        12962                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total         17736                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.dtb_walker          293                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.mmu.itb_walker           54                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst         4427                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data        12962                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total        17736                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.dtb_walker           13                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.mmu.itb_walker            6                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst         3589                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data         8374                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total        11982                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.dtb_walker           13                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.mmu.itb_walker            6                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst         3589                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data         8374                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total        11982                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.dtb_walker      1175488                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.mmu.itb_walker       743244                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst    289329000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data    904505750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total   1195753482                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.dtb_walker      1175488                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.mmu.itb_walker       743244                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst    289329000                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data    904505750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total   1195753482                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.dtb_walker          306                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.mmu.itb_walker           60                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst         8016                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data        21336                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total        29718                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.dtb_walker          306                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.mmu.itb_walker           60                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst         8016                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data        21336                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total        29718                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042484                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.mmu.itb_walker     0.100000                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.447730                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.392482                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.403190                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042484                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.mmu.itb_walker     0.100000                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.447730                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.392482                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.403190                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 90422.153846                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker       123874                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 80615.491780                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 108013.583711                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 99795.817226                       # average overall miss latency in ticks ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 90422.153846                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.mmu.itb_walker       123874                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 80615.491780                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 108013.583711                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 99795.817226                       # average overall miss latency ((Tick/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.writebacks::writebacks        12975                       # number of writebacks (Count)
system.cpu_cluster.l2.writebacks::total         12975                       # number of writebacks (Count)
system.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus.data           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.demandMshrHits::total           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus.data           27                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.overallMshrHits::total           27                       # number of overall MSHR hits (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.dtb_walker           13                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.mmu.itb_walker            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst         3589                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data         8347                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total        11955                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.dtb_walker           13                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.mmu.itb_walker            6                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst         3589                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data         8347                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher         3693                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total        15648                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus.data            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.overallMshrUncacheable::total            7                       # number of overall MSHR uncacheable misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      1136488                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       725244                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst    278562000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data    878234501                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total   1158658233                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      1136488                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       725244                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst    278562000                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data    878234501                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher    492406188                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total   1651064421                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus.data      1545750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.overallMshrUncacheableLatency::total      1545750                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042484                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.100000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.447730                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.391217                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.402281                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042484                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.100000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.447730                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.391217                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.526550                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 87422.153846                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       120874                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 77615.491780                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 105215.586558                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 96918.296361                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 87422.153846                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       120874                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 77615.491780                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 105215.586558                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 133335.008936                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 105512.808090                       # average overall mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus.data 220821.428571                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 220821.428571                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.replacements              23125                       # number of replacements (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher         3693                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMisses::total         3693                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher    492406188                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissLatency::total    492406188                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 133335.008936                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 133335.008936                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus.data         4993                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.hits::total         4993                       # number of InvalidateReq hits (Count)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data         7395                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total         7395                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus.data        18250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.missLatency::total        18250                       # number of InvalidateReq miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data        12388                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total        12388                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data     0.596949                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total     0.596949                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus.data     2.467884                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     2.467884                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data         7395                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total         7395                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data    124472656                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total    124472656                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data     0.596949                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.596949                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 16832.002164                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 16832.002164                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus.inst         4427                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.hits::total         4427                       # number of ReadCleanReq hits (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus.inst         3589                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.misses::total         3589                       # number of ReadCleanReq misses (Count)
system.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus.inst    289329000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.missLatency::total    289329000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus.inst         8016                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.accesses::total         8016                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus.inst     0.447730                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.missRate::total     0.447730                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus.inst 80615.491780                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 80615.491780                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus.inst         3589                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMisses::total         3589                       # number of ReadCleanReq MSHR misses (Count)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus.inst    278562000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total    278562000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus.inst     0.447730                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.447730                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus.inst 77615.491780                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 77615.491780                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data         5952                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total         5952                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data         3482                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total         3482                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data    349489250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total    349489250                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data         9434                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total         9434                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.369091                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.369091                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 100370.261344                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 100370.261344                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus.data            4                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrHits::total            4                       # number of ReadExReq MSHR hits (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data         3478                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total         3478                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data    338990500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total    338990500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.368667                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.368667                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 97467.078781                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 97467.078781                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.dtb_walker          293                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::cpu_cluster.cpus.mmu.itb_walker           54                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.hits::total          347                       # number of ReadReq hits (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.dtb_walker           13                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::cpu_cluster.cpus.mmu.itb_walker            6                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.misses::total           19                       # number of ReadReq misses (Count)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.dtb_walker      1175488                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::cpu_cluster.cpus.mmu.itb_walker       743244                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.missLatency::total      1918732                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.dtb_walker          306                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::cpu_cluster.cpus.mmu.itb_walker           60                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.accesses::total          366                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.dtb_walker     0.042484                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::cpu_cluster.cpus.mmu.itb_walker     0.100000                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.missRate::total     0.051913                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.dtb_walker 90422.153846                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::cpu_cluster.cpus.mmu.itb_walker       123874                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMissLatency::total 100985.894737                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.dtb_walker           13                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::cpu_cluster.cpus.mmu.itb_walker            6                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrMisses::total           19                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus.data            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrUncacheable::total            7                       # number of ReadReq MSHR uncacheable (Count)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker      1136488                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       725244                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissLatency::total      1861732                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus.data      1545750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total      1545750                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.dtb_walker     0.042484                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::cpu_cluster.cpus.mmu.itb_walker     0.100000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.mshrMissRate::total     0.051913                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.dtb_walker 87422.153846                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.mmu.itb_walker       120874                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrMissLatency::total 97985.894737                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus.data 220821.428571                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 220821.428571                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data         7010                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total         7010                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data         4892                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total         4892                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data    555016500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total    555016500                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data        11902                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total        11902                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.411023                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.411023                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 113453.904334                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 113453.904334                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus.data           23                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrHits::total           23                       # number of ReadSharedReq MSHR hits (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data         4869                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total         4869                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data    539244001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total    539244001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.409091                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.409091                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 110750.462313                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 110750.462313                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus.data            4                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.misses::total            4                       # number of SCUpgradeReq misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::cpu_cluster.cpus.data        65000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.missLatency::total        65000                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus.data            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.accesses::total            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::cpu_cluster.cpus.data        16250                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMissLatency::total        16250                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus.data            4                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total            4                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus.data        53000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total        53000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data        13250                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total        13250                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus.data           34                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.misses::total           34                       # number of UpgradeReq misses (Count)
system.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus.data       283750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.missLatency::total       283750                       # number of UpgradeReq miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus.data           34                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.accesses::total           34                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus.data  8345.588235                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  8345.588235                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus.data           34                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMisses::total           34                       # number of UpgradeReq MSHR misses (Count)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus.data       408500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total       408500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus.data 12014.705882                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12014.705882                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WritebackClean.hits::writebacks        17213                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.hits::total        17213                       # number of WritebackClean hits (Count)
system.cpu_cluster.l2.WritebackClean.accesses::writebacks        17213                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackClean.accesses::total        17213                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.hits::writebacks        24526                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total        24526                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks        24526                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total        24526                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.prefetcher.demandMshrMisses        11955                       # demands not covered by prefetchs (Count)
system.cpu_cluster.l2.prefetcher.pfIssued         4773                       # number of hwpf issued (Count)
system.cpu_cluster.l2.prefetcher.pfUnused         3664                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.l2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.l2.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
system.cpu_cluster.l2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.l2.prefetcher.pfHitInCache         1001                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.l2.prefetcher.pfHitInMSHR           79                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.l2.prefetcher.pfLate          1080                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.l2.prefetcher.pfIdentified         4794                       # number of prefetch candidates identified (Count)
system.cpu_cluster.l2.prefetcher.pfBufferHit           19                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedDemand            1                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.l2.prefetcher.pfSpanPage          726                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse     16079.771009                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs            84372                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs          61574                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           1.370254                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks 16042.185973                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.dtb_walker     5.621330                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.mmu.itb_walker     1.223308                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher    30.740398                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.979137                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.dtb_walker     0.000343                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.mmu.itb_walker     0.000075                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.001876                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.981431                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           24                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1023            6                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024        16026                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1023::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0         1284                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::1         2661                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::2        11646                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::3          292                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4          143                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.001465                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.000366                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.978149                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses        1387547                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses       1387547                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadReq          466                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadResp        20384                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty        37501                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackClean        17214                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict        10150                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::HardPFReq         6738                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeReq           34                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::SCUpgradeReq            4                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::UpgradeResp           38                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq         9434                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp         9434                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadCleanReq         8016                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq        11902                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq        12388                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp        12388                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        24048                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       101262                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          176                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port          649                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total       126135                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      1026048                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port      3523868                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.itb_walker.port::system.cpu_cluster.l2.cpu_side_port          480                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.mmu.dtb_walker.port::system.cpu_cluster.l2.cpu_side_port         2448                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total      4552844                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops               29956                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic        831144                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples        72887                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.001523                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.038995                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0        72776     99.85%     99.85% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1          111      0.15%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total        72887                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy     32282121                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy      4010739                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy     13779992                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer2.occupancy        58054                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer3.occupancy       171783                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests        85186                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests        42666                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops           17                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops           17                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.transDist::ReadReq                     7                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                    7                       # Transaction distribution (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::system.realview.realview_io.pio           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.iobridge.mem_side_port::total           14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                       14                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.iobridge.mem_side_port::system.realview.realview_io.pio           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.iobridge.mem_side_port::total           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                        28                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer4.occupancy                10000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy               14000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     12974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.dtb_walker::samples        13.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.mmu.itb_walker::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.inst::samples      3589.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.cpus.data::samples      8297.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples      3677.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000031246                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000038318122                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          622                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          622                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               34027                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              12466                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       15632                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      12974                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     15632                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    12974                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     50                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.35                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 15632                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                12974                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    6840                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    4147                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1344                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     653                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     606                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     560                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     482                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     409                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     289                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     115                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     49                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    416                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    617                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    878                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    873                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    896                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    882                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    832                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    792                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    754                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    744                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    696                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    669                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    662                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     95                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          622                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.032154                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     13.021063                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1              54      8.68%      8.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2-3              12      1.93%     10.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-5               2      0.32%     10.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6-7               6      0.96%     11.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-9               5      0.80%     12.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10-11            12      1.93%     14.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13            17      2.73%     17.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15            16      2.57%     19.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17            25      4.02%     23.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19            40      6.43%     30.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21            40      6.43%     36.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23            30      4.82%     41.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25            40      6.43%     48.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27            46      7.40%     55.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29            45      7.23%     62.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30-31            44      7.07%     69.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33            35      5.63%     75.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34-35            33      5.31%     80.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-37            30      4.82%     85.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38-39            15      2.41%     87.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-41            14      2.25%     90.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::42-43            24      3.86%     94.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-45            10      1.61%     95.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::46-47             4      0.64%     96.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-49             6      0.96%     97.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::50-51             7      1.13%     98.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-53             3      0.48%     98.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::54-55             2      0.32%     99.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-57             2      0.32%     99.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-61             1      0.16%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::66-67             1      0.16%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::78-79             1      0.16%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           622                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          622                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      20.839228                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.188136                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     23.404031                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-23           568     91.32%     91.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-31            25      4.02%     95.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-39             7      1.13%     96.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-47             3      0.48%     96.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-55             2      0.32%     97.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-63             3      0.48%     97.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-71             1      0.16%     97.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-87             1      0.16%     98.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-95             2      0.32%     98.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-119            1      0.16%     98.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-135            2      0.32%     98.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::136-143            1      0.16%     99.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-167            1      0.16%     99.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::168-175            1      0.16%     99.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::176-183            1      0.16%     99.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::216-223            1      0.16%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::272-279            1      0.16%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::304-311            1      0.16%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           622                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1000448                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               830336                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1082235806.61317754                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              898216949.52657163                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     924362250                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      32313.58                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.dtb_walker          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.mmu.itb_walker          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.inst       229696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.cpus.data       531008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher       235328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       829568                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.dtb_walker 900016.983493558713                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.mmu.itb_walker 415392.453920104017                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.inst 248473919.519875556231                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.cpus.data 574418531.695850491524                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 254566342.177370399237                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 897386164.618731379509                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.dtb_walker           13                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.mmu.itb_walker            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.inst         3589                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus.data         8347                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher         3677                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        12974                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.dtb_walker       670812                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.mmu.itb_walker       509592                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.inst    153652856                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus.data    587235333                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher    369784301                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  23124813261                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.dtb_walker     51600.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.mmu.itb_walker     84932.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.inst     42812.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus.data     70352.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher    100566.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1782396.58                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.dtb_walker          832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.mmu.itb_walker          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.inst       229696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.cpus.data       534208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher       235328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1000448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus.inst       229696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       229696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       830336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       830336                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.dtb_walker           13                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.mmu.itb_walker            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.inst         3589                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.cpus.data         8347                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher         3677                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           15632                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        12974                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          12974                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.dtb_walker       900017                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.mmu.itb_walker       415392                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.inst    248473920                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.cpus.data    577880135                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher    254566342                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1082235807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus.inst    248473920                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     248473920                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    898216950                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        898216950                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    898216950                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.dtb_walker       900017                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.mmu.itb_walker       415392                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.inst    248473920                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.cpus.data    577880135                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher    254566342                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1980452756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                15582                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               12962                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          613                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          491                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          487                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          495                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          554                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          502                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          534                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          486                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          494                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          482                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          495                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          493                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          507                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          486                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          385                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          406                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          401                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          392                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          387                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          407                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          431                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          383                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          399                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          392                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          392                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          399                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               848968972                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              38892672                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1111852894                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                54483.95                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               2496.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           71354.95                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                2376                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1501                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            15.25                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           11.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        24667                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    74.059107                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    69.630665                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    39.942839                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127        22428     90.92%     90.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191         1451      5.88%     96.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255          349      1.41%     98.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319          203      0.82%     99.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383          121      0.49%     99.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447           78      0.32%     99.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511           23      0.09%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575            8      0.03%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639            4      0.02%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-703            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::704-767            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        24667                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            997248                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         829568                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1078.774203                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              897.386165                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 25641.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    7.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.21                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.50                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               13.58                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    -69757486.656000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    46730743.488000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   66397569.638400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  47973253.785600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 41726228.544000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 355124063.923200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 144127663.680000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  632322036.403200                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   684.015110                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    218761981                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     70210000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    635455019                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                    7                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               12161                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         12974                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             10150                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                34                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq               4                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3478                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3478                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           12154                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           7395                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port        61821                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l2.mem_side_port::total        61835                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   61835                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.mem_ctrls.port      1830784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::system.iobridge.cpu_side_port           28                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l2.mem_side_port::total      1830812                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1830812                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              23072                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    23072    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                23072                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           103937538                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy               11000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           85541627                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          46193                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        23168                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED    924427000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        8                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
