Reading pref.tcl

# 2019.4

# do /home/u1173001/ece_5710_final_project/TestRunner/doScripts/regFile.do
# Loading project regFile
# vlog -work work -vopt -stats=none /home/u1173001/ece_5710_final_project/5710-Final-Project/regfile.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
QuestaSim> # vlog -work work -vopt -stats=none /home/u1173001/ece_5710_final_project/5710-Final-Project/regfile_testbench.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
QuestaSim> # 2 compiles, 0 failed with no errors.
# vsim -t ns work.regfile work.regfile_testbench -voptargs="+acc" 
# Start time: 19:30:27 on Nov 12,2023
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 2019.4 linux_x86_64 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.regfile(fast)
# Loading work.regfile_testbench(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'file'.  Expected 12, found 11.
#    Time: 0 ns  Iteration: 0  Instance: /regfile_testbench/file File: /home/u1173001/ece_5710_final_project/5710-Final-Project/regfile_testbench.v Line: 9
# ** Warning: (vsim-3722) /home/u1173001/ece_5710_final_project/5710-Final-Project/regfile_testbench.v(9): [TFMPC] - Missing connection for port 'resetInterrupt'.
# Register           0: 0000
# Register           1: 0000
# Register           2: 0000
# Register           3: 0000
# Register           4: 0000
# Register           5: 0000
# Register           6: 0000
# Register           7: 0000
# Register           8: 0000
# Register           9: 0000
# Register          10: 0000
# Register          11: 0000
# Register          12: 0000
# Register          13: 0000
# Register          14: 0000
# Register          15: 0000
# Register           0: 0000
# Register           1: ffff
# Register           2: ffff
# Register           3: ffff
# Register           4: ffff
# Register           5: ffff
# Register           6: ffff
# Register           7: ffff
# Register           8: ffff
# Register           9: ffff
# Register          10: ffff
# Register          11: ffff
# Register          12: ffff
# Register          13: ffff
# Register          14: ffff
# Register          15: 0000
# ** Note: $stop    : /home/u1173001/ece_5710_final_project/5710-Final-Project/regfile_testbench.v(58)
#    Time: 206 ns  Iteration: 0  Instance: /regfile_testbench
# Break in Module regfile_testbench at /home/u1173001/ece_5710_final_project/5710-Final-Project/regfile_testbench.v line 58
# Stopped at /home/u1173001/ece_5710_final_project/5710-Final-Project/regfile_testbench.v line 58
# End time: 19:30:28 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
