$date
	Sun Oct 23 01:44:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#759671
b10101 !
1"
#759674
b10101 &
b10101 %
1$
#759675
0"
#759678
b1000000 &
b1000000 %
#759682
b100000 &
b100000 %
#759686
b10000 &
b10000 %
#759690
b1000 &
b1000 %
#759694
b100 &
b100 %
#759698
b10 &
b10 %
#759702
b1 &
1#
b1 %
#759706
b0 &
b0 %
0#
0$
#1747854
b10100 &
b10100 %
1$
b10100 !
1"
#1747855
0"
#1747858
b1010 &
b1010 %
#1747862
b101 &
b101 %
#1747866
b10000 &
b10000 %
#1747870
b1000 &
b1000 %
#1747874
b100 &
b100 %
#1747878
b10 &
b10 %
#1747882
b1 &
b1 %
1#
#1747886
b0 &
0#
b0 %
0$
#2810447
b101 !
1"
#2810450
b101 &
b101 %
1$
#2810451
0"
#2810454
b10000 &
b10000 %
#2810458
b1000 &
b1000 %
#2810462
b100 &
b100 %
#2810466
b10 &
b10 %
#2810470
b1 &
1#
b1 %
#2810474
b0 &
b0 %
0#
0$
#4500012
