Information: Variable 'search_path' is assigned the value ' /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
set top_design {ORCA_TOP}
ORCA_TOP
set dmsa {2}
2
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
source $topdir/$top_design.design_config.tcl
set corners $slow_corner
source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#read_verilog ../../apr/outputs/${top_design}.route2.vg
current_design ${top_design}
Information: current_design won't return any data before link (DES-071)
link
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Linking design ORCA_TOP...
Removed 198327 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 201 (68.37%) library cells are unused in library saed32hvt_ss0p75vn40c..... (LNK-045)
Information: 20 (83.33%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 210 (71.43%) library cells are unused in library saed32rvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 192 (65.31%) library cells are unused in library saed32lvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 9 (75.00%) library cells are unused in library saed32lvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ss0p95vn40c..... (LNK-045)
Information: total 1713 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 48729 leaf cells, ports, hiers and 54844 nets in the design (LNK-047)
set_app_var si_enable_analysis true
read_parasitics -keep_capacitive_coupling $topdir/apr/outputs/${top_design}.route2.$fast_metal.spef.gz
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
#read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$slow_metal.spef
set corner_name max_capture
set power_enable_analysis "true"
source -echo -verbose $topdir/constraints/${top_design}.sdc
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc'
	stopped at line 1 due to EOF. (CMD-081)
Error: missing close-brace
	Use error_info for more info. (CMD-013)
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl'
	stopped at line 21 due to error. (CMD-081)
Extended error info:
missing close-brace
    while executing
"if { [info exists synopsys_program_name ] } {"
    (file "/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc", between lines 1 and 129)
    invoked from within
"snps_cci_builtin_source  -echo -verbose /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc"
    invoked from within
"source -echo -verbose $topdir/constraints/${top_design}.sdc"
 -- End Extended Error Info
Error: 
	Use error_info for more info. (CMD-013)

report_constraint -all_violators -nosplit
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Signal integrity analysis is enabled but the design has no signal integrity data. (XTALK-011)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Information: Number of nets evaluated in the previous iteration: 51397. (XTALK-105)
1
Information: Variable 'search_path' is assigned the value ' /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
set top_design {ORCA_TOP}
ORCA_TOP
set dmsa {2}
2
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
source $topdir/$top_design.design_config.tcl
set corners $slow_corner
source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#read_verilog ../../apr/outputs/${top_design}.route2.vg
current_design ${top_design}
Information: current_design won't return any data before link (DES-071)
link
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Linking design ORCA_TOP...
Removed 198327 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 201 (68.37%) library cells are unused in library saed32hvt_ss0p75vn40c..... (LNK-045)
Information: 20 (83.33%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 210 (71.43%) library cells are unused in library saed32rvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 192 (65.31%) library cells are unused in library saed32lvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 9 (75.00%) library cells are unused in library saed32lvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ss0p95vn40c..... (LNK-045)
Information: total 1713 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 48729 leaf cells, ports, hiers and 54844 nets in the design (LNK-047)
set_app_var si_enable_analysis true
read_parasitics -keep_capacitive_coupling $topdir/apr/outputs/${top_design}.route2.$fast_metal.spef.gz
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
#read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$slow_metal.spef
set corner_name max_capture
set power_enable_analysis "true"
source -echo -verbose $topdir/constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
		if { [info exists flow ] } {
		    puts " Sourcing the Physical Synthesis DCT UPF"
		    source ../../syn/outputs/ORCA_TOP.dct.upf
		} else {
		    puts " Sourcing the Logical Synthesis DC UPF"
		    source ../../syn/outputs/ORCA_TOP.dc.upf
		}

		puts " Creating ICC2 MCMM "
		foreach mode { func test scan atspeed funcu} {
		  create_mode $mode
		}
		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
		  set corner_name [lindex $corner 0 ]
		  set corner_temp [lindex $corner 1 ]
		  set corner_op_cond [ lindex $corner 2 ]
		  create_corner $corner_name
		  # Read the TLUplus file and give it a name.  
		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
		  # UPF may indicate additional information for the voltage in a multivoltage design.
		  set_operating_condition $corner_op_cond -library saed32lvt_c
		}

		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
		  current_scenario [lindex $scenario 0]
		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
		}

		set_scenario_status func_worst -active true -hold false -setup true
		set_scenario_status func_best  -active true -hold true  -setup false
		set_scenario_status test_worst -active true -hold false -setup true
		set_scenario_status test_best  -active true -hold true  -setup false

		current_scenario "func_worst"

	 }
	 "dc_shell" {
		 set upf_create_implicit_supply_sets false
		source ../../constraints/ORCA_TOP.upf
		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		source ../../constraints/ORCA_TOP_func_worst.sdc
		set_false_path -from SDRAM_CLK -to SD_DDR_CLK

		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
		if { [ info exists mw_lib ] } {
		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
		}
	 }
	 "pt_shell" {
		source $topdir/apr/outputs/ORCA_TOP.route2.upf
		if [ regexp "max" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		if [ regexp "min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		if [ regexp "max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
		 if [ regexp "cc_min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "cc_max" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		 if [ regexp "cc_min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		 if [ regexp "cc_max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_capture.sdc
		}
if [ regexp "min_scan" $corner_name ] {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
		}
if [ regexp "min_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_capture.sdc
		}
if [ regexp "min_shift" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
		}
}

}
	 
	
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
Information: Resolving '.' to the current scope '<top design>'.
false
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
1
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
Error: value '2.2,' for option 'delay_value' not of type 'float' (CMD-009)
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc'
	stopped at line 121 due to error. (CMD-081)
Extended error info:

    while executing
"set_output_delay 2.2, -clock v_PCI_CLK [get_ports {pad_out[0]}]"
 -- End Extended Error Info
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc'
	stopped at line 130 due to error. (CMD-081)
Extended error info:

    while executing
"set_output_delay 2.2, -clock v_PCI_CLK [get_ports {pad_out[0]}]"
    (file "/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc" line 121)
    invoked from within
"snps_cci_builtin_source  /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"source $topdir/constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/..."
    invoked from within
"if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in..."
 -- End Extended Error Info
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl'
	stopped at line 21 due to error. (CMD-081)
Extended error info:

    while executing
"set_output_delay 2.2, -clock v_PCI_CLK [get_ports {pad_out[0]}]"
    (file "/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc" line 121)
    invoked from within
"snps_cci_builtin_source  /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"source $topdir/constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/..."
    invoked from within
"if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in..."
    (file "/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc", between lines 1 and 130)
    invoked from within
"snps_cci_builtin_source  -echo -verbose /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc"
    invoked from within
"source -echo -verbose $topdir/constraints/${top_design}.sdc"
 -- End Extended Error Info
Error: 
	Use error_info for more info. (CMD-013)

report_constraint -all_violators -nosplit
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Note - message 'PTE-060' default limit (100) exceeded.  Remainder will be suppressed.
Information: Signal integrity analysis is enabled but the design has no signal integrity data. (XTALK-011)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Warning: For computing a common base period for a number of clocks PrimeTime limits the waveform expansion of the smallest period to be no more than 1000 times and the waveform expansion of the largest period to be no more than 101 times. PrimeTime has computed a common base period bounded by these limits. (PTE-053)
Information: Expanding clock 'SDRAM_CLK' to base period of 2021.300 (old period was 4.100, added 984 edges). (PTE-016)
Information: Expanding clock 'ate_clk' to base period of 2020.000 (old period was 20.000, added 200 edges). (PTE-016)
Information: Expanding clock 'SYS_2x_CLK' to base period of 2020.800 (old period was 2.400, added 1682 edges). (PTE-016)
Information: Expanding clock 'PCI_CLK' to base period of 2025.000 (old period was 7.500, added 538 edges). (PTE-016)
Information: Expanding clock 'SYS_CLK' to base period of 2020.800 (old period was 4.800, added 840 edges). (PTE-016)
Information: Expanding clock 'v_SDRAM_CLK' to base period of 2021.300 (old period was 4.100, added 984 edges). (PTE-016)
Information: Expanding clock 'SD_DDR_CLK' to base period of 2021.300 (old period was 4.100, added 984 edges). (PTE-016)
Information: Expanding clock 'v_PCI_CLK' to base period of 2025.000 (old period was 7.500, added 538 edges). (PTE-016)
Information: Number of nets evaluated in the previous iteration: 51395. (XTALK-105)
1
Information: Variable 'search_path' is assigned the value ' /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
set top_design {ORCA_TOP}
ORCA_TOP
set dmsa {2}
2
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
source $topdir/$top_design.design_config.tcl
set corners $slow_corner
source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#read_verilog ../../apr/outputs/${top_design}.route2.vg
current_design ${top_design}
Information: current_design won't return any data before link (DES-071)
link
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Linking design ORCA_TOP...
Removed 198327 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 201 (68.37%) library cells are unused in library saed32hvt_ss0p75vn40c..... (LNK-045)
Information: 20 (83.33%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 210 (71.43%) library cells are unused in library saed32rvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 192 (65.31%) library cells are unused in library saed32lvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 9 (75.00%) library cells are unused in library saed32lvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ss0p95vn40c..... (LNK-045)
Information: total 1713 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 48729 leaf cells, ports, hiers and 54844 nets in the design (LNK-047)
set_app_var si_enable_analysis true
read_parasitics -keep_capacitive_coupling $topdir/apr/outputs/${top_design}.route2.$fast_metal.spef.gz
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
#read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$slow_metal.spef
set corner_name max_capture
set power_enable_analysis "true"
source -echo -verbose $topdir/constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
		if { [info exists flow ] } {
		    puts " Sourcing the Physical Synthesis DCT UPF"
		    source ../../syn/outputs/ORCA_TOP.dct.upf
		} else {
		    puts " Sourcing the Logical Synthesis DC UPF"
		    source ../../syn/outputs/ORCA_TOP.dc.upf
		}

		puts " Creating ICC2 MCMM "
		foreach mode { func test scan atspeed funcu} {
		  create_mode $mode
		}
		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
		  set corner_name [lindex $corner 0 ]
		  set corner_temp [lindex $corner 1 ]
		  set corner_op_cond [ lindex $corner 2 ]
		  create_corner $corner_name
		  # Read the TLUplus file and give it a name.  
		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
		  # UPF may indicate additional information for the voltage in a multivoltage design.
		  set_operating_condition $corner_op_cond -library saed32lvt_c
		}

		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
		  current_scenario [lindex $scenario 0]
		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
		}

		set_scenario_status func_worst -active true -hold false -setup true
		set_scenario_status func_best  -active true -hold true  -setup false
		set_scenario_status test_worst -active true -hold false -setup true
		set_scenario_status test_best  -active true -hold true  -setup false

		current_scenario "func_worst"

	 }
	 "dc_shell" {
		 set upf_create_implicit_supply_sets false
		source ../../constraints/ORCA_TOP.upf
		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		source ../../constraints/ORCA_TOP_func_worst.sdc
		set_false_path -from SDRAM_CLK -to SD_DDR_CLK

		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
		if { [ info exists mw_lib ] } {
		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
		}
	 }
	 "pt_shell" {
		source $topdir/apr/outputs/ORCA_TOP.route2.upf
		if [ regexp "max" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		if [ regexp "min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		if [ regexp "max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
		 if [ regexp "cc_min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "cc_max" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		 if [ regexp "cc_min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		 if [ regexp "cc_max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_capture.sdc
		}
if [ regexp "min_scan" $corner_name ] {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
		}
if [ regexp "min_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_capture.sdc
		}
if [ regexp "min_shift" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
		}
}

}
	 
	
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
Information: Resolving '.' to the current scope '<top design>'.
false
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
1
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
Error: value '2.2,' for option 'delay_value' not of type 'float' (CMD-009)
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc'
	stopped at line 121 due to error. (CMD-081)
Extended error info:

    while executing
"set_output_delay 2.2, -clock v_PCI_CLK [get_ports {pad_out[0]}]"
 -- End Extended Error Info
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc'
	stopped at line 130 due to error. (CMD-081)
Extended error info:

    while executing
"set_output_delay 2.2, -clock v_PCI_CLK [get_ports {pad_out[0]}]"
    (file "/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc" line 121)
    invoked from within
"snps_cci_builtin_source  /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"source $topdir/constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/..."
    invoked from within
"if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in..."
 -- End Extended Error Info
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl'
	stopped at line 21 due to error. (CMD-081)
Extended error info:

    while executing
"set_output_delay 2.2, -clock v_PCI_CLK [get_ports {pad_out[0]}]"
    (file "/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc" line 121)
    invoked from within
"snps_cci_builtin_source  /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"source $topdir/constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/..."
    invoked from within
"if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in..."
    (file "/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc", between lines 1 and 130)
    invoked from within
"snps_cci_builtin_source  -echo -verbose /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc"
    invoked from within
"source -echo -verbose $topdir/constraints/${top_design}.sdc"
 -- End Extended Error Info
Error: 
	Use error_info for more info. (CMD-013)

report_constraint -all_violators -nosplit
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Note - message 'PTE-060' default limit (100) exceeded.  Remainder will be suppressed.
Information: Signal integrity analysis is enabled but the design has no signal integrity data. (XTALK-011)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Warning: For computing a common base period for a number of clocks PrimeTime limits the waveform expansion of the smallest period to be no more than 1000 times and the waveform expansion of the largest period to be no more than 101 times. PrimeTime has computed a common base period bounded by these limits. (PTE-053)
Information: Expanding clock 'v_SDRAM_CLK' to base period of 2021.300 (old period was 4.100, added 984 edges). (PTE-016)
Information: Expanding clock 'SDRAM_CLK' to base period of 2021.300 (old period was 4.100, added 984 edges). (PTE-016)
Information: Expanding clock 'ate_clk' to base period of 2020.000 (old period was 20.000, added 200 edges). (PTE-016)
Information: Expanding clock 'SYS_2x_CLK' to base period of 2020.800 (old period was 2.400, added 1682 edges). (PTE-016)
Information: Expanding clock 'SYS_CLK' to base period of 2020.800 (old period was 4.800, added 840 edges). (PTE-016)
Information: Expanding clock 'PCI_CLK' to base period of 2025.000 (old period was 7.500, added 538 edges). (PTE-016)
Information: Expanding clock 'SD_DDR_CLK' to base period of 2021.300 (old period was 4.100, added 984 edges). (PTE-016)
Information: Expanding clock 'v_PCI_CLK' to base period of 2025.000 (old period was 7.500, added 538 edges). (PTE-016)
Information: Number of nets evaluated in the previous iteration: 51395. (XTALK-105)
1
Information: Variable 'search_path' is assigned the value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm . /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
report_qor
1
report_timing
1
report_timing -delay_type min
1
report_timing -delay_type min -nworst 100
Warning: report_timing has satisfied the max_paths criteria. There are 1365 further endpoints which have paths of interest with slack less than     0.00 that were not considered when generating this report. (UITE-502)
1
report_timing  -group {{SD_DDR_CLK}  }
1
Information: Variable 'search_path' is assigned the value ' /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
set top_design {ORCA_TOP}
ORCA_TOP
set dmsa {2}
2
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
source $topdir/$top_design.design_config.tcl
set corners $slow_corner
source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#read_verilog ../../apr/outputs/${top_design}.route2.vg
current_design ${top_design}
Information: current_design won't return any data before link (DES-071)
link
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Linking design ORCA_TOP...
Removed 198327 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 201 (68.37%) library cells are unused in library saed32hvt_ss0p75vn40c..... (LNK-045)
Information: 20 (83.33%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 210 (71.43%) library cells are unused in library saed32rvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 192 (65.31%) library cells are unused in library saed32lvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 9 (75.00%) library cells are unused in library saed32lvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ss0p95vn40c..... (LNK-045)
Information: total 1713 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 48729 leaf cells, ports, hiers and 54844 nets in the design (LNK-047)
set_app_var si_enable_analysis true
read_parasitics -keep_capacitive_coupling $topdir/apr/outputs/${top_design}.route2.$fast_metal.spef.gz
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
#read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$slow_metal.spef
set corner_name max_capture
set power_enable_analysis "true"
source -echo -verbose $topdir/constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
		if { [info exists flow ] } {
		    puts " Sourcing the Physical Synthesis DCT UPF"
		    source ../../syn/outputs/ORCA_TOP.dct.upf
		} else {
		    puts " Sourcing the Logical Synthesis DC UPF"
		    source ../../syn/outputs/ORCA_TOP.dc.upf
		}

		puts " Creating ICC2 MCMM "
		foreach mode { func test scan atspeed funcu} {
		  create_mode $mode
		}
		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
		  set corner_name [lindex $corner 0 ]
		  set corner_temp [lindex $corner 1 ]
		  set corner_op_cond [ lindex $corner 2 ]
		  create_corner $corner_name
		  # Read the TLUplus file and give it a name.  
		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
		  # UPF may indicate additional information for the voltage in a multivoltage design.
		  set_operating_condition $corner_op_cond -library saed32lvt_c
		}

		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
		  current_scenario [lindex $scenario 0]
		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
		}

		set_scenario_status func_worst -active true -hold false -setup true
		set_scenario_status func_best  -active true -hold true  -setup false
		set_scenario_status test_worst -active true -hold false -setup true
		set_scenario_status test_best  -active true -hold true  -setup false

		current_scenario "func_worst"

	 }
	 "dc_shell" {
		 set upf_create_implicit_supply_sets false
		source ../../constraints/ORCA_TOP.upf
		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		source ../../constraints/ORCA_TOP_func_worst.sdc
		set_false_path -from SDRAM_CLK -to SD_DDR_CLK

		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
		if { [ info exists mw_lib ] } {
		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
		}
	 }
	 "pt_shell" {
		source $topdir/apr/outputs/ORCA_TOP.route2.upf
		if [ regexp "max" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		if [ regexp "min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		if [ regexp "max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
		 if [ regexp "cc_min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "cc_max" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		 if [ regexp "cc_min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		 if [ regexp "cc_max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_capture.sdc
		}
if [ regexp "min_scan" $corner_name ] {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
		}
if [ regexp "min_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_capture.sdc
		}
if [ regexp "min_shift" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
		}
}

}
	 
	
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
Information: Resolving '.' to the current scope '<top design>'.
false
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
1
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
Error: value '2.2,' for option 'delay_value' not of type 'float' (CMD-009)
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc'
	stopped at line 121 due to error. (CMD-081)
Extended error info:

    while executing
"set_output_delay 2.2, -clock v_PCI_CLK [get_ports {pad_out[0]}]"
 -- End Extended Error Info
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc'
	stopped at line 130 due to error. (CMD-081)
Extended error info:

    while executing
"set_output_delay 2.2, -clock v_PCI_CLK [get_ports {pad_out[0]}]"
    (file "/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc" line 121)
    invoked from within
"snps_cci_builtin_source  /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"source $topdir/constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/..."
    invoked from within
"if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in..."
 -- End Extended Error Info
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl'
	stopped at line 21 due to error. (CMD-081)
Extended error info:

    while executing
"set_output_delay 2.2, -clock v_PCI_CLK [get_ports {pad_out[0]}]"
    (file "/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc" line 121)
    invoked from within
"snps_cci_builtin_source  /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"source $topdir/constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/..."
    invoked from within
"if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in..."
    (file "/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc", between lines 1 and 130)
    invoked from within
"snps_cci_builtin_source  -echo -verbose /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc"
    invoked from within
"source -echo -verbose $topdir/constraints/${top_design}.sdc"
 -- End Extended Error Info
Error: 
	Use error_info for more info. (CMD-013)

report_constraint -all_violators -nosplit
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Note - message 'PTE-060' default limit (100) exceeded.  Remainder will be suppressed.
Information: Signal integrity analysis is enabled but the design has no signal integrity data. (XTALK-011)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Warning: For computing a common base period for a number of clocks PrimeTime limits the waveform expansion of the smallest period to be no more than 1000 times and the waveform expansion of the largest period to be no more than 101 times. PrimeTime has computed a common base period bounded by these limits. (PTE-053)
Information: Expanding clock 'ate_clk' to base period of 2020.000 (old period was 20.000, added 200 edges). (PTE-016)
Information: Expanding clock 'PCI_CLK' to base period of 2025.000 (old period was 7.500, added 538 edges). (PTE-016)
Information: Expanding clock 'SYS_2x_CLK' to base period of 2020.800 (old period was 2.400, added 1682 edges). (PTE-016)
Information: Expanding clock 'SYS_CLK' to base period of 2020.800 (old period was 4.800, added 840 edges). (PTE-016)
Information: Expanding clock 'SDRAM_CLK' to base period of 2021.300 (old period was 4.100, added 984 edges). (PTE-016)
Information: Expanding clock 'v_SDRAM_CLK' to base period of 2021.300 (old period was 4.100, added 984 edges). (PTE-016)
Information: Expanding clock 'v_PCI_CLK' to base period of 2025.000 (old period was 7.500, added 538 edges). (PTE-016)
Information: Expanding clock 'SD_DDR_CLK' to base period of 2021.300 (old period was 4.100, added 984 edges). (PTE-016)
Information: Number of nets evaluated in the previous iteration: 51395. (XTALK-105)
1
Information: Variable 'search_path' is assigned the value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm . /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
report_timing
1
report_timing -delay_type min
1
Information: Variable 'search_path' is assigned the value ' /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
set top_design {ORCA_TOP}
ORCA_TOP
set dmsa {2}
2
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
source $topdir/$top_design.design_config.tcl
set corners $slow_corner
source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#read_verilog ../../apr/outputs/${top_design}.route2.vg
current_design ${top_design}
Information: current_design won't return any data before link (DES-071)
link
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Linking design ORCA_TOP...
Removed 198327 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 201 (68.37%) library cells are unused in library saed32hvt_ss0p75vn40c..... (LNK-045)
Information: 20 (83.33%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 210 (71.43%) library cells are unused in library saed32rvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 192 (65.31%) library cells are unused in library saed32lvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 9 (75.00%) library cells are unused in library saed32lvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ss0p95vn40c..... (LNK-045)
Information: total 1713 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 48729 leaf cells, ports, hiers and 54844 nets in the design (LNK-047)
set_app_var si_enable_analysis true
read_parasitics -keep_capacitive_coupling $topdir/apr/outputs/${top_design}.route2.$fast_metal.spef.gz
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
#read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$slow_metal.spef
set corner_name max_capture
set power_enable_analysis "true"
source -echo -verbose $topdir/constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
		if { [info exists flow ] } {
		    puts " Sourcing the Physical Synthesis DCT UPF"
		    source ../../syn/outputs/ORCA_TOP.dct.upf
		} else {
		    puts " Sourcing the Logical Synthesis DC UPF"
		    source ../../syn/outputs/ORCA_TOP.dc.upf
		}

		puts " Creating ICC2 MCMM "
		foreach mode { func test scan atspeed funcu} {
		  create_mode $mode
		}
		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
		  set corner_name [lindex $corner 0 ]
		  set corner_temp [lindex $corner 1 ]
		  set corner_op_cond [ lindex $corner 2 ]
		  create_corner $corner_name
		  # Read the TLUplus file and give it a name.  
		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
		  # UPF may indicate additional information for the voltage in a multivoltage design.
		  set_operating_condition $corner_op_cond -library saed32lvt_c
		}

		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
		  current_scenario [lindex $scenario 0]
		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
		}

		set_scenario_status func_worst -active true -hold false -setup true
		set_scenario_status func_best  -active true -hold true  -setup false
		set_scenario_status test_worst -active true -hold false -setup true
		set_scenario_status test_best  -active true -hold true  -setup false

		current_scenario "func_worst"

	 }
	 "dc_shell" {
		 set upf_create_implicit_supply_sets false
		source ../../constraints/ORCA_TOP.upf
		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		source ../../constraints/ORCA_TOP_func_worst.sdc
		set_false_path -from SDRAM_CLK -to SD_DDR_CLK

		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
		if { [ info exists mw_lib ] } {
		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
		}
	 }
	 "pt_shell" {
		source $topdir/apr/outputs/ORCA_TOP.route2.upf
		if [ regexp "max" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		if [ regexp "min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		if [ regexp "max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
		 if [ regexp "cc_min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "cc_max" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		 if [ regexp "cc_min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		 if [ regexp "cc_max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_capture.sdc
		}
if [ regexp "min_scan" $corner_name ] {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
		}
if [ regexp "min_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_capture.sdc
		}
if [ regexp "min_shift" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
		}
}

}
	 
	
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
Information: Resolving '.' to the current scope '<top design>'.
false
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
1
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
Error: value '1.1,' for option 'delay_value' not of type 'float' (CMD-009)
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc'
	stopped at line 121 due to error. (CMD-081)
Extended error info:

    while executing
"set_output_delay 1.1, -clock v_PCI_CLK [get_ports {pad_out[0]}]"
 -- End Extended Error Info
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc'
	stopped at line 130 due to error. (CMD-081)
Extended error info:

    while executing
"set_output_delay 1.1, -clock v_PCI_CLK [get_ports {pad_out[0]}]"
    (file "/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc" line 121)
    invoked from within
"snps_cci_builtin_source  /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"source $topdir/constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/..."
    invoked from within
"if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in..."
 -- End Extended Error Info
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl'
	stopped at line 21 due to error. (CMD-081)
Extended error info:

    while executing
"set_output_delay 1.1, -clock v_PCI_CLK [get_ports {pad_out[0]}]"
    (file "/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc" line 121)
    invoked from within
"snps_cci_builtin_source  /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"source $topdir/constraints/ORCA_TOP_atspeed_capture.sdc"
    invoked from within
"if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/..."
    invoked from within
"if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in..."
    (file "/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc", between lines 1 and 130)
    invoked from within
"snps_cci_builtin_source  -echo -verbose /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master//constraints/ORCA_TOP.sdc"
    invoked from within
"source -echo -verbose $topdir/constraints/${top_design}.sdc"
 -- End Extended Error Info
Error: 
	Use error_info for more info. (CMD-013)

report_constraint -all_violators -nosplit
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'ate_clk' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock ate_clk at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Note - message 'PTE-060' default limit (100) exceeded.  Remainder will be suppressed.
Information: Signal integrity analysis is enabled but the design has no signal integrity data. (XTALK-011)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Warning: For computing a common base period for a number of clocks PrimeTime limits the waveform expansion of the smallest period to be no more than 1000 times and the waveform expansion of the largest period to be no more than 101 times. PrimeTime has computed a common base period bounded by these limits. (PTE-053)
Information: Expanding clock 'SYS_2x_CLK' to base period of 2020.800 (old period was 2.400, added 1682 edges). (PTE-016)
Information: Expanding clock 'SYS_CLK' to base period of 2020.800 (old period was 4.800, added 840 edges). (PTE-016)
Information: Expanding clock 'SDRAM_CLK' to base period of 2021.300 (old period was 4.100, added 984 edges). (PTE-016)
Information: Expanding clock 'ate_clk' to base period of 2020.000 (old period was 20.000, added 200 edges). (PTE-016)
Information: Expanding clock 'PCI_CLK' to base period of 2025.000 (old period was 7.500, added 538 edges). (PTE-016)
Information: Expanding clock 'v_SDRAM_CLK' to base period of 2021.300 (old period was 4.100, added 984 edges). (PTE-016)
Information: Expanding clock 'SD_DDR_CLK' to base period of 2021.300 (old period was 4.100, added 984 edges). (PTE-016)
Information: Expanding clock 'v_PCI_CLK' to base period of 2025.000 (old period was 7.500, added 538 edges). (PTE-016)
Information: Number of nets evaluated in the previous iteration: 51395. (XTALK-105)
1
Information: Variable 'search_path' is assigned the value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm . /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
report_timing
1
report_timing -delay_type min
1
Information: Variable 'search_path' is assigned the value ' /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
set top_design {ORCA_TOP}
ORCA_TOP
set dmsa {2}
2
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
source $topdir/$top_design.design_config.tcl
set corners $slow_corner
source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#read_verilog ../../apr/outputs/${top_design}.route2.vg
current_design ${top_design}
Information: current_design won't return any data before link (DES-071)
link
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Linking design ORCA_TOP...
Removed 198327 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 201 (68.37%) library cells are unused in library saed32hvt_ss0p75vn40c..... (LNK-045)
Information: 20 (83.33%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 210 (71.43%) library cells are unused in library saed32rvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 192 (65.31%) library cells are unused in library saed32lvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 9 (75.00%) library cells are unused in library saed32lvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ss0p95vn40c..... (LNK-045)
Information: total 1713 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 48729 leaf cells, ports, hiers and 54844 nets in the design (LNK-047)
set_app_var si_enable_analysis true
read_parasitics -keep_capacitive_coupling $topdir/apr/outputs/${top_design}.route2.$fast_metal.spef.gz
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
#read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$slow_metal.spef
set corner_name max_capture
set power_enable_analysis "true"
source -echo -verbose $topdir/constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
		if { [info exists flow ] } {
		    puts " Sourcing the Physical Synthesis DCT UPF"
		    source ../../syn/outputs/ORCA_TOP.dct.upf
		} else {
		    puts " Sourcing the Logical Synthesis DC UPF"
		    source ../../syn/outputs/ORCA_TOP.dc.upf
		}

		puts " Creating ICC2 MCMM "
		foreach mode { func test scan atspeed funcu} {
		  create_mode $mode
		}
		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
		  set corner_name [lindex $corner 0 ]
		  set corner_temp [lindex $corner 1 ]
		  set corner_op_cond [ lindex $corner 2 ]
		  create_corner $corner_name
		  # Read the TLUplus file and give it a name.  
		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
		  # UPF may indicate additional information for the voltage in a multivoltage design.
		  set_operating_condition $corner_op_cond -library saed32lvt_c
		}

		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
		  current_scenario [lindex $scenario 0]
		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
		}

		set_scenario_status func_worst -active true -hold false -setup true
		set_scenario_status func_best  -active true -hold true  -setup false
		set_scenario_status test_worst -active true -hold false -setup true
		set_scenario_status test_best  -active true -hold true  -setup false

		current_scenario "func_worst"

	 }
	 "dc_shell" {
		 set upf_create_implicit_supply_sets false
		source ../../constraints/ORCA_TOP.upf
		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		source ../../constraints/ORCA_TOP_func_worst.sdc
		set_false_path -from SDRAM_CLK -to SD_DDR_CLK

		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
		if { [ info exists mw_lib ] } {
		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
		}
	 }
	 "pt_shell" {
		source $topdir/apr/outputs/ORCA_TOP.route2.upf
		if [ regexp "max" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		if [ regexp "min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		if [ regexp "max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
		 if [ regexp "cc_min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "cc_max" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		 if [ regexp "cc_min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		 if [ regexp "cc_max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_capture.sdc
		}
if [ regexp "min_scan" $corner_name ] {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
		}
if [ regexp "min_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_capture.sdc
		}
if [ regexp "min_shift" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
		}
}

}
	 
	
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
Information: Resolving '.' to the current scope '<top design>'.
false
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
1
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
Warning: Cannot set output delay on a clock port (sd_CK) that does not fanout to any data sink. (UITE-485)
Warning: Cannot set output delay on a clock port (sd_CKn) that does not fanout to any data sink. (UITE-485)
1
set report_default_significant_digits 3
set_propagated_clock [ all_clocks ]
Warning: Converting clock object 'PCI_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_PCI_CLK' cannot be made propagated. (UITE-316)
Warning: Converting clock object 'SYS_2x_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SYS_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SDRAM_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_SDRAM_CLK' cannot be made propagated. (UITE-316)
# set flat timing derate?
set_timing_derate -early 0.95
set_timing_derate -late 1.05
set timing_remove_clock_reconvergence_pessimism true
set timing_crpr_threshold_ps 1
Warning: Setting this variable to a lower value can cause a significant performance degradation during a timing update. (PTE-067)
set_false_path -hold -from [get_clock * ]
set_false_path -hold -to [get_clock * ]
update_timing -full
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Note - message 'PTE-060' default limit (100) exceeded.  Remainder will be suppressed.
Information: Inferring 4 clock-gating checks. (PTE-017)
Information: Signal integrity analysis is enabled but the design has no signal integrity data. (XTALK-011)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Information: Expanding clock 'SYS_2x_CLK' to base period of 4.800 (old period was 2.400, added 2 edges). (PTE-016)
Information: Number of nets evaluated in the previous iteration: 51395. (XTALK-105)
#
if { ![info exists dmsa ] || ( $dmsa == 2 ) } {
    report_qor > $topdir/pt/reports/${top_design}.qor.$corner_name.rpt
    report_constraints -all_viol > $topdir/pt/reports/${top_design}.constraints.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -path full_clock_expanded -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.full_clock.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.$corner_name.rpt
    check_timing -verbose > $topdir/pt/reports/${top_design}.check_timing.$corner_name.rpt
    check_noise -verbose > $topdir/pt/reports/${top_design}.check_noise.$corner_name.rpt
    report_analysis_coverage > $topdir/pt/reports/${top_design}.coverage.$corner_name.rpt
    report_annotated_parasitics > $topdir/pt/reports/${top_design}.parasitics.$corner_name.rpt
}

report_constraint -all_violators -nosplit
1
Information: Variable 'search_path' is assigned the value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm . /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
report_timing
1
report_timing -delay_type min
1
Information: Variable 'search_path' is assigned the value ' /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
set top_design {ORCA_TOP}
ORCA_TOP
set dmsa {2}
2
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
source $topdir/$top_design.design_config.tcl
set corners $slow_corner
source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#read_verilog ../../apr/outputs/${top_design}.route2.vg
current_design ${top_design}
Information: current_design won't return any data before link (DES-071)
link
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Linking design ORCA_TOP...
Removed 198327 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 201 (68.37%) library cells are unused in library saed32hvt_ss0p75vn40c..... (LNK-045)
Information: 20 (83.33%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 210 (71.43%) library cells are unused in library saed32rvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 192 (65.31%) library cells are unused in library saed32lvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 9 (75.00%) library cells are unused in library saed32lvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ss0p95vn40c..... (LNK-045)
Information: total 1713 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 48729 leaf cells, ports, hiers and 54844 nets in the design (LNK-047)
set_app_var si_enable_analysis true
read_parasitics -keep_capacitive_coupling $topdir/apr/outputs/${top_design}.route2.$fast_metal.spef.gz
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
#read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$slow_metal.spef
set corner_name max_capture
set power_enable_analysis "true"
source -echo -verbose $topdir/constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
		if { [info exists flow ] } {
		    puts " Sourcing the Physical Synthesis DCT UPF"
		    source ../../syn/outputs/ORCA_TOP.dct.upf
		} else {
		    puts " Sourcing the Logical Synthesis DC UPF"
		    source ../../syn/outputs/ORCA_TOP.dc.upf
		}

		puts " Creating ICC2 MCMM "
		foreach mode { func test scan atspeed funcu} {
		  create_mode $mode
		}
		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
		  set corner_name [lindex $corner 0 ]
		  set corner_temp [lindex $corner 1 ]
		  set corner_op_cond [ lindex $corner 2 ]
		  create_corner $corner_name
		  # Read the TLUplus file and give it a name.  
		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
		  # UPF may indicate additional information for the voltage in a multivoltage design.
		  set_operating_condition $corner_op_cond -library saed32lvt_c
		}

		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
		  current_scenario [lindex $scenario 0]
		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
		}

		set_scenario_status func_worst -active true -hold false -setup true
		set_scenario_status func_best  -active true -hold true  -setup false
		set_scenario_status test_worst -active true -hold false -setup true
		set_scenario_status test_best  -active true -hold true  -setup false

		current_scenario "func_worst"

	 }
	 "dc_shell" {
		 set upf_create_implicit_supply_sets false
		source ../../constraints/ORCA_TOP.upf
		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		source ../../constraints/ORCA_TOP_func_worst.sdc
		set_false_path -from SDRAM_CLK -to SD_DDR_CLK

		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
		if { [ info exists mw_lib ] } {
		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
		}
	 }
	 "pt_shell" {
		source $topdir/apr/outputs/ORCA_TOP.route2.upf
		if [ regexp "max" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		if [ regexp "min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		if [ regexp "max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
		 if [ regexp "cc_min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "cc_max" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		 if [ regexp "cc_min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		 if [ regexp "cc_max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_cap.sdc
		}
if [ regexp "min_scan" $corner_name ] {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
		}
if [ regexp "min_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_cap.sdc
		}
if [ regexp "min_shift" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
		}
}

}
	 
	
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
Information: Resolving '.' to the current scope '<top design>'.
false
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
1
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
Warning: Cannot set output delay on a clock port (sd_CK) that does not fanout to any data sink. (UITE-485)
Warning: Cannot set output delay on a clock port (sd_CKn) that does not fanout to any data sink. (UITE-485)
Warning: Nothing implicitly matched 'saed32hvt_ff0p95vn40c' (SEL-003)
Error: Nothing matched for collection (SEL-005)
Error: Cannot find library cell 'INVX2_HVT' in library 'saed32hvt_ff0p95vn40c'. (DES-008)
Warning: Nothing implicitly matched 'saed32hvt_ff0p95vn40c' (SEL-003)
Error: Nothing matched for collection (SEL-005)
Error: Cannot find library cell 'INVX8_HVT' in library 'saed32hvt_ff0p95vn40c'. (DES-008)
1
set report_default_significant_digits 3
set_propagated_clock [ all_clocks ]
Warning: Converting clock object 'PCI_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_PCI_CLK' cannot be made propagated. (UITE-316)
Warning: Converting clock object 'SYS_2x_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SYS_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SDRAM_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_SDRAM_CLK' cannot be made propagated. (UITE-316)
# set flat timing derate?
set_timing_derate -early 0.95
set_timing_derate -late 1.05
set timing_remove_clock_reconvergence_pessimism true
set timing_crpr_threshold_ps 1
Warning: Setting this variable to a lower value can cause a significant performance degradation during a timing update. (PTE-067)
set_false_path -hold -from [get_clock * ]
set_false_path -hold -to [get_clock * ]
update_timing -full
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Note - message 'PTE-060' default limit (100) exceeded.  Remainder will be suppressed.
Information: Inferring 4 clock-gating checks. (PTE-017)
Information: Signal integrity analysis is enabled but the design has no signal integrity data. (XTALK-011)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Information: Expanding clock 'SYS_2x_CLK' to base period of 4.800 (old period was 2.400, added 2 edges). (PTE-016)
Information: Number of nets evaluated in the previous iteration: 51395. (XTALK-105)
#
if { ![info exists dmsa ] || ( $dmsa == 2 ) } {
    report_qor > $topdir/pt/reports/${top_design}.qor.$corner_name.rpt
    report_constraints -all_viol > $topdir/pt/reports/${top_design}.constraints.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -path full_clock_expanded -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.full_clock.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.$corner_name.rpt
    check_timing -verbose > $topdir/pt/reports/${top_design}.check_timing.$corner_name.rpt
    check_noise -verbose > $topdir/pt/reports/${top_design}.check_noise.$corner_name.rpt
    report_analysis_coverage > $topdir/pt/reports/${top_design}.coverage.$corner_name.rpt
    report_annotated_parasitics > $topdir/pt/reports/${top_design}.parasitics.$corner_name.rpt
}

report_constraint -all_violators -nosplit
1
Information: Variable 'search_path' is assigned the value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm . /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
report_timing
1
report_timing -delay_type min
1
Information: Variable 'search_path' is assigned the value ' /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
set top_design {ORCA_TOP}
ORCA_TOP
set dmsa {2}
2
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
source $topdir/$top_design.design_config.tcl
set corners $slow_corner
source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#read_verilog ../../apr/outputs/${top_design}.route2.vg
current_design ${top_design}
Information: current_design won't return any data before link (DES-071)
link
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Linking design ORCA_TOP...
Removed 198327 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 201 (68.37%) library cells are unused in library saed32hvt_ss0p75vn40c..... (LNK-045)
Information: 20 (83.33%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 210 (71.43%) library cells are unused in library saed32rvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 192 (65.31%) library cells are unused in library saed32lvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 9 (75.00%) library cells are unused in library saed32lvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ss0p95vn40c..... (LNK-045)
Information: total 1713 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 48729 leaf cells, ports, hiers and 54844 nets in the design (LNK-047)
set_app_var si_enable_analysis true
read_parasitics -keep_capacitive_coupling $topdir/apr/outputs/${top_design}.route2.$fast_metal.spef.gz
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
#read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$slow_metal.spef
set corner_name max_capture
set power_enable_analysis "true"
source -echo -verbose $topdir/constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
		if { [info exists flow ] } {
		    puts " Sourcing the Physical Synthesis DCT UPF"
		    source ../../syn/outputs/ORCA_TOP.dct.upf
		} else {
		    puts " Sourcing the Logical Synthesis DC UPF"
		    source ../../syn/outputs/ORCA_TOP.dc.upf
		}

		puts " Creating ICC2 MCMM "
		foreach mode { func test scan atspeed funcu} {
		  create_mode $mode
		}
		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
		  set corner_name [lindex $corner 0 ]
		  set corner_temp [lindex $corner 1 ]
		  set corner_op_cond [ lindex $corner 2 ]
		  create_corner $corner_name
		  # Read the TLUplus file and give it a name.  
		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
		  # UPF may indicate additional information for the voltage in a multivoltage design.
		  set_operating_condition $corner_op_cond -library saed32lvt_c
		}

		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
		  current_scenario [lindex $scenario 0]
		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
		}

		set_scenario_status func_worst -active true -hold false -setup true
		set_scenario_status func_best  -active true -hold true  -setup false
		set_scenario_status test_worst -active true -hold false -setup true
		set_scenario_status test_best  -active true -hold true  -setup false

		current_scenario "func_worst"

	 }
	 "dc_shell" {
		 set upf_create_implicit_supply_sets false
		source ../../constraints/ORCA_TOP.upf
		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		source ../../constraints/ORCA_TOP_func_worst.sdc
		set_false_path -from SDRAM_CLK -to SD_DDR_CLK

		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
		if { [ info exists mw_lib ] } {
		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
		}
	 }
	 "pt_shell" {
		source $topdir/apr/outputs/ORCA_TOP.route2.upf
		if [ regexp "max" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		if [ regexp "min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		if [ regexp "max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
		 if [ regexp "cc_min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "cc_max" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		 if [ regexp "cc_min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		 if [ regexp "cc_max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_cap.sdc
		}
if [ regexp "min_scan" $corner_name ] {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
		}
if [ regexp "min_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_cap.sdc
		}
if [ regexp "min_shift" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
		}
}

}
	 
	
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
Information: Resolving '.' to the current scope '<top design>'.
false
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
1
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
Warning: Cannot set output delay on a clock port (sd_CK) that does not fanout to any data sink. (UITE-485)
Warning: Cannot set output delay on a clock port (sd_CKn) that does not fanout to any data sink. (UITE-485)
Warning: Nothing implicitly matched 'saed32hvt_ff0p95vn40c' (SEL-003)
Error: Nothing matched for collection (SEL-005)
Error: Cannot find library cell 'INVX2_HVT' in library 'saed32hvt_ff0p95vn40c'. (DES-008)
Warning: Nothing implicitly matched 'saed32hvt_ff0p95vn40c' (SEL-003)
Error: Nothing matched for collection (SEL-005)
Error: Cannot find library cell 'INVX8_HVT' in library 'saed32hvt_ff0p95vn40c'. (DES-008)
1
set report_default_significant_digits 3
set_propagated_clock [ all_clocks ]
Warning: Converting clock object 'PCI_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_PCI_CLK' cannot be made propagated. (UITE-316)
Warning: Converting clock object 'SYS_2x_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SYS_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SDRAM_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_SDRAM_CLK' cannot be made propagated. (UITE-316)
# set flat timing derate?
set_timing_derate -early 0.95
set_timing_derate -late 1.05
set timing_remove_clock_reconvergence_pessimism true
set timing_crpr_threshold_ps 1
Warning: Setting this variable to a lower value can cause a significant performance degradation during a timing update. (PTE-067)
set_false_path -hold -from [get_clock * ]
set_false_path -hold -to [get_clock * ]
update_timing -full
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Note - message 'PTE-060' default limit (100) exceeded.  Remainder will be suppressed.
Information: Inferring 4 clock-gating checks. (PTE-017)
Information: Signal integrity analysis is enabled but the design has no signal integrity data. (XTALK-011)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Information: Expanding clock 'SYS_2x_CLK' to base period of 4.800 (old period was 2.400, added 2 edges). (PTE-016)
Information: Number of nets evaluated in the previous iteration: 51395. (XTALK-105)
#
if { ![info exists dmsa ] || ( $dmsa == 2 ) } {
    report_qor > $topdir/pt/reports/${top_design}.qor.$corner_name.rpt
    report_constraints -all_viol > $topdir/pt/reports/${top_design}.constraints.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -path full_clock_expanded -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.full_clock.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.$corner_name.rpt
    check_timing -verbose > $topdir/pt/reports/${top_design}.check_timing.$corner_name.rpt
    check_noise -verbose > $topdir/pt/reports/${top_design}.check_noise.$corner_name.rpt
    report_analysis_coverage > $topdir/pt/reports/${top_design}.coverage.$corner_name.rpt
    report_annotated_parasitics > $topdir/pt/reports/${top_design}.parasitics.$corner_name.rpt
}

report_constraint -all_violators -nosplit
1
Information: Variable 'search_path' is assigned the value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm . /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
report_timing
1
report_timing -delay_type min
1
Information: Variable 'search_path' is assigned the value ' /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
set top_design {ORCA_TOP}
ORCA_TOP
set dmsa {2}
2
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
source $topdir/$top_design.design_config.tcl
set corners $slow_corner
source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#read_verilog ../../apr/outputs/${top_design}.route2.vg
current_design ${top_design}
Information: current_design won't return any data before link (DES-071)
link
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Linking design ORCA_TOP...
Removed 198327 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 201 (68.37%) library cells are unused in library saed32hvt_ss0p75vn40c..... (LNK-045)
Information: 20 (83.33%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 210 (71.43%) library cells are unused in library saed32rvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 192 (65.31%) library cells are unused in library saed32lvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 9 (75.00%) library cells are unused in library saed32lvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ss0p95vn40c..... (LNK-045)
Information: total 1713 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 48729 leaf cells, ports, hiers and 54844 nets in the design (LNK-047)
set_app_var si_enable_analysis true
read_parasitics -keep_capacitive_coupling $topdir/apr/outputs/${top_design}.route2.$fast_metal.spef.gz
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
#read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$slow_metal.spef
set corner_name max_capture
set power_enable_analysis "true"
source -echo -verbose $topdir/constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
		if { [info exists flow ] } {
		    puts " Sourcing the Physical Synthesis DCT UPF"
		    source ../../syn/outputs/ORCA_TOP.dct.upf
		} else {
		    puts " Sourcing the Logical Synthesis DC UPF"
		    source ../../syn/outputs/ORCA_TOP.dc.upf
		}

		puts " Creating ICC2 MCMM "
		foreach mode { func test scan atspeed funcu} {
		  create_mode $mode
		}
		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
		  set corner_name [lindex $corner 0 ]
		  set corner_temp [lindex $corner 1 ]
		  set corner_op_cond [ lindex $corner 2 ]
		  create_corner $corner_name
		  # Read the TLUplus file and give it a name.  
		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
		  # UPF may indicate additional information for the voltage in a multivoltage design.
		  set_operating_condition $corner_op_cond -library saed32lvt_c
		}

		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
		  current_scenario [lindex $scenario 0]
		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
		}

		set_scenario_status func_worst -active true -hold false -setup true
		set_scenario_status func_best  -active true -hold true  -setup false
		set_scenario_status test_worst -active true -hold false -setup true
		set_scenario_status test_best  -active true -hold true  -setup false

		current_scenario "func_worst"

	 }
	 "dc_shell" {
		 set upf_create_implicit_supply_sets false
		source ../../constraints/ORCA_TOP.upf
		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		source ../../constraints/ORCA_TOP_func_worst.sdc
		set_false_path -from SDRAM_CLK -to SD_DDR_CLK

		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
		if { [ info exists mw_lib ] } {
		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
		}
	 }
	 "pt_shell" {
		source $topdir/apr/outputs/ORCA_TOP.route2.upf
		if [ regexp "max" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		if [ regexp "min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		if [ regexp "max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
		 if [ regexp "cc_min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "cc_max" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		 if [ regexp "cc_min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		 if [ regexp "cc_max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_cap.sdc
		}
if [ regexp "min_scan" $corner_name ] {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
		}
if [ regexp "min_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_cap.sdc
		}
if [ regexp "min_shift" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
		}
}

}
	 
	
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
Information: Resolving '.' to the current scope '<top design>'.
false
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
1
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
Warning: Cannot set output delay on a clock port (sd_CK) that does not fanout to any data sink. (UITE-485)
Warning: Cannot set output delay on a clock port (sd_CKn) that does not fanout to any data sink. (UITE-485)
Warning: Nothing implicitly matched 'saed32hvt_ff0p95vn40c' (SEL-003)
Error: Nothing matched for collection (SEL-005)
Error: Cannot find library cell 'INVX2_HVT' in library 'saed32hvt_ff0p95vn40c'. (DES-008)
Warning: Nothing implicitly matched 'saed32hvt_ff0p95vn40c' (SEL-003)
Error: Nothing matched for collection (SEL-005)
Error: Cannot find library cell 'INVX8_HVT' in library 'saed32hvt_ff0p95vn40c'. (DES-008)
1
set report_default_significant_digits 3
set_propagated_clock [ all_clocks ]
Warning: Converting clock object 'PCI_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_PCI_CLK' cannot be made propagated. (UITE-316)
Warning: Converting clock object 'SYS_2x_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SYS_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SDRAM_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_SDRAM_CLK' cannot be made propagated. (UITE-316)
# set flat timing derate?
set_timing_derate -early 0.95
set_timing_derate -late 1.05
set timing_remove_clock_reconvergence_pessimism true
set timing_crpr_threshold_ps 1
Warning: Setting this variable to a lower value can cause a significant performance degradation during a timing update. (PTE-067)
set_false_path -hold -from [get_clock * ]
set_false_path -hold -to [get_clock * ]
update_timing -full
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Note - message 'PTE-060' default limit (100) exceeded.  Remainder will be suppressed.
Information: Inferring 4 clock-gating checks. (PTE-017)
Information: Signal integrity analysis is enabled but the design has no signal integrity data. (XTALK-011)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Information: Expanding clock 'SYS_2x_CLK' to base period of 4.800 (old period was 2.400, added 2 edges). (PTE-016)
Information: Number of nets evaluated in the previous iteration: 51395. (XTALK-105)
#
if { ![info exists dmsa ] || ( $dmsa == 2 ) } {
    report_qor > $topdir/pt/reports/${top_design}.qor.$corner_name.rpt
    report_constraints -all_viol > $topdir/pt/reports/${top_design}.constraints.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -path full_clock_expanded -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.full_clock.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.$corner_name.rpt
    check_timing -verbose > $topdir/pt/reports/${top_design}.check_timing.$corner_name.rpt
    check_noise -verbose > $topdir/pt/reports/${top_design}.check_noise.$corner_name.rpt
    report_analysis_coverage > $topdir/pt/reports/${top_design}.coverage.$corner_name.rpt
    report_annotated_parasitics > $topdir/pt/reports/${top_design}.parasitics.$corner_name.rpt
}

report_constraint -all_violators -nosplit
1
Information: Variable 'search_path' is assigned the value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm . /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
report_timing
1
report_timing -delay_type min
1
swap cells ...
Information: Setting timing_save_pin_arrival_and_required to TRUE and updating timing. (PTE-076)
Information: It is recommended that the variable timing_save_pin_arrival_and_required be set before the initial timing update for optimal performance of this command. (PTE-077)
Information: Starting fix_eco_power     at [ Tue May 23 22:20:22 2023 ] (memory usage:    967.5 MB)
Information: Analyzing constraints...
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Starting ECO timing update at [ Tue May 23 22:20:24 2023 ] (memory usage:    967.5 MB)
Information: Finished ECO timing update at [ Tue May 23 22:20:32 2023 ] (memory usage:    984.2 MB)
Information: Starting ECO timing update at [ Tue May 23 22:20:40 2023 ] (memory usage:    984.2 MB)
Information: Finished ECO timing update at [ Tue May 23 22:20:47 2023 ] (memory usage:    984.4 MB)
Information: Starting ECO timing update at [ Tue May 23 22:20:50 2023 ] (memory usage:    984.4 MB)
Information: Finished ECO timing update at [ Tue May 23 22:20:50 2023 ] (memory usage:    984.4 MB)
Information: Starting ECO timing update at [ Tue May 23 22:20:53 2023 ] (memory usage:    984.4 MB)
Information: Finished ECO timing update at [ Tue May 23 22:20:58 2023 ] (memory usage:    984.4 MB)
swap cells ...
Information: Loading library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_dlvl_ss0p75vn40c_i0p95v' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_dlvl_ss0p75vn40c_i0p75v' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ulvl_ss0p95vn40c_i0p75v' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Note - message 'NED-045' limit (10000) exceeded.  Remainder will be suppressed.
Information: Starting ECO timing update at [ Tue May 23 22:21:07 2023 ] (memory usage:    984.4 MB)
Information: Finished ECO timing update at [ Tue May 23 22:21:23 2023 ] (memory usage:   1012.5 MB)
Information: Starting ECO timing update at [ Tue May 23 22:21:37 2023 ] (memory usage:   1012.5 MB)
Information: Finished ECO timing update at [ Tue May 23 22:21:46 2023 ] (memory usage:   1012.5 MB)
Information: Starting ECO timing update at [ Tue May 23 22:21:54 2023 ] (memory usage:   1012.5 MB)
Information: Finished ECO timing update at [ Tue May 23 22:22:00 2023 ] (memory usage:   1012.5 MB)
Information: Starting ECO timing update at [ Tue May 23 22:22:08 2023 ] (memory usage:   1012.5 MB)
Information: Finished ECO timing update at [ Tue May 23 22:22:12 2023 ] (memory usage:   1012.5 MB)
Information: Starting ECO timing update at [ Tue May 23 22:22:18 2023 ] (memory usage:   1012.5 MB)
Information: Finished ECO timing update at [ Tue May 23 22:22:20 2023 ] (memory usage:   1012.5 MB)
Information: Starting ECO timing update at [ Tue May 23 22:22:25 2023 ] (memory usage:   1012.5 MB)
Information: Finished ECO timing update at [ Tue May 23 22:22:26 2023 ] (memory usage:   1012.5 MB)
Information: Starting ECO timing update at [ Tue May 23 22:22:32 2023 ] (memory usage:   1012.5 MB)
Information: Finished ECO timing update at [ Tue May 23 22:22:32 2023 ] (memory usage:   1012.5 MB)
Information: Starting ECO timing update at [ Tue May 23 22:22:37 2023 ] (memory usage:   1012.5 MB)
Information: Finished ECO timing update at [ Tue May 23 22:22:37 2023 ] (memory usage:   1012.5 MB)
swap cells ...
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32hvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32rvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p75vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Loading library 'saed32lvt_ss0p95vn40c' data due to accessing lib cells not linked in the current design. (LNK-041)
Information: Starting ECO timing update at [ Tue May 23 22:22:46 2023 ] (memory usage:   1012.5 MB)
Information: Finished ECO timing update at [ Tue May 23 22:23:04 2023 ] (memory usage:   1015.1 MB)
Information: Starting ECO timing update at [ Tue May 23 22:23:13 2023 ] (memory usage:   1015.1 MB)
Information: Finished ECO timing update at [ Tue May 23 22:23:25 2023 ] (memory usage:   1015.1 MB)
Information: Starting ECO timing update at [ Tue May 23 22:23:32 2023 ] (memory usage:   1015.1 MB)
Information: Finished ECO timing update at [ Tue May 23 22:23:39 2023 ] (memory usage:   1015.1 MB)
Information: Starting ECO timing update at [ Tue May 23 22:23:44 2023 ] (memory usage:   1015.1 MB)
Information: Finished ECO timing update at [ Tue May 23 22:23:48 2023 ] (memory usage:   1015.1 MB)
Information: Starting ECO timing update at [ Tue May 23 22:23:53 2023 ] (memory usage:   1015.1 MB)
Information: Finished ECO timing update at [ Tue May 23 22:23:55 2023 ] (memory usage:   1015.1 MB)
Information: Starting ECO timing update at [ Tue May 23 22:23:58 2023 ] (memory usage:   1015.1 MB)
Information: Finished ECO timing update at [ Tue May 23 22:23:59 2023 ] (memory usage:   1015.1 MB)
Information: Starting ECO timing update at [ Tue May 23 22:24:03 2023 ] (memory usage:   1015.1 MB)
Information: Finished ECO timing update at [ Tue May 23 22:24:03 2023 ] (memory usage:   1015.1 MB)
Information: Starting ECO timing update at [ Tue May 23 22:24:07 2023 ] (memory usage:   1015.1 MB)
Information: Finished ECO timing update at [ Tue May 23 22:24:07 2023 ] (memory usage:   1015.1 MB)
swap cells ...
Information: Starting ECO timing update at [ Tue May 23 22:24:14 2023 ] (memory usage:   1015.1 MB)
Note - message 'PTE-060' default limit (100) exceeded.  Remainder will be suppressed.
Information: Finished ECO timing update at [ Tue May 23 22:24:33 2023 ] (memory usage:   1016.3 MB)
Information: Starting ECO timing update at [ Tue May 23 22:24:38 2023 ] (memory usage:   1016.3 MB)
Information: Finished ECO timing update at [ Tue May 23 22:24:38 2023 ] (memory usage:   1016.3 MB)
swap cells ...
report_timing
1
report_timing -delay_type min
1
Information: Variable 'search_path' is assigned the value ' /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
set top_design {ORCA_TOP}
ORCA_TOP
set dmsa {2}
2
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
source $topdir/$top_design.design_config.tcl
set corners $slow_corner
source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#read_verilog ../../apr/outputs/${top_design}.route2.vg
current_design ${top_design}
Information: current_design won't return any data before link (DES-071)
link
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Linking design ORCA_TOP...
Removed 198327 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 201 (68.37%) library cells are unused in library saed32hvt_ss0p75vn40c..... (LNK-045)
Information: 20 (83.33%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 210 (71.43%) library cells are unused in library saed32rvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 192 (65.31%) library cells are unused in library saed32lvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 9 (75.00%) library cells are unused in library saed32lvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ss0p95vn40c..... (LNK-045)
Information: total 1713 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 48729 leaf cells, ports, hiers and 54844 nets in the design (LNK-047)
set_app_var si_enable_analysis true
read_parasitics -keep_capacitive_coupling $topdir/apr/outputs/${top_design}.route2.$fast_metal.spef.gz
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
#read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$slow_metal.spef
set corner_name max_capture
set power_enable_analysis "true"
source -echo -verbose $topdir/constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
		if { [info exists flow ] } {
		    puts " Sourcing the Physical Synthesis DCT UPF"
		    source ../../syn/outputs/ORCA_TOP.dct.upf
		} else {
		    puts " Sourcing the Logical Synthesis DC UPF"
		    source ../../syn/outputs/ORCA_TOP.dc.upf
		}

		puts " Creating ICC2 MCMM "
		foreach mode { func test scan atspeed funcu} {
		  create_mode $mode
		}
		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
		  set corner_name [lindex $corner 0 ]
		  set corner_temp [lindex $corner 1 ]
		  set corner_op_cond [ lindex $corner 2 ]
		  create_corner $corner_name
		  # Read the TLUplus file and give it a name.  
		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
		  # UPF may indicate additional information for the voltage in a multivoltage design.
		  set_operating_condition $corner_op_cond -library saed32lvt_c
		}

		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
		  current_scenario [lindex $scenario 0]
		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
		}

		set_scenario_status func_worst -active true -hold false -setup true
		set_scenario_status func_best  -active true -hold true  -setup false
		set_scenario_status test_worst -active true -hold false -setup true
		set_scenario_status test_best  -active true -hold true  -setup false

		current_scenario "func_worst"

	 }
	 "dc_shell" {
		 set upf_create_implicit_supply_sets false
		source ../../constraints/ORCA_TOP.upf
		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		source ../../constraints/ORCA_TOP_func_worst.sdc
		set_false_path -from SDRAM_CLK -to SD_DDR_CLK

		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
		if { [ info exists mw_lib ] } {
		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
		}
	 }
	 "pt_shell" {
		source $topdir/apr/outputs/ORCA_TOP.route2.upf
		if [ regexp "max" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		if [ regexp "min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		if [ regexp "max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
		 if [ regexp "cc_min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "cc_max" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		 if [ regexp "cc_min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		 if [ regexp "cc_max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_cap.sdc
		}
if [ regexp "min_scan" $corner_name ] {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
		}
if [ regexp "min_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_cap.sdc
		}
if [ regexp "min_shift" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
		}
}

}
	 
	
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
Information: Resolving '.' to the current scope '<top design>'.
false
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
1
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
Warning: Cannot set output delay on a clock port (sd_CK) that does not fanout to any data sink. (UITE-485)
Warning: Cannot set output delay on a clock port (sd_CKn) that does not fanout to any data sink. (UITE-485)
Warning: Nothing implicitly matched 'saed32hvt_ff0p95vn40c' (SEL-003)
Error: Nothing matched for collection (SEL-005)
Error: Cannot find library cell 'INVX2_HVT' in library 'saed32hvt_ff0p95vn40c'. (DES-008)
Warning: Nothing implicitly matched 'saed32hvt_ff0p95vn40c' (SEL-003)
Error: Nothing matched for collection (SEL-005)
Error: Cannot find library cell 'INVX8_HVT' in library 'saed32hvt_ff0p95vn40c'. (DES-008)
1
set report_default_significant_digits 3
set_propagated_clock [ all_clocks ]
Warning: Converting clock object 'PCI_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_PCI_CLK' cannot be made propagated. (UITE-316)
Warning: Converting clock object 'SYS_2x_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SYS_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SDRAM_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_SDRAM_CLK' cannot be made propagated. (UITE-316)
# set flat timing derate?
set_timing_derate -early 0.95
set_timing_derate -late 1.05
set timing_remove_clock_reconvergence_pessimism true
set timing_crpr_threshold_ps 1
Warning: Setting this variable to a lower value can cause a significant performance degradation during a timing update. (PTE-067)
set_false_path -hold -from [get_clock * ]
set_false_path -hold -to [get_clock * ]
update_timing -full
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Note - message 'PTE-060' default limit (100) exceeded.  Remainder will be suppressed.
Information: Inferring 4 clock-gating checks. (PTE-017)
Information: Signal integrity analysis is enabled but the design has no signal integrity data. (XTALK-011)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Information: Expanding clock 'SYS_2x_CLK' to base period of 4.800 (old period was 2.400, added 2 edges). (PTE-016)
Information: Number of nets evaluated in the previous iteration: 51395. (XTALK-105)
#
if { ![info exists dmsa ] || ( $dmsa == 2 ) } {
    report_qor > $topdir/pt/reports/${top_design}.qor.$corner_name.rpt
    report_constraints -all_viol > $topdir/pt/reports/${top_design}.constraints.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -path full_clock_expanded -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.full_clock.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.$corner_name.rpt
    check_timing -verbose > $topdir/pt/reports/${top_design}.check_timing.$corner_name.rpt
    check_noise -verbose > $topdir/pt/reports/${top_design}.check_noise.$corner_name.rpt
    report_analysis_coverage > $topdir/pt/reports/${top_design}.coverage.$corner_name.rpt
    report_annotated_parasitics > $topdir/pt/reports/${top_design}.parasitics.$corner_name.rpt
}

report_constraint -all_violators -nosplit
1
Information: Variable 'search_path' is assigned the value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm . /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
report_timing
1
report_timing -delay_type min
1
Information: Variable 'search_path' is assigned the value ' /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
set top_design {ORCA_TOP}
ORCA_TOP
set dmsa {2}
2
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
source $topdir/$top_design.design_config.tcl
set corners $slow_corner
source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#read_verilog ../../apr/outputs/${top_design}.route2.vg
current_design ${top_design}
Information: current_design won't return any data before link (DES-071)
link
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Linking design ORCA_TOP...
Removed 198327 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 201 (68.37%) library cells are unused in library saed32hvt_ss0p75vn40c..... (LNK-045)
Information: 20 (83.33%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 210 (71.43%) library cells are unused in library saed32rvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 192 (65.31%) library cells are unused in library saed32lvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 9 (75.00%) library cells are unused in library saed32lvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ss0p95vn40c..... (LNK-045)
Information: total 1713 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 48729 leaf cells, ports, hiers and 54844 nets in the design (LNK-047)
set_app_var si_enable_analysis true
cd $topdir
read_parasitics -keep_capacitive_coupling ./apr/outputs/${top_design}.route2.$fast_metal.spef.gz
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
#read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$slow_metal.spef
set corner_name max_capture
set power_enable_analysis "true"
source -echo -verbose $topdir/constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
		if { [info exists flow ] } {
		    puts " Sourcing the Physical Synthesis DCT UPF"
		    source ../../syn/outputs/ORCA_TOP.dct.upf
		} else {
		    puts " Sourcing the Logical Synthesis DC UPF"
		    source ../../syn/outputs/ORCA_TOP.dc.upf
		}

		puts " Creating ICC2 MCMM "
		foreach mode { func test scan atspeed funcu} {
		  create_mode $mode
		}
		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
		  set corner_name [lindex $corner 0 ]
		  set corner_temp [lindex $corner 1 ]
		  set corner_op_cond [ lindex $corner 2 ]
		  create_corner $corner_name
		  # Read the TLUplus file and give it a name.  
		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
		  # UPF may indicate additional information for the voltage in a multivoltage design.
		  set_operating_condition $corner_op_cond -library saed32lvt_c
		}

		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
		  current_scenario [lindex $scenario 0]
		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
		}

		set_scenario_status func_worst -active true -hold false -setup true
		set_scenario_status func_best  -active true -hold true  -setup false
		set_scenario_status test_worst -active true -hold false -setup true
		set_scenario_status test_best  -active true -hold true  -setup false

		current_scenario "func_worst"

	 }
	 "dc_shell" {
		 set upf_create_implicit_supply_sets false
		source ../../constraints/ORCA_TOP.upf
		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		source ../../constraints/ORCA_TOP_func_worst.sdc
		set_false_path -from SDRAM_CLK -to SD_DDR_CLK

		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
		if { [ info exists mw_lib ] } {
		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
		}
	 }
	 "pt_shell" {
		source $topdir/apr/outputs/ORCA_TOP.route2.upf
		if [ regexp "max" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		if [ regexp "min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		if [ regexp "max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
		 if [ regexp "cc_min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "cc_max" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		 if [ regexp "cc_min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		 if [ regexp "cc_max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_cap.sdc
		}
if [ regexp "min_scan" $corner_name ] {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
		}
if [ regexp "min_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_cap.sdc
		}
if [ regexp "min_shift" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
		}
}

}
	 
	
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
Information: Resolving '.' to the current scope '<top design>'.
false
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
1
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
Warning: Cannot set output delay on a clock port (sd_CK) that does not fanout to any data sink. (UITE-485)
Warning: Cannot set output delay on a clock port (sd_CKn) that does not fanout to any data sink. (UITE-485)
Warning: Nothing implicitly matched 'saed32hvt_ff0p95vn40c' (SEL-003)
Error: Nothing matched for collection (SEL-005)
Error: Cannot find library cell 'INVX2_HVT' in library 'saed32hvt_ff0p95vn40c'. (DES-008)
Warning: Nothing implicitly matched 'saed32hvt_ff0p95vn40c' (SEL-003)
Error: Nothing matched for collection (SEL-005)
Error: Cannot find library cell 'INVX8_HVT' in library 'saed32hvt_ff0p95vn40c'. (DES-008)
1
set report_default_significant_digits 3
set_propagated_clock [ all_clocks ]
Warning: Converting clock object 'PCI_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_PCI_CLK' cannot be made propagated. (UITE-316)
Warning: Converting clock object 'SYS_2x_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SYS_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SDRAM_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_SDRAM_CLK' cannot be made propagated. (UITE-316)
# set flat timing derate?
set_timing_derate -early 0.95
set_timing_derate -late 1.05
set timing_remove_clock_reconvergence_pessimism true
set timing_crpr_threshold_ps 1
Warning: Setting this variable to a lower value can cause a significant performance degradation during a timing update. (PTE-067)
set_false_path -hold -from [get_clock * ]
set_false_path -hold -to [get_clock * ]
update_timing -full
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Note - message 'PTE-060' default limit (100) exceeded.  Remainder will be suppressed.
Information: Inferring 4 clock-gating checks. (PTE-017)
Information: Signal integrity analysis is enabled but the design has no signal integrity data. (XTALK-011)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Information: Expanding clock 'SYS_2x_CLK' to base period of 4.800 (old period was 2.400, added 2 edges). (PTE-016)
Information: Number of nets evaluated in the previous iteration: 51395. (XTALK-105)
#
if { ![info exists dmsa ] || ( $dmsa == 2 ) } {
    report_qor > $topdir/pt/reports/${top_design}.qor.$corner_name.rpt
    report_constraints -all_viol > $topdir/pt/reports/${top_design}.constraints.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -path full_clock_expanded -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.full_clock.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.$corner_name.rpt
    check_timing -verbose > $topdir/pt/reports/${top_design}.check_timing.$corner_name.rpt
    check_noise -verbose > $topdir/pt/reports/${top_design}.check_noise.$corner_name.rpt
    report_analysis_coverage > $topdir/pt/reports/${top_design}.coverage.$corner_name.rpt
    report_annotated_parasitics > $topdir/pt/reports/${top_design}.parasitics.$corner_name.rpt
}

report_constraint -all_violators -nosplit
1
Information: Variable 'search_path' is assigned the value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm . /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
report_timing
1
report_timing -delay_type min
1
Information: Variable 'search_path' is assigned the value ' /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
set top_design {ORCA_TOP}
ORCA_TOP
set dmsa {2}
2
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
source $topdir/$top_design.design_config.tcl
set corners $slow_corner
source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#read_verilog ../../apr/outputs/${top_design}.route2.vg
current_design ${top_design}
Information: current_design won't return any data before link (DES-071)
link
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Linking design ORCA_TOP...
Removed 198327 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 201 (68.37%) library cells are unused in library saed32hvt_ss0p75vn40c..... (LNK-045)
Information: 20 (83.33%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 210 (71.43%) library cells are unused in library saed32rvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 192 (65.31%) library cells are unused in library saed32lvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 9 (75.00%) library cells are unused in library saed32lvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ss0p95vn40c..... (LNK-045)
Information: total 1713 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 48729 leaf cells, ports, hiers and 54844 nets in the design (LNK-047)
set_app_var si_enable_analysis true
read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$fast_metal.spef.gz
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
#read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$slow_metal.spef
set corner_name max_capture
set power_enable_analysis "true"
source -echo -verbose $topdir/constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
		if { [info exists flow ] } {
		    puts " Sourcing the Physical Synthesis DCT UPF"
		    source ../../syn/outputs/ORCA_TOP.dct.upf
		} else {
		    puts " Sourcing the Logical Synthesis DC UPF"
		    source ../../syn/outputs/ORCA_TOP.dc.upf
		}

		puts " Creating ICC2 MCMM "
		foreach mode { func test scan atspeed funcu} {
		  create_mode $mode
		}
		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
		  set corner_name [lindex $corner 0 ]
		  set corner_temp [lindex $corner 1 ]
		  set corner_op_cond [ lindex $corner 2 ]
		  create_corner $corner_name
		  # Read the TLUplus file and give it a name.  
		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
		  # UPF may indicate additional information for the voltage in a multivoltage design.
		  set_operating_condition $corner_op_cond -library saed32lvt_c
		}

		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
		  current_scenario [lindex $scenario 0]
		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
		}

		set_scenario_status func_worst -active true -hold false -setup true
		set_scenario_status func_best  -active true -hold true  -setup false
		set_scenario_status test_worst -active true -hold false -setup true
		set_scenario_status test_best  -active true -hold true  -setup false

		current_scenario "func_worst"

	 }
	 "dc_shell" {
		 set upf_create_implicit_supply_sets false
		source ../../constraints/ORCA_TOP.upf
		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		source ../../constraints/ORCA_TOP_func_worst.sdc
		set_false_path -from SDRAM_CLK -to SD_DDR_CLK

		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
		if { [ info exists mw_lib ] } {
		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
		}
	 }
	 "pt_shell" {
		source $topdir/apr/outputs/ORCA_TOP.route2.upf
		if [ regexp "max" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		if [ regexp "min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		if [ regexp "max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
		 if [ regexp "cc_min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "cc_max" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		 if [ regexp "cc_min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		 if [ regexp "cc_max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_cap.sdc
		}
if [ regexp "min_scan" $corner_name ] {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
		}
if [ regexp "min_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_cap.sdc
		}
if [ regexp "min_shift" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
		}
}

}
	 
	
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
Information: Resolving '.' to the current scope '<top design>'.
false
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
1
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
Warning: Cannot set output delay on a clock port (sd_CK) that does not fanout to any data sink. (UITE-485)
Warning: Cannot set output delay on a clock port (sd_CKn) that does not fanout to any data sink. (UITE-485)
Warning: Nothing implicitly matched 'saed32hvt_ff0p95vn40c' (SEL-003)
Error: Nothing matched for collection (SEL-005)
Error: Cannot find library cell 'INVX2_HVT' in library 'saed32hvt_ff0p95vn40c'. (DES-008)
Warning: Nothing implicitly matched 'saed32hvt_ff0p95vn40c' (SEL-003)
Error: Nothing matched for collection (SEL-005)
Error: Cannot find library cell 'INVX8_HVT' in library 'saed32hvt_ff0p95vn40c'. (DES-008)
1
set report_default_significant_digits 3
set_propagated_clock [ all_clocks ]
Warning: Converting clock object 'PCI_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_PCI_CLK' cannot be made propagated. (UITE-316)
Warning: Converting clock object 'SYS_2x_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SYS_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SDRAM_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_SDRAM_CLK' cannot be made propagated. (UITE-316)
# set flat timing derate?
set_timing_derate -early 0.95
set_timing_derate -late 1.05
set timing_remove_clock_reconvergence_pessimism true
set timing_crpr_threshold_ps 1
Warning: Setting this variable to a lower value can cause a significant performance degradation during a timing update. (PTE-067)
set_false_path -hold -from [get_clock * ]
set_false_path -hold -to [get_clock * ]
update_timing -full
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Note - message 'PTE-060' default limit (100) exceeded.  Remainder will be suppressed.
Information: Inferring 4 clock-gating checks. (PTE-017)
Information: Signal integrity analysis is enabled but the design has no signal integrity data. (XTALK-011)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Information: Expanding clock 'SYS_2x_CLK' to base period of 4.800 (old period was 2.400, added 2 edges). (PTE-016)
Information: Number of nets evaluated in the previous iteration: 51395. (XTALK-105)
#
if { ![info exists dmsa ] || ( $dmsa == 2 ) } {
    report_qor > $topdir/pt/reports/${top_design}.qor.$corner_name.rpt
    report_constraints -all_viol > $topdir/pt/reports/${top_design}.constraints.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -path full_clock_expanded -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.full_clock.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.$corner_name.rpt
    check_timing -verbose > $topdir/pt/reports/${top_design}.check_timing.$corner_name.rpt
    check_noise -verbose > $topdir/pt/reports/${top_design}.check_noise.$corner_name.rpt
    report_analysis_coverage > $topdir/pt/reports/${top_design}.coverage.$corner_name.rpt
    report_annotated_parasitics > $topdir/pt/reports/${top_design}.parasitics.$corner_name.rpt
}

report_constraint -all_violators -nosplit
1
Information: Variable 'search_path' is assigned the value ' /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
set top_design {ORCA_TOP}
ORCA_TOP
set dmsa {2}
2
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
source $topdir/$top_design.design_config.tcl
set corners $slow_corner
source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#read_verilog ../../apr/outputs/${top_design}.route2.vg
current_design ${top_design}
Information: current_design won't return any data before link (DES-071)
link
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Linking design ORCA_TOP...
Removed 198327 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 201 (68.37%) library cells are unused in library saed32hvt_ss0p75vn40c..... (LNK-045)
Information: 20 (83.33%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 210 (71.43%) library cells are unused in library saed32rvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 192 (65.31%) library cells are unused in library saed32lvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 9 (75.00%) library cells are unused in library saed32lvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ss0p95vn40c..... (LNK-045)
Information: total 1713 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 48729 leaf cells, ports, hiers and 54844 nets in the design (LNK-047)
set_app_var si_enable_analysis true
read_parasitics -keep_capacitive_coupling $topdir apr/outputs/${top_design}.route2.$fast_metal.spef.gz
Error: extra positional option 'apr/outputs/ORCA_TOP.route2.1p9m_Cmax_-40.spef.gz' (CMD-012)
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl'
	stopped at line 17 due to error. (CMD-081)
Extended error info:

    while executing
"read_parasitics -keep_capacitive_coupling $topdir apr/outputs/${top_design}.route2.$fast_metal.spef.gz"
 -- End Extended Error Info
Error: 
	Use error_info for more info. (CMD-013)

report_constraint -all_violators -nosplit
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Signal integrity analysis is enabled but the design has no signal integrity data. (XTALK-011)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Information: Number of nets evaluated in the previous iteration: 51397. (XTALK-105)
1
Information: Variable 'search_path' is assigned the value ' /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '' and the master-side value '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts' (DIST-005)
set top_design {ORCA_TOP}
ORCA_TOP
set dmsa {2}
2
source -echo /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
source $topdir/$top_design.design_config.tcl
set corners $slow_corner
source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#read_verilog ../../apr/outputs/${top_design}.route2.vg
current_design ${top_design}
Information: current_design won't return any data before link (DES-071)
link
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Linking design ORCA_TOP...
Removed 198327 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 201 (68.37%) library cells are unused in library saed32hvt_ss0p75vn40c..... (LNK-045)
Information: 20 (83.33%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 210 (71.43%) library cells are unused in library saed32rvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 192 (65.31%) library cells are unused in library saed32lvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 9 (75.00%) library cells are unused in library saed32lvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ss0p95vn40c..... (LNK-045)
Information: total 1713 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 48729 leaf cells, ports, hiers and 54844 nets in the design (LNK-047)
set_app_var si_enable_analysis true
read_parasitics -keep_capacitive_coupling $topdir apr/outputs/${top_design}.route2.$fast_metal.spef.gz
Error: extra positional option 'apr/outputs/ORCA_TOP.route2.1p9m_Cmax_-40.spef.gz' (CMD-012)
Information: script '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl'
	stopped at line 17 due to error. (CMD-081)
Extended error info:

    while executing
"read_parasitics -keep_capacitive_coupling $topdir apr/outputs/${top_design}.route2.$fast_metal.spef.gz"
 -- End Extended Error Info
Error: 
	Use error_info for more info. (CMD-013)

report_constraint -all_violators -nosplit
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Signal integrity analysis is enabled but the design has no signal integrity data. (XTALK-011)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Information: Number of nets evaluated in the previous iteration: 51397. (XTALK-105)
1
Information: Variable 'search_path' is assigned the value ' /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '' and the master-side value '/home/ramadugu/common/Documents/freshp/final_prj-team_10-master/pt/scripts' (DIST-005)
set top_design {ORCA_TOP}
ORCA_TOP
set dmsa {2}
2
source -echo /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/pt/scripts/atspeed_cap.tcl
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [lindex [ regexp -inline "(.*)pt" [pwd] ] 1 ]
source $topdir/$top_design.design_config.tcl
set corners $slow_corner
source -echo -verbose $topdir/pt/scripts/pt-get-timlibs.tcl
# Set up the search path to the librariesi
# One of the typical lines of the resultant search path is:
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# The variables are defined in design_config.tcl
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
# Smartly find all the libraries you need
# Will end up with sometihng like this: 
# saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32rvt_ss0p75v125c.db saed32rvt_ss0p95v125c.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32sram_ss0p95v125c.db dw_foundation.sldb *
# This contains all the VTs you want, all the corners you want, and designate any library subtypes like level shifters you might want
# The variables are defined in the design_config.tcl
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
set link_library ""
foreach i $search_path {
  foreach k $corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.db ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
lappend link_library *
saed32hvt_ss0p75vn40c.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ulvl_ss0p75vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p75v.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32rvt_ss0p75vn40c.db saed32rvt_dlvl_ss0p75vn40c_i0p95v.db saed32rvt_ulvl_ss0p75vn40c_i0p75v.db saed32rvt_dlvl_ss0p75vn40c_i0p75v.db saed32rvt_ss0p95vn40c.db saed32rvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_ss0p75vn40c.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ulvl_ss0p75vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p75v.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32sram_ss0p95vn40c.db *
# Add the local directory "." to the search path after we have used it in the above loop.  If you add . before hand, it will cause some problems.
lappend search_path .
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .
read_verilog $topdir/apr/outputs/${top_design}.route2.vg.gz
#read_verilog ../../apr/outputs/${top_design}.route2.vg
current_design ${top_design}
Information: current_design won't return any data before link (DES-071)
link
Loading verilog file '/home/ramadugu/common/Documents/freshp/final_prj-team_10-master/apr/outputs/ORCA_TOP.route2.vg.gz'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.db'
Linking design ORCA_TOP...
Removed 198327 unconnected cells and blackboxes.
Information: Removing 63 unneeded designs..... (LNK-034)
Information: 201 (68.37%) library cells are unused in library saed32hvt_ss0p75vn40c..... (LNK-045)
Information: 20 (83.33%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 10 (83.33%) library cells are unused in library saed32hvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32hvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32hvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32hvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 210 (71.43%) library cells are unused in library saed32rvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 8 (66.67%) library cells are unused in library saed32rvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32rvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32rvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32rvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 192 (65.31%) library cells are unused in library saed32lvt_ss0p75vn40c..... (LNK-045)
Information: 21 (87.50%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p95v..... (LNK-045)
Information: 9 (75.00%) library cells are unused in library saed32lvt_ulvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 24 (100.00%) library cells are unused in library saed32lvt_dlvl_ss0p75vn40c_i0p75v..... (LNK-045)
Information: 294 (100.00%) library cells are unused in library saed32lvt_ss0p95vn40c..... (LNK-045)
Information: 12 (100.00%) library cells are unused in library saed32lvt_ulvl_ss0p95vn40c_i0p75v..... (LNK-045)
Information: 31 (88.57%) library cells are unused in library saed32sram_ss0p95vn40c..... (LNK-045)
Information: total 1713 library cells are unused (LNK-046)
Design 'ORCA_TOP' was successfully linked.
Information: There are 48729 leaf cells, ports, hiers and 54844 nets in the design (LNK-047)
set_app_var si_enable_analysis true
read_parasitics -keep_capacitive_coupling $topdir/apr/outputs/${top_design}.route2.$fast_metal.spef.gz
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
#read_parasitics -keep_capacitive_coupling ../../apr/outputs/${top_design}.route2.$slow_metal.spef
set corner_name max_capture
set power_enable_analysis "true"
source -echo -verbose $topdir/constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "icc2_shell"  {
		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
		if { [info exists flow ] } {
		    puts " Sourcing the Physical Synthesis DCT UPF"
		    source ../../syn/outputs/ORCA_TOP.dct.upf
		} else {
		    puts " Sourcing the Logical Synthesis DC UPF"
		    source ../../syn/outputs/ORCA_TOP.dc.upf
		}

		puts " Creating ICC2 MCMM "
		foreach mode { func test scan atspeed funcu} {
		  create_mode $mode
		}
		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
		  set corner_name [lindex $corner 0 ]
		  set corner_temp [lindex $corner 1 ]
		  set corner_op_cond [ lindex $corner 2 ]
		  create_corner $corner_name
		  # Read the TLUplus file and give it a name.  
		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
		  # UPF may indicate additional information for the voltage in a multivoltage design.
		  set_operating_condition $corner_op_cond -library saed32lvt_c
		}

		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
		  current_scenario [lindex $scenario 0]
		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
		}

		set_scenario_status func_worst -active true -hold false -setup true
		set_scenario_status func_best  -active true -hold true  -setup false
		set_scenario_status test_worst -active true -hold false -setup true
		set_scenario_status test_best  -active true -hold true  -setup false

		current_scenario "func_worst"

	 }
	 "dc_shell" {
		 set upf_create_implicit_supply_sets false
		source ../../constraints/ORCA_TOP.upf
		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		source ../../constraints/ORCA_TOP_func_worst.sdc
		set_false_path -from SDRAM_CLK -to SD_DDR_CLK

		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
		if { [ info exists mw_lib ] } {
		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
		}
	 }
	 "pt_shell" {
		source $topdir/apr/outputs/ORCA_TOP.route2.upf
		if [ regexp "max" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		if [ regexp "min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		if [ regexp "max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
		 if [ regexp "cc_min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "cc_max" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		 if [ regexp "cc_min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		 if [ regexp "cc_max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
if [ regexp "max_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_cap.sdc
		}
if [ regexp "min_scan" $corner_name ] {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_atspeed_shift.sdc
		}
if [ regexp "min_capture" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_cap.sdc
		}
if [ regexp "min_shift" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_stuck_at_shift.sdc
		}
}

}
	 
	
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
Information: Resolving '.' to the current scope '<top design>'.
false
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
1
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UITE-121)
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UITE-121)
Warning: Cannot set output delay on a clock port (sd_CK) that does not fanout to any data sink. (UITE-485)
Warning: Cannot set output delay on a clock port (sd_CKn) that does not fanout to any data sink. (UITE-485)
Warning: Nothing implicitly matched 'saed32hvt_ff0p95vn40c' (SEL-003)
Error: Nothing matched for collection (SEL-005)
Error: Cannot find library cell 'INVX2_HVT' in library 'saed32hvt_ff0p95vn40c'. (DES-008)
Warning: Nothing implicitly matched 'saed32hvt_ff0p95vn40c' (SEL-003)
Error: Nothing matched for collection (SEL-005)
Error: Cannot find library cell 'INVX8_HVT' in library 'saed32hvt_ff0p95vn40c'. (DES-008)
1
set report_default_significant_digits 3
set_propagated_clock [ all_clocks ]
Warning: Converting clock object 'PCI_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_PCI_CLK' cannot be made propagated. (UITE-316)
Warning: Converting clock object 'SYS_2x_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SYS_CLK' from ideal to propagated. (UITE-315)
Warning: Converting clock object 'SDRAM_CLK' from ideal to propagated. (UITE-315)
Warning: Virtual clock 'v_SDRAM_CLK' cannot be made propagated. (UITE-316)
# set flat timing derate?
set_timing_derate -early 0.95
set_timing_derate -late 1.05
set timing_remove_clock_reconvergence_pessimism true
set timing_crpr_threshold_ps 1
Warning: Setting this variable to a lower value can cause a significant performance degradation during a timing update. (PTE-067)
set_false_path -hold -from [get_clock * ]
set_false_path -hold -to [get_clock * ]
update_timing -full
Information: Setting rc_cache_min_max_rise_fall_ceff to TRUE. (XTALK-015)
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13008/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13009/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13010/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13011/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13012/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13013/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13014/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13015/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13016/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13017/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13018/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13019/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13020/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13021/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13022/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13023/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13024/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13025/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13026/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13027/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13028/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13029/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13030/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13031/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13032/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13033/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13034/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13035/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13036/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13037/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13038/Y'. (PTE-070)
Information: A non-unate path in clock network detected. Propagating both inverting and noninverting senses of clock 'SDRAM_CLK' from pin 'I_SDRAM_TOP/I_SDRAM_IF/U13039/Y'. (PTE-070)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13008/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13008. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13009/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13009. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13010/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13010. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13011/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13011. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13012/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13012. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13013/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13013. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13014/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13014. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13015/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13015. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13016/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13016. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13017/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13017. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13018/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13018. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13019/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13019. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13020/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13020. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13021/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13021. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13022/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13022. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13023/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13023. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13024/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13024. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13025/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13025. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13026/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13026. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13027/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13027. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13028/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13028. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13029/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13029. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13030/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13030. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13031/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13031. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A1 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Warning: No clock-gating check is inferred for clock SDRAM_CLK at pins I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 and I_SDRAM_TOP/I_SDRAM_IF/U13032/A3 of cell I_SDRAM_TOP/I_SDRAM_IF/U13032. (PTE-060)
Note - message 'PTE-060' default limit (100) exceeded.  Remainder will be suppressed.
Information: Inferring 4 clock-gating checks. (PTE-017)
Information: Signal integrity analysis is enabled but the design has no signal integrity data. (XTALK-011)
Information: Starting crosstalk aware timing iteration 1. (XTALK-001)
Information: Expanding clock 'SYS_2x_CLK' to base period of 4.800 (old period was 2.400, added 2 edges). (PTE-016)
Information: Number of nets evaluated in the previous iteration: 51395. (XTALK-105)
#
if { ![info exists dmsa ] || ( $dmsa == 2 ) } {
    report_qor > $topdir/pt/reports/${top_design}.qor.$corner_name.rpt
    report_constraints -all_viol > $topdir/pt/reports/${top_design}.constraints.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -path full_clock_expanded -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.full_clock.$corner_name.rpt
    report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > $topdir/pt/reports/${top_design}.timing.$corner_name.rpt
    check_timing -verbose > $topdir/pt/reports/${top_design}.check_timing.$corner_name.rpt
    check_noise -verbose > $topdir/pt/reports/${top_design}.check_noise.$corner_name.rpt
    report_analysis_coverage > $topdir/pt/reports/${top_design}.coverage.$corner_name.rpt
    report_annotated_parasitics > $topdir/pt/reports/${top_design}.parasitics.$corner_name.rpt
}

report_constraint -all_violators -nosplit
1
Information: Variable 'search_path' is assigned the value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm . /home/ramadugu/common/Documents/freshp/final_prj-team_10-master/pt/scripts' following merging of the worker-side value '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm .' and the master-side value '/home/ramadugu/common/Documents/freshp/final_prj-team_10-master/pt/scripts' (DIST-005)
report_timing
1
report_timing -delay_type min
1
