{
    "name": null, 
    "system": {
        "membus": {
            "slave": {
                "peer": [
                    "system.system_port", 
                    "system.l2.mem_side"
                ], 
                "role": "SLAVE"
            }, 
            "name": "membus", 
            "header_cycles": 1, 
            "width": 8, 
            "use_default_range": false, 
            "master": {
                "peer": [
                    "system.mem_ctrls.port"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "CoherentBus", 
            "path": "system.membus", 
            "type": "CoherentBus"
        }, 
        "voltage_domain": {
            "path": "system.voltage_domain", 
            "type": "VoltageDomain", 
            "name": "voltage_domain", 
            "cxx_class": "VoltageDomain"
        }, 
        "cxx_class": "System", 
        "work_end_ckpt_count": 0, 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "path": "system.clk_domain", 
            "clock": 3.333333333333333e-10, 
            "type": "SrcClockDomain", 
            "name": "clk_domain", 
            "cxx_class": "SrcClockDomain"
        }, 
        "tol2bus": {
            "slave": {
                "peer": [
                    "system.cpu.icache.mem_side", 
                    "system.cpu.dcache.mem_side"
                ], 
                "role": "SLAVE"
            }, 
            "name": "tol2bus", 
            "header_cycles": 1, 
            "width": 32, 
            "use_default_range": false, 
            "master": {
                "peer": [
                    "system.l2.cpu_side"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "CoherentBus", 
            "path": "system.tol2bus", 
            "type": "CoherentBus"
        }, 
        "work_end_exit_count": 0, 
        "type": "System", 
        "cache_line_size": 64, 
        "work_cpus_ckpt_count": 0, 
        "work_begin_exit_count": 0, 
        "path": "system", 
        "cpu_clk_domain": {
            "path": "system.cpu_clk_domain", 
            "clock": 3.333333333333333e-10, 
            "type": "SrcClockDomain", 
            "name": "cpu_clk_domain", 
            "cxx_class": "SrcClockDomain"
        }, 
        "switch_cpus": [
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "path": "system.switch_cpus.itb", 
                    "size": 48, 
                    "type": "AlphaTLB", 
                    "name": "itb", 
                    "cxx_class": "AlphaISA::TLB"
                }, 
                "wbWidth": 8, 
                "squashWidth": 8, 
                "forwardComSize": 5, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "fetchWidth": 8, 
                "cxx_class": "DerivO3CPU", 
                "backComSize": 5, 
                "max_loads_all_threads": 0, 
                "numROBEntries": 192, 
                "commitToIEWDelay": 1, 
                "commitToDecodeDelay": 1, 
                "decodeToRenameDelay": 1, 
                "fetchToDecodeDelay": 1, 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "renameToDecodeDelay": 1, 
                "wbDepth": 1, 
                "fuPool": {
                    "path": "system.switch_cpus.fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "opClass": "IntAlu", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "opClass": "IntMult", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 19, 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "opClass": "IntDiv", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "opClass": "FloatAdd", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "opClass": "FloatCmp", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "opClass": "FloatCvt", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "opClass": "FloatMult", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 12, 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "opClass": "FloatDiv", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 24, 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "opClass": "FloatSqrt", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "opClass": "MemRead", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "opClass": "SimdAdd", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "opClass": "SimdAddAcc", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "opClass": "SimdAlu", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "opClass": "SimdCmp", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "opClass": "SimdCvt", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "opClass": "SimdMisc", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "opClass": "SimdMult", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "opClass": "SimdMultAcc", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "opClass": "SimdShift", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "opClass": "SimdShiftAcc", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "opClass": "SimdSqrt", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "opClass": "SimdFloatAdd", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "opClass": "SimdFloatAlu", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "opClass": "SimdFloatCmp", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "opClass": "SimdFloatCvt", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "opClass": "SimdFloatDiv", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "opClass": "SimdFloatMisc", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "opClass": "SimdFloatMult", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "opClass": "SimdFloatMultAcc", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "opClass": "SimdFloatSqrt", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "opClass": "MemWrite", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "opClass": "MemRead", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "issueLat": 1, 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "opClass": "MemWrite", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "issueLat": 3, 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "opClass": "IprAccess", 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "type": "FUPool", 
                    "name": "fuPool", 
                    "cxx_class": "FUPool"
                }, 
                "cachePorts": 200, 
                "function_trace_start": 0, 
                "cpu_id": 0, 
                "store_set_clear_period": 250000, 
                "numPhysFloatRegs": 256, 
                "numPhysIntRegs": 256, 
                "smtNumFetchingThreads": 1, 
                "numThreads": 1, 
                "do_quiesce": true, 
                "type": "DerivO3CPU", 
                "isa": [
                    {
                        "path": "system.switch_cpus.isa", 
                        "type": "AlphaISA", 
                        "name": "isa", 
                        "cxx_class": "AlphaISA::ISA"
                    }
                ], 
                "smtROBThreshold": 100, 
                "profile": 0.0, 
                "renameToROBDelay": 1, 
                "commitToFetchDelay": 1, 
                "fetchTrapLatency": 1, 
                "progress_interval": 0.0, 
                "commitWidth": 8, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "BPredUnit", 
                    "path": "system.switch_cpus.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "BranchPredictor", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "switched_out": true, 
                "renameToFetchDelay": 1, 
                "LSQDepCheckShift": 4, 
                "decodeWidth": 8, 
                "trapLatency": 13, 
                "needsTSO": false, 
                "renameWidth": 8, 
                "path": "system.switch_cpus", 
                "max_insts_all_threads": 0, 
                "max_loads_any_thread": 0, 
                "numRobs": 1, 
                "iewToDecodeDelay": 1, 
                "max_insts_any_thread": 2000000000, 
                "issueToExecuteDelay": 1, 
                "name": "switch_cpus", 
                "dtb": {
                    "path": "system.switch_cpus.dtb", 
                    "size": 64, 
                    "type": "AlphaTLB", 
                    "name": "dtb", 
                    "cxx_class": "AlphaISA::TLB"
                }, 
                "SSITSize": 1024, 
                "LQEntries": 32, 
                "numIQEntries": 64, 
                "activity": 0, 
                "LFSTSize": 1024, 
                "iewToCommitDelay": 1, 
                "renameToIEWDelay": 2, 
                "iewToFetchDelay": 1, 
                "tracer": {
                    "path": "system.switch_cpus.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "smtIQThreshold": 100
            }
        ], 
        "mem_mode": "atomic", 
        "name": "system", 
        "init_param": 0, 
        "system_port": {
            "peer": "system.membus.slave[0]", 
            "role": "MASTER"
        }, 
        "load_addr_mask": 1099511627775, 
        "work_item_id": -1, 
        "l2": {
            "DPCSSuperSampleInterval": 20, 
            "missPenalty": 200, 
            "vdd_switch_overhead": 40, 
            "cxx_class": "BaseCache", 
            "missThresholdHigh": 0.1, 
            "write_buffers": 8, 
            "response_latency": 20, 
            "is_top_level": false, 
            "size": 8388608, 
            "cpu_side": {
                "peer": "system.tol2bus.master[0]", 
                "role": "SLAVE"
            }, 
            "missThresholdLow": 0.05, 
            "tags": {
                "vdd3": 1000, 
                "vdd2": 670, 
                "name": "tags", 
                "hit_latency": 8, 
                "vdd1": 530, 
                "monte_carlo": 0, 
                "assoc": 16, 
                "mode": 1, 
                "cxx_class": "DPCSLRU", 
                "path": "system.l2.tags", 
                "block_size": 64, 
                "type": "DPCSLRU", 
                "size": 8388608
            }, 
            "max_miss_count": 0, 
            "mem_side": {
                "peer": "system.membus.slave[1]", 
                "role": "MASTER"
            }, 
            "type": "BaseCache", 
            "forward_snoops": true, 
            "hit_latency": 8, 
            "DPCSSampleInterval": 10000, 
            "tgts_per_mshr": 12, 
            "monte_carlo": 0, 
            "assoc": 16, 
            "vdd3": 1000, 
            "prefetch_on_access": false, 
            "vdd1": 530, 
            "path": "system.l2", 
            "name": "l2", 
            "mshrs": 20, 
            "mode": 1, 
            "vdd2": 670, 
            "two_queue": false
        }, 
        "cpu_voltage_domain": {
            "path": "system.cpu_voltage_domain", 
            "type": "VoltageDomain", 
            "name": "cpu_voltage_domain", 
            "cxx_class": "VoltageDomain"
        }, 
        "mem_ctrls": [
            {
                "tRFC": 3.0000000000000004e-07, 
                "activation_limit": 4, 
                "tWTR": 7.500000000000001e-09, 
                "channels": 1, 
                "device_bus_width": 8, 
                "cxx_class": "SimpleDRAM", 
                "null": false, 
                "port": {
                    "peer": "system.membus.master[0]", 
                    "role": "SLAVE"
                }, 
                "in_addr_map": true, 
                "burst_length": 8, 
                "write_thresh_perc": 70, 
                "banks_per_rank": 8, 
                "static_backend_latency": 1e-08, 
                "tXAW": 4e-08, 
                "addr_mapping": "RaBaChCo", 
                "tRCD": 1.375e-08, 
                "type": "SimpleDRAM", 
                "write_buffer_size": 32, 
                "ranks_per_channel": 2, 
                "page_policy": "open", 
                "tCL": 1.375e-08, 
                "read_buffer_size": 32, 
                "conf_table_reported": true, 
                "tBURST": 5e-09, 
                "static_frontend_latency": 1e-08, 
                "device_rowbuffer_size": 1024, 
                "devices_per_rank": 8, 
                "name": "mem_ctrls", 
                "tREFI": 7.8e-06, 
                "mem_sched_policy": "frfcfs", 
                "tRP": 1.375e-08, 
                "path": "system.mem_ctrls"
            }
        ], 
        "num_work_ids": 16, 
        "cpu": [
            {
                "simpoint_interval": 100000000, 
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "path": "system.cpu.itb", 
                    "size": 48, 
                    "type": "AlphaTLB", 
                    "name": "itb", 
                    "cxx_class": "AlphaISA::TLB"
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "simpoint_profile": false, 
                "simulate_data_stalls": false, 
                "function_trace_start": 0, 
                "cpu_id": 0, 
                "width": 1, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0.0, 
                "icache_port": {
                    "peer": "system.cpu.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "icache": {
                    "DPCSSuperSampleInterval": 0, 
                    "missPenalty": 8, 
                    "vdd_switch_overhead": 0, 
                    "cxx_class": "BaseCache", 
                    "missThresholdHigh": 0.0, 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "is_top_level": true, 
                    "size": 262144, 
                    "cpu_side": {
                        "peer": "system.cpu.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "missThresholdLow": 0.0, 
                    "tags": {
                        "vdd3": 1000, 
                        "vdd2": 670, 
                        "name": "tags", 
                        "hit_latency": 3, 
                        "vdd1": 540, 
                        "monte_carlo": 0, 
                        "assoc": 8, 
                        "mode": 0, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 262144
                    }, 
                    "max_miss_count": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "type": "BaseCache", 
                    "forward_snoops": true, 
                    "hit_latency": 3, 
                    "DPCSSampleInterval": 0, 
                    "tgts_per_mshr": 20, 
                    "monte_carlo": 0, 
                    "assoc": 8, 
                    "vdd3": 1000, 
                    "prefetch_on_access": false, 
                    "vdd1": 540, 
                    "path": "system.cpu.icache", 
                    "name": "icache", 
                    "mshrs": 4, 
                    "mode": 0, 
                    "vdd2": 670, 
                    "two_queue": false
                }, 
                "interrupts": {
                    "path": "system.cpu.interrupts", 
                    "type": "AlphaInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "AlphaISA::Interrupts"
                }, 
                "max_insts_all_threads": 0, 
                "path": "system.cpu", 
                "isa": [
                    {
                        "path": "system.cpu.isa", 
                        "type": "AlphaISA", 
                        "name": "isa", 
                        "cxx_class": "AlphaISA::ISA"
                    }
                ], 
                "switched_out": false, 
                "workload": [
                    {
                        "gid": 100, 
                        "ppid": 99, 
                        "name": "workload", 
                        "pid": 100, 
                        "simpoint": 0, 
                        "egid": 100, 
                        "euid": 100, 
                        "cxx_class": "LiveProcess", 
                        "path": "system.cpu.workload", 
                        "max_stack_size": 67108864, 
                        "type": "LiveProcess", 
                        "uid": 100
                    }
                ], 
                "name": "cpu", 
                "dtb": {
                    "path": "system.cpu.dtb", 
                    "size": 64, 
                    "type": "AlphaTLB", 
                    "name": "dtb", 
                    "cxx_class": "AlphaISA::TLB"
                }, 
                "max_insts_any_thread": 1000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0.0, 
                "dcache_port": {
                    "peer": "system.cpu.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache": {
                    "DPCSSuperSampleInterval": 20, 
                    "missPenalty": 8, 
                    "vdd_switch_overhead": 40, 
                    "cxx_class": "BaseCache", 
                    "missThresholdHigh": 0.1, 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "is_top_level": true, 
                    "size": 262144, 
                    "cpu_side": {
                        "peer": "system.cpu.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "missThresholdLow": 0.05, 
                    "tags": {
                        "vdd3": 1000, 
                        "vdd2": 670, 
                        "name": "tags", 
                        "hit_latency": 3, 
                        "vdd1": 540, 
                        "monte_carlo": 0, 
                        "assoc": 8, 
                        "mode": 1, 
                        "cxx_class": "DPCSLRU", 
                        "path": "system.cpu.dcache.tags", 
                        "block_size": 64, 
                        "type": "DPCSLRU", 
                        "size": 262144
                    }, 
                    "max_miss_count": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "type": "BaseCache", 
                    "forward_snoops": true, 
                    "hit_latency": 3, 
                    "DPCSSampleInterval": 100000, 
                    "tgts_per_mshr": 20, 
                    "monte_carlo": 0, 
                    "assoc": 8, 
                    "vdd3": 1000, 
                    "prefetch_on_access": false, 
                    "vdd1": 540, 
                    "path": "system.cpu.dcache", 
                    "name": "dcache", 
                    "mshrs": 4, 
                    "mode": 1, 
                    "vdd2": 670, 
                    "two_queue": false
                }, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "path": "system.cpu.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }
        ], 
        "work_begin_cpu_id_exit": -1
    }, 
    "time_sync_period": 0.1, 
    "time_sync_spin_threshold": 9.999999999999999e-05, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": false
}