
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 33.96

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
osc period_min = 66.04 fmax = 15.14

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock osc
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ext_trim[25] (input port clocked by osc)
Endpoint: clockp[0] (output port clocked by osc)
Path Group: osc
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock osc (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         20.00   20.00 ^ input external delay
     1    0.01    0.00    0.00   20.00 ^ ext_trim[25] (in)
                                         ext_trim[25] (net)
                  0.00    0.00   20.00 ^ input25/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     1    0.02    0.20    1.94   21.94 ^ input25/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         net25 (net)
                  0.10    0.00   21.94 ^ ringosc/ext_trim[25] (ring_osc2x13)
     3    0.07    0.53    5.97   27.91 ^ ringosc/clockp[0] (ring_osc2x13)
                                         net35 (net)
                  1.06    0.00   27.91 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     1    0.00    0.09    1.89   29.80 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         clockp[0] (net)
                  0.09    0.00   29.80 ^ clockp[0] (out)
                                 29.80   data arrival time

                          0.00    0.00   clock osc (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.00    0.00   clock reconvergence pessimism
                        -20.00  -20.00   output external delay
                                -20.00   data required time
-----------------------------------------------------------------------------
                                -20.00   data required time
                                -29.80   data arrival time
-----------------------------------------------------------------------------
                                 49.80   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dco (input port clocked by osc)
Endpoint: clockp[1] (output port clocked by osc)
Path Group: osc
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock osc (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         20.00   20.00 v input external delay
     1    0.01    0.00    0.00   20.00 v dco (in)
                                         dco (net)
                  0.00    0.00   20.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     2    0.11    0.59    2.43   22.43 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         net1 (net)
                  0.30    0.01   22.44 v ringosc/dco (ring_osc2x13)
     1    0.07    0.44   21.09   43.53 v ringosc/clockp[1] (ring_osc2x13)
                                         net36 (net)
                  0.89    0.00   43.53 v output36/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     1    0.04    0.35    2.50   46.03 v output36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         clockp[1] (net)
                  0.35    0.00   46.04 v clockp[1] (out)
                                 46.04   data arrival time

                        100.00  100.00   clock osc (rise edge)
                          0.00  100.00   clock network delay (propagated)
                          0.00  100.00   clock reconvergence pessimism
                        -20.00   80.00   output external delay
                                 80.00   data required time
-----------------------------------------------------------------------------
                                 80.00   data required time
                                -46.04   data arrival time
-----------------------------------------------------------------------------
                                 33.96   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dco (input port clocked by osc)
Endpoint: clockp[1] (output port clocked by osc)
Path Group: osc
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock osc (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         20.00   20.00 v input external delay
     1    0.01    0.00    0.00   20.00 v dco (in)
                                         dco (net)
                  0.00    0.00   20.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     2    0.11    0.59    2.43   22.43 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         net1 (net)
                  0.30    0.01   22.44 v ringosc/dco (ring_osc2x13)
     1    0.07    0.44   21.09   43.53 v ringosc/clockp[1] (ring_osc2x13)
                                         net36 (net)
                  0.89    0.00   43.53 v output36/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     1    0.04    0.35    2.50   46.03 v output36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         clockp[1] (net)
                  0.35    0.00   46.04 v clockp[1] (out)
                                 46.04   data arrival time

                        100.00  100.00   clock osc (rise edge)
                          0.00  100.00   clock network delay (propagated)
                          0.00  100.00   clock reconvergence pessimism
                        -20.00   80.00   output external delay
                                 80.00   data required time
-----------------------------------------------------------------------------
                                 80.00   data required time
                                -46.04   data arrival time
-----------------------------------------------------------------------------
                                 33.96   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
4.063870906829834

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
5.199999809265137

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7815

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.5524662137031555

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.7106999754905701

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7774

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
46.0362

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
33.9638

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
73.776289

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.44e-05   8.95e-06   5.25e-09   2.33e-05  99.7%
Clock                  2.89e-11   0.00e+00   6.75e-08   6.76e-08   0.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.44e-05   8.95e-06   7.28e-08   2.34e-05 100.0%
                          61.4%      38.3%       0.3%
