# Traffic_Controller
This project implements a traffic light controller in Verilog HDL to manage traffic flow at a highwayâ€“side road intersection. The system ensures safe and efficient traffic movement by sequencing traffic lights based on a clock signal and reset conditions.
