Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Reading design: Conexion_Procesador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Conexion_Procesador.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Conexion_Procesador"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Conexion_Procesador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Proyecto2/Sumador.vhd" in Library work.
Architecture behavioral of Entity sumador is up to date.
Compiling vhdl file "E:/Proyecto2/nPc.vhd" in Library work.
Architecture behavioral of Entity npc is up to date.
Compiling vhdl file "E:/Proyecto2/pC.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "E:/Proyecto2/InstruccionesMemoria.vhd" in Library work.
Architecture behavioral of Entity instruccionesmemoria is up to date.
Compiling vhdl file "E:/Proyecto2/UnidadControl.vhd" in Library work.
Architecture behavioral of Entity unidadcontrol is up to date.
Compiling vhdl file "E:/Proyecto2/Register_File.vhd" in Library work.
Architecture behavioral of Entity register_file is up to date.
Compiling vhdl file "E:/Proyecto2/muxx.vhd" in Library work.
Architecture behavioral of Entity muxx is up to date.
Compiling vhdl file "E:/Proyecto2/SEU.vhd" in Library work.
Architecture behavioral of Entity seu is up to date.
Compiling vhdl file "E:/Proyecto2/Alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "E:/Proyecto2/Conexion_Procesador.vhd" in Library work.
Architecture arq_conexion_procesador of Entity conexion_procesador is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Conexion_Procesador> in library <work> (architecture <arq_conexion_procesador>).

Analyzing hierarchy for entity <Sumador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <nPc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <InstruccionesMemoria> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UnidadControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Register_File> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <muxx> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SEU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Alu> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Conexion_Procesador> in library <work> (Architecture <arq_conexion_procesador>).
Entity <Conexion_Procesador> analyzed. Unit <Conexion_Procesador> generated.

Analyzing Entity <Sumador> in library <work> (Architecture <behavioral>).
Entity <Sumador> analyzed. Unit <Sumador> generated.

Analyzing Entity <nPc> in library <work> (Architecture <behavioral>).
Entity <nPc> analyzed. Unit <nPc> generated.

Analyzing Entity <pC> in library <work> (Architecture <behavioral>).
Entity <pC> analyzed. Unit <pC> generated.

Analyzing Entity <InstruccionesMemoria> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "E:/Proyecto2/InstruccionesMemoria.vhd" line 68: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <instructions> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <InstruccionesMemoria> analyzed. Unit <InstruccionesMemoria> generated.

Analyzing Entity <UnidadControl> in library <work> (Architecture <behavioral>).
Entity <UnidadControl> analyzed. Unit <UnidadControl> generated.

Analyzing Entity <Register_File> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "E:/Proyecto2/Register_File.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <registro>
Entity <Register_File> analyzed. Unit <Register_File> generated.

Analyzing Entity <muxx> in library <work> (Architecture <behavioral>).
Entity <muxx> analyzed. Unit <muxx> generated.

Analyzing Entity <SEU> in library <work> (Architecture <behavioral>).
Entity <SEU> analyzed. Unit <SEU> generated.

Analyzing Entity <Alu> in library <work> (Architecture <behavioral>).
Entity <Alu> analyzed. Unit <Alu> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <registro<0>> in unit <Register_File> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Sumador>.
    Related source file is "E:/Proyecto2/Sumador.vhd".
    Found 32-bit adder for signal <salida_sumador>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Sumador> synthesized.


Synthesizing Unit <nPc>.
    Related source file is "E:/Proyecto2/nPc.vhd".
    Found 32-bit register for signal <salida_nPc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <nPc> synthesized.


Synthesizing Unit <pC>.
    Related source file is "E:/Proyecto2/pC.vhd".
    Found 32-bit register for signal <salida_PC>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pC> synthesized.


Synthesizing Unit <InstruccionesMemoria>.
    Related source file is "E:/Proyecto2/InstruccionesMemoria.vhd".
WARNING:Xst:647 - Input <direccion<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <$varindex0000> created at line 68.
    Summary:
	inferred   1 ROM(s).
Unit <InstruccionesMemoria> synthesized.


Synthesizing Unit <UnidadControl>.
    Related source file is "E:/Proyecto2/UnidadControl.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <salida_UC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <UnidadControl> synthesized.


Synthesizing Unit <Register_File>.
    Related source file is "E:/Proyecto2/Register_File.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <registro_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registro_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 57.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 58.
    Summary:
	inferred  64 Multiplexer(s).
Unit <Register_File> synthesized.


Synthesizing Unit <muxx>.
    Related source file is "E:/Proyecto2/muxx.vhd".
Unit <muxx> synthesized.


Synthesizing Unit <SEU>.
    Related source file is "E:/Proyecto2/SEU.vhd".
Unit <SEU> synthesized.


Synthesizing Unit <Alu>.
    Related source file is "E:/Proyecto2/Alu.vhd".
    Found 32-bit addsub for signal <dwr_aLu$addsub0000>.
    Found 32-bit xor2 for signal <dwr_aLu$xor0000> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Alu> synthesized.


Synthesizing Unit <Conexion_Procesador>.
    Related source file is "E:/Proyecto2/Conexion_Procesador.vhd".
Unit <Conexion_Procesador> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 2
 32-bit register                                       : 2
# Latches                                              : 32
 32-bit latch                                          : 31
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <salida_PC_5> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_6> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_7> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_8> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_9> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_10> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_11> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_12> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_13> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_14> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_15> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_16> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_17> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_18> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_19> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_20> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_21> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_22> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_23> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_24> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_25> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_26> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_27> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_28> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_29> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_30> of sequential type is unconnected in block <Inst_pC>.
WARNING:Xst:2677 - Node <salida_PC_31> of sequential type is unconnected in block <Inst_pC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Latches                                              : 32
 32-bit latch                                          : 31
 6-bit latch                                           : 1
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <salida_UC_4> in Unit <UnidadControl> is equivalent to the following FF/Latch, which will be removed : <salida_UC_5> 

Optimizing unit <Conexion_Procesador> ...

Optimizing unit <nPc> ...

Optimizing unit <pC> ...

Optimizing unit <Alu> ...

Optimizing unit <UnidadControl> ...

Optimizing unit <Register_File> ...
WARNING:Xst:1710 - FF/Latch <Inst_UnidadControl/salida_UC_4> (without init value) has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_UnidadControl/salida_UC_3> (without init value) has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_UnidadControl/salida_UC_1> (without init value) has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Inst_UnidadControl/salida_UC_0> (without init value) has a constant value of 1 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_27_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_28_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_31_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_26_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_9_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_10_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_29_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_8_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_13_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_14_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_11_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_12_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_30_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_25_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_15_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_0> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_1> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_2> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_3> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_4> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_5> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_6> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_7> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_8> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_9> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_10> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_11> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_12> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_13> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_14> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_15> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_16> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_17> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_18> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_19> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_20> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_21> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_22> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_23> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_24> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_25> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_26> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_27> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_28> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_29> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_30> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_Register_File/registro_24_31> has a constant value of 0 in block <Conexion_Procesador>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_31> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_30> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_29> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_28> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_27> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_26> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_25> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_24> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_23> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_22> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_21> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_20> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_19> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_18> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_17> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_16> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_15> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_14> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_13> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_12> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_11> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_10> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_9> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_8> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_7> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_6> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_nPc/salida_nPc_5> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_31> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_30> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_29> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_28> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_27> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_26> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_25> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_24> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_23> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_22> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_21> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_20> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_19> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_18> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_17> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_16> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_15> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_14> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_13> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_12> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_11> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_10> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_9> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_8> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_7> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_6> of sequential type is unconnected in block <Conexion_Procesador>.
WARNING:Xst:2677 - Node <Inst_pC/salida_PC_5> of sequential type is unconnected in block <Conexion_Procesador>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Conexion_Procesador, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Conexion_Procesador.ngr
Top Level Output File Name         : Conexion_Procesador
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 446
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 39
#      LUT2                        : 4
#      LUT2_L                      : 1
#      LUT3                        : 96
#      LUT4                        : 89
#      LUT4_D                      : 16
#      MUXCY                       : 35
#      MUXF5                       : 83
#      MUXF6                       : 33
#      MUXF7                       : 5
#      MUXF8                       : 5
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 139
#      FDR                         : 10
#      LD                          : 1
#      LDC                         : 128
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      194  out of   4656     4%  
 Number of Slice Flip Flops:            139  out of   9312     1%  
 Number of 4 input LUTs:                246  out of   9312     2%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  
 Number of GCLKs:                         5  out of     24    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------+-------------------------------------------+-------+
Clock Signal                                                                            | Clock buffer(FF name)                     | Load  |
----------------------------------------------------------------------------------------+-------------------------------------------+-------+
clk                                                                                     | BUFGP                                     | 10    |
Inst_UnidadControl/salida_UC_cmp_eq0000(imToURs<29>1:O)                                 | NONE(*)(Inst_UnidadControl/salida_UC_2)   | 1     |
Inst_Register_File/registro_16_cmp_eq00001(Inst_Register_File/registro_16_cmp_eq00001:O)| BUFG(*)(Inst_Register_File/registro_16_31)| 32    |
Inst_Register_File/registro_22_cmp_eq00001(Inst_Register_File/registro_22_cmp_eq00001:O)| BUFG(*)(Inst_Register_File/registro_22_31)| 32    |
Inst_Register_File/registro_17_cmp_eq00001(Inst_Register_File/registro_17_cmp_eq00001:O)| BUFG(*)(Inst_Register_File/registro_17_31)| 32    |
Inst_Register_File/registro_23_cmp_eq00001(Inst_Register_File/registro_23_cmp_eq00001:O)| BUFG(*)(Inst_Register_File/registro_23_31)| 32    |
----------------------------------------------------------------------------------------+-------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 128   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.551ns (Maximum Frequency: 94.778MHz)
   Minimum input arrival time before clock: 16.980ns
   Maximum output required time after clock: 19.997ns
   Maximum combinational path delay: 20.577ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.611ns (frequency: 276.932MHz)
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Delay:               3.611ns (Levels of Logic = 5)
  Source:            Inst_nPc/salida_nPc_1 (FF)
  Destination:       Inst_nPc/salida_nPc_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_nPc/salida_nPc_1 to Inst_nPc/salida_nPc_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  Inst_nPc/salida_nPc_1 (Inst_nPc/salida_nPc_1)
     LUT1:I0->O            1   0.704   0.000  Inst_Sumador/Madd_salida_sumador_cy<1>_rt (Inst_Sumador/Madd_salida_sumador_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_Sumador/Madd_salida_sumador_cy<1> (Inst_Sumador/Madd_salida_sumador_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Sumador/Madd_salida_sumador_cy<2> (Inst_Sumador/Madd_salida_sumador_cy<2>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Sumador/Madd_salida_sumador_cy<3> (Inst_Sumador/Madd_salida_sumador_cy<3>)
     XORCY:CI->O           1   0.804   0.000  Inst_Sumador/Madd_salida_sumador_xor<4> (SumadorToNpc<4>)
     FDR:D                     0.308          Inst_nPc/salida_nPc_4
    ----------------------------------------
    Total                      3.611ns (2.989ns logic, 0.622ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Register_File/registro_16_cmp_eq00001'
  Clock period: 10.534ns (frequency: 94.931MHz)
  Total number of paths / destination ports: 1616 / 32
-------------------------------------------------------------------------
Delay:               10.534ns (Levels of Logic = 40)
  Source:            Inst_Register_File/registro_16_0 (LATCH)
  Destination:       Inst_Register_File/registro_16_31 (LATCH)
  Source Clock:      Inst_Register_File/registro_16_cmp_eq00001 falling
  Destination Clock: Inst_Register_File/registro_16_cmp_eq00001 falling

  Data Path: Inst_Register_File/registro_16_0 to Inst_Register_File/registro_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.482  Inst_Register_File/registro_16_0 (Inst_Register_File/registro_16_0)
     LUT3:I2->O            1   0.704   0.000  Inst_Register_File/Mmux__varindex0001_9 (Inst_Register_File/Mmux__varindex0001_9)
     MUXF5:I0->O           1   0.321   0.000  Inst_Register_File/Mmux__varindex0001_7_f5 (Inst_Register_File/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_5_f6 (Inst_Register_File/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_3_f7 (Inst_Register_File/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_Register_File/Mmux__varindex0001_2_f8 (Inst_Register_File/_varindex0001<0>)
     LUT4:I3->O            2   0.704   0.482  Inst_muxx/salida_mux<0>2 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_aLu_addsub0000_xor<31> (Inst_Alu/dwr_aLu_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  Inst_Alu/dwr_aLu<31>11 (Resultado_Procesador2_31_OBUF)
     LDC:D                     0.308          Inst_Register_File/registro_16_31
    ----------------------------------------
    Total                     10.534ns (8.722ns logic, 1.812ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Register_File/registro_22_cmp_eq00001'
  Clock period: 10.551ns (frequency: 94.778MHz)
  Total number of paths / destination ports: 1058 / 32
-------------------------------------------------------------------------
Delay:               10.551ns (Levels of Logic = 40)
  Source:            Inst_Register_File/registro_22_0 (LATCH)
  Destination:       Inst_Register_File/registro_22_31 (LATCH)
  Source Clock:      Inst_Register_File/registro_22_cmp_eq00001 falling
  Destination Clock: Inst_Register_File/registro_22_cmp_eq00001 falling

  Data Path: Inst_Register_File/registro_22_0 to Inst_Register_File/registro_22_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.499  Inst_Register_File/registro_22_0 (Inst_Register_File/registro_22_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Register_File/Mmux__varindex0001_72 (Inst_Register_File/Mmux__varindex0001_72)
     MUXF5:I1->O           1   0.321   0.000  Inst_Register_File/Mmux__varindex0001_6_f5_0 (Inst_Register_File/Mmux__varindex0001_6_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_5_f6 (Inst_Register_File/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_3_f7 (Inst_Register_File/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_Register_File/Mmux__varindex0001_2_f8 (Inst_Register_File/_varindex0001<0>)
     LUT4:I3->O            2   0.704   0.482  Inst_muxx/salida_mux<0>2 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_aLu_addsub0000_xor<31> (Inst_Alu/dwr_aLu_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  Inst_Alu/dwr_aLu<31>11 (Resultado_Procesador2_31_OBUF)
     LDC:D                     0.308          Inst_Register_File/registro_22_31
    ----------------------------------------
    Total                     10.551ns (8.722ns logic, 1.829ns route)
                                       (82.7% logic, 17.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Register_File/registro_17_cmp_eq00001'
  Clock period: 10.551ns (frequency: 94.778MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               10.551ns (Levels of Logic = 40)
  Source:            Inst_Register_File/registro_17_0 (LATCH)
  Destination:       Inst_Register_File/registro_17_31 (LATCH)
  Source Clock:      Inst_Register_File/registro_17_cmp_eq00001 falling
  Destination Clock: Inst_Register_File/registro_17_cmp_eq00001 falling

  Data Path: Inst_Register_File/registro_17_0 to Inst_Register_File/registro_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.499  Inst_Register_File/registro_17_0 (Inst_Register_File/registro_17_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Register_File/Mmux__varindex0001_9 (Inst_Register_File/Mmux__varindex0001_9)
     MUXF5:I0->O           1   0.321   0.000  Inst_Register_File/Mmux__varindex0001_7_f5 (Inst_Register_File/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_5_f6 (Inst_Register_File/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_3_f7 (Inst_Register_File/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_Register_File/Mmux__varindex0001_2_f8 (Inst_Register_File/_varindex0001<0>)
     LUT4:I3->O            2   0.704   0.482  Inst_muxx/salida_mux<0>2 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_aLu_addsub0000_xor<31> (Inst_Alu/dwr_aLu_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  Inst_Alu/dwr_aLu<31>11 (Resultado_Procesador2_31_OBUF)
     LDC:D                     0.308          Inst_Register_File/registro_17_31
    ----------------------------------------
    Total                     10.551ns (8.722ns logic, 1.829ns route)
                                       (82.7% logic, 17.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Register_File/registro_23_cmp_eq00001'
  Clock period: 10.507ns (frequency: 95.175MHz)
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Delay:               10.507ns (Levels of Logic = 40)
  Source:            Inst_Register_File/registro_23_0 (LATCH)
  Destination:       Inst_Register_File/registro_23_31 (LATCH)
  Source Clock:      Inst_Register_File/registro_23_cmp_eq00001 falling
  Destination Clock: Inst_Register_File/registro_23_cmp_eq00001 falling

  Data Path: Inst_Register_File/registro_23_0 to Inst_Register_File/registro_23_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_Register_File/registro_23_0 (Inst_Register_File/registro_23_0)
     LUT3:I2->O            1   0.704   0.000  Inst_Register_File/Mmux__varindex0001_72 (Inst_Register_File/Mmux__varindex0001_72)
     MUXF5:I1->O           1   0.321   0.000  Inst_Register_File/Mmux__varindex0001_6_f5_0 (Inst_Register_File/Mmux__varindex0001_6_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_5_f6 (Inst_Register_File/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_3_f7 (Inst_Register_File/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_Register_File/Mmux__varindex0001_2_f8 (Inst_Register_File/_varindex0001<0>)
     LUT4:I3->O            2   0.704   0.482  Inst_muxx/salida_mux<0>2 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_aLu_addsub0000_xor<31> (Inst_Alu/dwr_aLu_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  Inst_Alu/dwr_aLu<31>11 (Resultado_Procesador2_31_OBUF)
     LDC:D                     0.308          Inst_Register_File/registro_23_31
    ----------------------------------------
    Total                     10.507ns (8.722ns logic, 1.785ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.447ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       Inst_nPc/salida_nPc_4 (FF)
  Destination Clock: clk rising

  Data Path: reset to Inst_nPc/salida_nPc_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           208   1.218   1.318  reset_IBUF (reset_IBUF)
     FDR:R                     0.911          Inst_nPc/salida_nPc_0
    ----------------------------------------
    Total                      3.447ns (2.129ns logic, 1.318ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_UnidadControl/salida_UC_cmp_eq0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.782ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       Inst_UnidadControl/salida_UC_2 (LATCH)
  Destination Clock: Inst_UnidadControl/salida_UC_cmp_eq0000 falling

  Data Path: reset to Inst_UnidadControl/salida_UC_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           208   1.218   1.397  reset_IBUF (reset_IBUF)
     LUT2:I1->O            2   0.704   0.451  Inst_muxx/salida_mux<0>1_SW0 (N5)
     LUT4:I3->O           33   0.704   0.000  Inst_UnidadControl/salida_UC_mux0001<3>1 (imToURs<13>)
     LD:D                      0.308          Inst_UnidadControl/salida_UC_2
    ----------------------------------------
    Total                      4.782ns (2.934ns logic, 1.848ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Register_File/registro_16_cmp_eq00001'
  Total number of paths / destination ports: 9599 / 32
-------------------------------------------------------------------------
Offset:              16.980ns (Levels of Logic = 43)
  Source:            reset (PAD)
  Destination:       Inst_Register_File/registro_16_31 (LATCH)
  Destination Clock: Inst_Register_File/registro_16_cmp_eq00001 falling

  Data Path: reset to Inst_Register_File/registro_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           208   1.218   1.397  reset_IBUF (reset_IBUF)
     LUT2:I1->O            2   0.704   0.451  Inst_muxx/salida_mux<0>1_SW0 (N5)
     LUT4:I3->O           41   0.704   1.440  Inst_muxx/salida_mux<0>1 (N01)
     LUT2:I0->O           64   0.704   1.272  Inst_muxx/salida_mux<0>21 (imToURs<1>)
     MUXF5:S->O            1   0.739   0.000  Inst_Register_File/Mmux__varindex0001_6_f5_0 (Inst_Register_File/Mmux__varindex0001_6_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_5_f6 (Inst_Register_File/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_3_f7 (Inst_Register_File/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_Register_File/Mmux__varindex0001_2_f8 (Inst_Register_File/_varindex0001<0>)
     LUT4:I3->O            2   0.704   0.482  Inst_muxx/salida_mux<0>2 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_aLu_addsub0000_xor<31> (Inst_Alu/dwr_aLu_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  Inst_Alu/dwr_aLu<31>11 (Resultado_Procesador2_31_OBUF)
     LDC:D                     0.308          Inst_Register_File/registro_16_31
    ----------------------------------------
    Total                     16.980ns (11.090ns logic, 5.890ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Register_File/registro_22_cmp_eq00001'
  Total number of paths / destination ports: 9599 / 32
-------------------------------------------------------------------------
Offset:              16.980ns (Levels of Logic = 43)
  Source:            reset (PAD)
  Destination:       Inst_Register_File/registro_22_31 (LATCH)
  Destination Clock: Inst_Register_File/registro_22_cmp_eq00001 falling

  Data Path: reset to Inst_Register_File/registro_22_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           208   1.218   1.397  reset_IBUF (reset_IBUF)
     LUT2:I1->O            2   0.704   0.451  Inst_muxx/salida_mux<0>1_SW0 (N5)
     LUT4:I3->O           41   0.704   1.440  Inst_muxx/salida_mux<0>1 (N01)
     LUT2:I0->O           64   0.704   1.272  Inst_muxx/salida_mux<0>21 (imToURs<1>)
     MUXF5:S->O            1   0.739   0.000  Inst_Register_File/Mmux__varindex0001_6_f5_0 (Inst_Register_File/Mmux__varindex0001_6_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_5_f6 (Inst_Register_File/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_3_f7 (Inst_Register_File/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_Register_File/Mmux__varindex0001_2_f8 (Inst_Register_File/_varindex0001<0>)
     LUT4:I3->O            2   0.704   0.482  Inst_muxx/salida_mux<0>2 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_aLu_addsub0000_xor<31> (Inst_Alu/dwr_aLu_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  Inst_Alu/dwr_aLu<31>11 (Resultado_Procesador2_31_OBUF)
     LDC:D                     0.308          Inst_Register_File/registro_22_31
    ----------------------------------------
    Total                     16.980ns (11.090ns logic, 5.890ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Register_File/registro_17_cmp_eq00001'
  Total number of paths / destination ports: 9599 / 32
-------------------------------------------------------------------------
Offset:              16.980ns (Levels of Logic = 43)
  Source:            reset (PAD)
  Destination:       Inst_Register_File/registro_17_31 (LATCH)
  Destination Clock: Inst_Register_File/registro_17_cmp_eq00001 falling

  Data Path: reset to Inst_Register_File/registro_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           208   1.218   1.397  reset_IBUF (reset_IBUF)
     LUT2:I1->O            2   0.704   0.451  Inst_muxx/salida_mux<0>1_SW0 (N5)
     LUT4:I3->O           41   0.704   1.440  Inst_muxx/salida_mux<0>1 (N01)
     LUT2:I0->O           64   0.704   1.272  Inst_muxx/salida_mux<0>21 (imToURs<1>)
     MUXF5:S->O            1   0.739   0.000  Inst_Register_File/Mmux__varindex0001_6_f5_0 (Inst_Register_File/Mmux__varindex0001_6_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_5_f6 (Inst_Register_File/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_3_f7 (Inst_Register_File/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_Register_File/Mmux__varindex0001_2_f8 (Inst_Register_File/_varindex0001<0>)
     LUT4:I3->O            2   0.704   0.482  Inst_muxx/salida_mux<0>2 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_aLu_addsub0000_xor<31> (Inst_Alu/dwr_aLu_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  Inst_Alu/dwr_aLu<31>11 (Resultado_Procesador2_31_OBUF)
     LDC:D                     0.308          Inst_Register_File/registro_17_31
    ----------------------------------------
    Total                     16.980ns (11.090ns logic, 5.890ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Register_File/registro_23_cmp_eq00001'
  Total number of paths / destination ports: 9599 / 32
-------------------------------------------------------------------------
Offset:              16.980ns (Levels of Logic = 43)
  Source:            reset (PAD)
  Destination:       Inst_Register_File/registro_23_31 (LATCH)
  Destination Clock: Inst_Register_File/registro_23_cmp_eq00001 falling

  Data Path: reset to Inst_Register_File/registro_23_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           208   1.218   1.397  reset_IBUF (reset_IBUF)
     LUT2:I1->O            2   0.704   0.451  Inst_muxx/salida_mux<0>1_SW0 (N5)
     LUT4:I3->O           41   0.704   1.440  Inst_muxx/salida_mux<0>1 (N01)
     LUT2:I0->O           64   0.704   1.272  Inst_muxx/salida_mux<0>21 (imToURs<1>)
     MUXF5:S->O            1   0.739   0.000  Inst_Register_File/Mmux__varindex0001_6_f5_0 (Inst_Register_File/Mmux__varindex0001_6_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_5_f6 (Inst_Register_File/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_3_f7 (Inst_Register_File/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_Register_File/Mmux__varindex0001_2_f8 (Inst_Register_File/_varindex0001<0>)
     LUT4:I3->O            2   0.704   0.482  Inst_muxx/salida_mux<0>2 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_aLu_addsub0000_xor<31> (Inst_Alu/dwr_aLu_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.000  Inst_Alu/dwr_aLu<31>11 (Resultado_Procesador2_31_OBUF)
     LDC:D                     0.308          Inst_Register_File/registro_23_31
    ----------------------------------------
    Total                     16.980ns (11.090ns logic, 5.890ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_UnidadControl/salida_UC_cmp_eq0000'
  Total number of paths / destination ports: 623 / 32
-------------------------------------------------------------------------
Offset:              12.043ns (Levels of Logic = 35)
  Source:            Inst_UnidadControl/salida_UC_2 (LATCH)
  Destination:       Resultado_Procesador2<31> (PAD)
  Source Clock:      Inst_UnidadControl/salida_UC_cmp_eq0000 falling

  Data Path: Inst_UnidadControl/salida_UC_2 to Resultado_Procesador2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              66   0.676   1.448  Inst_UnidadControl/salida_UC_2 (Inst_UnidadControl/salida_UC_2)
     LUT3:I0->O            1   0.704   0.499  Inst_muxx/salida_mux<1>1_SW0 (N35)
     LUT4:I1->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_aLu_addsub0000_xor<31> (Inst_Alu/dwr_aLu_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.633  Inst_Alu/dwr_aLu<31>11 (Resultado_Procesador2_31_OBUF)
     OBUF:I->O                 3.272          Resultado_Procesador2_31_OBUF (Resultado_Procesador2<31>)
    ----------------------------------------
    Total                     12.043ns (9.039ns logic, 3.004ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 35817 / 32
-------------------------------------------------------------------------
Offset:              19.997ns (Levels of Logic = 43)
  Source:            Inst_pC/salida_PC_1 (FF)
  Destination:       Resultado_Procesador2<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_pC/salida_PC_1 to Resultado_Procesador2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             53   0.591   1.444  Inst_pC/salida_PC_1 (Inst_pC/salida_PC_1)
     LUT2:I0->O            2   0.704   0.451  Inst_muxx/salida_mux<0>1_SW0 (N5)
     LUT4:I3->O           41   0.704   1.440  Inst_muxx/salida_mux<0>1 (N01)
     LUT2:I0->O           64   0.704   1.272  Inst_muxx/salida_mux<0>21 (imToURs<1>)
     MUXF5:S->O            1   0.739   0.000  Inst_Register_File/Mmux__varindex0001_6_f5_0 (Inst_Register_File/Mmux__varindex0001_6_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_5_f6 (Inst_Register_File/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_3_f7 (Inst_Register_File/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_Register_File/Mmux__varindex0001_2_f8 (Inst_Register_File/_varindex0001<0>)
     LUT4:I3->O            2   0.704   0.482  Inst_muxx/salida_mux<0>2 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_aLu_addsub0000_xor<31> (Inst_Alu/dwr_aLu_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.633  Inst_Alu/dwr_aLu<31>11 (Resultado_Procesador2_31_OBUF)
     OBUF:I->O                 3.272          Resultado_Procesador2_31_OBUF (Resultado_Procesador2<31>)
    ----------------------------------------
    Total                     19.997ns (13.427ns logic, 6.570ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Register_File/registro_16_cmp_eq00001'
  Total number of paths / destination ports: 1616 / 32
-------------------------------------------------------------------------
Offset:              14.131ns (Levels of Logic = 41)
  Source:            Inst_Register_File/registro_16_0 (LATCH)
  Destination:       Resultado_Procesador2<31> (PAD)
  Source Clock:      Inst_Register_File/registro_16_cmp_eq00001 falling

  Data Path: Inst_Register_File/registro_16_0 to Resultado_Procesador2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.676   0.482  Inst_Register_File/registro_16_0 (Inst_Register_File/registro_16_0)
     LUT3:I2->O            1   0.704   0.000  Inst_Register_File/Mmux__varindex0001_9 (Inst_Register_File/Mmux__varindex0001_9)
     MUXF5:I0->O           1   0.321   0.000  Inst_Register_File/Mmux__varindex0001_7_f5 (Inst_Register_File/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_5_f6 (Inst_Register_File/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_3_f7 (Inst_Register_File/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_Register_File/Mmux__varindex0001_2_f8 (Inst_Register_File/_varindex0001<0>)
     LUT4:I3->O            2   0.704   0.482  Inst_muxx/salida_mux<0>2 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_aLu_addsub0000_xor<31> (Inst_Alu/dwr_aLu_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.633  Inst_Alu/dwr_aLu<31>11 (Resultado_Procesador2_31_OBUF)
     OBUF:I->O                 3.272          Resultado_Procesador2_31_OBUF (Resultado_Procesador2<31>)
    ----------------------------------------
    Total                     14.131ns (11.686ns logic, 2.445ns route)
                                       (82.7% logic, 17.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Register_File/registro_17_cmp_eq00001'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              14.148ns (Levels of Logic = 41)
  Source:            Inst_Register_File/registro_17_0 (LATCH)
  Destination:       Resultado_Procesador2<31> (PAD)
  Source Clock:      Inst_Register_File/registro_17_cmp_eq00001 falling

  Data Path: Inst_Register_File/registro_17_0 to Resultado_Procesador2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.499  Inst_Register_File/registro_17_0 (Inst_Register_File/registro_17_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Register_File/Mmux__varindex0001_9 (Inst_Register_File/Mmux__varindex0001_9)
     MUXF5:I0->O           1   0.321   0.000  Inst_Register_File/Mmux__varindex0001_7_f5 (Inst_Register_File/Mmux__varindex0001_7_f5)
     MUXF6:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_5_f6 (Inst_Register_File/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_3_f7 (Inst_Register_File/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_Register_File/Mmux__varindex0001_2_f8 (Inst_Register_File/_varindex0001<0>)
     LUT4:I3->O            2   0.704   0.482  Inst_muxx/salida_mux<0>2 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_aLu_addsub0000_xor<31> (Inst_Alu/dwr_aLu_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.633  Inst_Alu/dwr_aLu<31>11 (Resultado_Procesador2_31_OBUF)
     OBUF:I->O                 3.272          Resultado_Procesador2_31_OBUF (Resultado_Procesador2<31>)
    ----------------------------------------
    Total                     14.148ns (11.686ns logic, 2.462ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Register_File/registro_22_cmp_eq00001'
  Total number of paths / destination ports: 1058 / 32
-------------------------------------------------------------------------
Offset:              14.148ns (Levels of Logic = 41)
  Source:            Inst_Register_File/registro_22_0 (LATCH)
  Destination:       Resultado_Procesador2<31> (PAD)
  Source Clock:      Inst_Register_File/registro_22_cmp_eq00001 falling

  Data Path: Inst_Register_File/registro_22_0 to Resultado_Procesador2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.499  Inst_Register_File/registro_22_0 (Inst_Register_File/registro_22_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Register_File/Mmux__varindex0001_72 (Inst_Register_File/Mmux__varindex0001_72)
     MUXF5:I1->O           1   0.321   0.000  Inst_Register_File/Mmux__varindex0001_6_f5_0 (Inst_Register_File/Mmux__varindex0001_6_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_5_f6 (Inst_Register_File/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_3_f7 (Inst_Register_File/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_Register_File/Mmux__varindex0001_2_f8 (Inst_Register_File/_varindex0001<0>)
     LUT4:I3->O            2   0.704   0.482  Inst_muxx/salida_mux<0>2 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_aLu_addsub0000_xor<31> (Inst_Alu/dwr_aLu_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.633  Inst_Alu/dwr_aLu<31>11 (Resultado_Procesador2_31_OBUF)
     OBUF:I->O                 3.272          Resultado_Procesador2_31_OBUF (Resultado_Procesador2<31>)
    ----------------------------------------
    Total                     14.148ns (11.686ns logic, 2.462ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Register_File/registro_23_cmp_eq00001'
  Total number of paths / destination ports: 1056 / 32
-------------------------------------------------------------------------
Offset:              14.104ns (Levels of Logic = 41)
  Source:            Inst_Register_File/registro_23_0 (LATCH)
  Destination:       Resultado_Procesador2<31> (PAD)
  Source Clock:      Inst_Register_File/registro_23_cmp_eq00001 falling

  Data Path: Inst_Register_File/registro_23_0 to Resultado_Procesador2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.676   0.455  Inst_Register_File/registro_23_0 (Inst_Register_File/registro_23_0)
     LUT3:I2->O            1   0.704   0.000  Inst_Register_File/Mmux__varindex0001_72 (Inst_Register_File/Mmux__varindex0001_72)
     MUXF5:I1->O           1   0.321   0.000  Inst_Register_File/Mmux__varindex0001_6_f5_0 (Inst_Register_File/Mmux__varindex0001_6_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_5_f6 (Inst_Register_File/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_3_f7 (Inst_Register_File/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_Register_File/Mmux__varindex0001_2_f8 (Inst_Register_File/_varindex0001<0>)
     LUT4:I3->O            2   0.704   0.482  Inst_muxx/salida_mux<0>2 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_aLu_addsub0000_xor<31> (Inst_Alu/dwr_aLu_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.633  Inst_Alu/dwr_aLu<31>11 (Resultado_Procesador2_31_OBUF)
     OBUF:I->O                 3.272          Resultado_Procesador2_31_OBUF (Resultado_Procesador2<31>)
    ----------------------------------------
    Total                     14.104ns (11.686ns logic, 2.418ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9599 / 32
-------------------------------------------------------------------------
Delay:               20.577ns (Levels of Logic = 44)
  Source:            reset (PAD)
  Destination:       Resultado_Procesador2<31> (PAD)

  Data Path: reset to Resultado_Procesador2<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           208   1.218   1.397  reset_IBUF (reset_IBUF)
     LUT2:I1->O            2   0.704   0.451  Inst_muxx/salida_mux<0>1_SW0 (N5)
     LUT4:I3->O           41   0.704   1.440  Inst_muxx/salida_mux<0>1 (N01)
     LUT2:I0->O           64   0.704   1.272  Inst_muxx/salida_mux<0>21 (imToURs<1>)
     MUXF5:S->O            1   0.739   0.000  Inst_Register_File/Mmux__varindex0001_6_f5_0 (Inst_Register_File/Mmux__varindex0001_6_f51)
     MUXF6:I1->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_5_f6 (Inst_Register_File/Mmux__varindex0001_5_f6)
     MUXF7:I0->O           1   0.521   0.000  Inst_Register_File/Mmux__varindex0001_3_f7 (Inst_Register_File/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.424  Inst_Register_File/Mmux__varindex0001_2_f8 (Inst_Register_File/_varindex0001<0>)
     LUT4:I3->O            2   0.704   0.482  Inst_muxx/salida_mux<0>2 (MuxToAlu<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30> (Inst_Alu/Maddsub_dwr_aLu_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Inst_Alu/Maddsub_dwr_aLu_addsub0000_xor<31> (Inst_Alu/dwr_aLu_addsub0000<31>)
     LUT4:I3->O            5   0.704   0.633  Inst_Alu/dwr_aLu<31>11 (Resultado_Procesador2_31_OBUF)
     OBUF:I->O                 3.272          Resultado_Procesador2_31_OBUF (Resultado_Procesador2<31>)
    ----------------------------------------
    Total                     20.577ns (14.054ns logic, 6.523ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================


Total REAL time to Xst completion: 80.00 secs
Total CPU time to Xst completion: 80.36 secs
 
--> 

Total memory usage is 412392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  633 (   0 filtered)
Number of infos    :    5 (   0 filtered)

