<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/arielo/repos/Digital_P/Proyecto_Paint/Conexion_PS2/sipeed_tang_primer_25k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec  2 11:09:04 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>313</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>468</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>170.448(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>14.133</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/mouse_y_reg_8_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.012</td>
<td>5.568</td>
</tr>
<tr>
<td>2</td>
<td>14.333</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/mouse_x_reg_8_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.021</td>
<td>5.378</td>
</tr>
<tr>
<td>3</td>
<td>14.517</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/mouse_y_reg_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.014</td>
<td>5.185</td>
</tr>
<tr>
<td>4</td>
<td>14.520</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/mouse_x_reg_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.016</td>
<td>5.185</td>
</tr>
<tr>
<td>5</td>
<td>14.678</td>
<td>mouse_ctrl/ps2_tx/ps2_clk_sync_s0/Q</td>
<td>mouse_ctrl/ps2_tx/ack_received_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.033</td>
<td>4.977</td>
</tr>
<tr>
<td>6</td>
<td>14.707</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/mouse_x_reg_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>4.990</td>
</tr>
<tr>
<td>7</td>
<td>14.712</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/packet_byte2_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.976</td>
</tr>
<tr>
<td>8</td>
<td>14.882</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/packet_byte2_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.007</td>
<td>4.814</td>
</tr>
<tr>
<td>9</td>
<td>14.995</td>
<td>mouse_ctrl/ps2_tx/timer_1_s2/Q</td>
<td>mouse_ctrl/ps2_tx/ps2_data_out_s4/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.046</td>
<td>4.740</td>
</tr>
<tr>
<td>10</td>
<td>15.066</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/mouse_x_reg_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>4.608</td>
</tr>
<tr>
<td>11</td>
<td>15.067</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/packet_byte2_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>4.624</td>
</tr>
<tr>
<td>12</td>
<td>15.120</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/packet_byte1_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.569</td>
</tr>
<tr>
<td>13</td>
<td>15.120</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/packet_byte1_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.569</td>
</tr>
<tr>
<td>14</td>
<td>15.153</td>
<td>mouse_ctrl/state_0_s2/Q</td>
<td>mouse_ctrl/delay_counter_21_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.041</td>
<td>4.825</td>
</tr>
<tr>
<td>15</td>
<td>15.210</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/mouse_y_reg_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.039</td>
<td>4.440</td>
</tr>
<tr>
<td>16</td>
<td>15.233</td>
<td>mouse_ctrl/delay_counter_2_s2/Q</td>
<td>mouse_ctrl/tx_data_reg_7_s4/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.041</td>
<td>4.415</td>
</tr>
<tr>
<td>17</td>
<td>15.240</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/packet_byte2_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.017</td>
<td>4.431</td>
</tr>
<tr>
<td>18</td>
<td>15.255</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/mouse_x_reg_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.003</td>
<td>4.436</td>
</tr>
<tr>
<td>19</td>
<td>15.298</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/packet_byte2_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.037</td>
<td>4.354</td>
</tr>
<tr>
<td>20</td>
<td>15.312</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/mouse_y_reg_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.023</td>
<td>4.354</td>
</tr>
<tr>
<td>21</td>
<td>15.335</td>
<td>mouse_ctrl/delay_counter_2_s2/Q</td>
<td>mouse_ctrl/tx_data_reg_3_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.031</td>
<td>4.323</td>
</tr>
<tr>
<td>22</td>
<td>15.403</td>
<td>mouse_ctrl/state_0_s2/Q</td>
<td>mouse_ctrl/delay_counter_29_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.041</td>
<td>4.575</td>
</tr>
<tr>
<td>23</td>
<td>15.411</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/buttons_reg_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.003</td>
<td>4.280</td>
</tr>
<tr>
<td>24</td>
<td>15.413</td>
<td>mouse_ctrl/delay_counter_2_s2/Q</td>
<td>mouse_ctrl/delay_counter_9_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.039</td>
<td>4.485</td>
</tr>
<tr>
<td>25</td>
<td>15.454</td>
<td>mouse_ctrl/state_1_s4/Q</td>
<td>mouse_ctrl/mouse_y_reg_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.012</td>
<td>4.246</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.219</td>
<td>mouse_ctrl/packet_byte2_1_s0/Q</td>
<td>mouse_ctrl/mouse_x_reg_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.248</td>
</tr>
<tr>
<td>2</td>
<td>0.221</td>
<td>mouse_ctrl/packet_byte1_0_s0/Q</td>
<td>mouse_ctrl/buttons_reg_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.248</td>
</tr>
<tr>
<td>3</td>
<td>0.221</td>
<td>mouse_ctrl/packet_byte2_0_s0/Q</td>
<td>mouse_ctrl/mouse_x_reg_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.248</td>
</tr>
<tr>
<td>4</td>
<td>0.221</td>
<td>mouse_ctrl/packet_byte2_2_s0/Q</td>
<td>mouse_ctrl/mouse_x_reg_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.248</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>mouse_ctrl/ps2_rx/bit_count_0_s1/Q</td>
<td>mouse_ctrl/ps2_rx/bit_count_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>mouse_ctrl/ps2_rx/bit_count_2_s1/Q</td>
<td>mouse_ctrl/ps2_rx/bit_count_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>mouse_ctrl/ps2_tx/timer_11_s2/Q</td>
<td>mouse_ctrl/ps2_tx/timer_11_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>mouse_ctrl/ps2_tx/timer_14_s2/Q</td>
<td>mouse_ctrl/ps2_tx/timer_14_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>mouse_ctrl/ps2_tx/timer_15_s2/Q</td>
<td>mouse_ctrl/ps2_tx/timer_15_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>mouse_ctrl/delay_counter_2_s2/Q</td>
<td>mouse_ctrl/delay_counter_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>mouse_ctrl/delay_counter_6_s2/Q</td>
<td>mouse_ctrl/delay_counter_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>mouse_ctrl/delay_counter_30_s2/Q</td>
<td>mouse_ctrl/delay_counter_30_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.278</td>
<td>mouse_ctrl/ps2_tx/timer_5_s2/Q</td>
<td>mouse_ctrl/ps2_tx/timer_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>14</td>
<td>0.278</td>
<td>mouse_ctrl/delay_counter_8_s2/Q</td>
<td>mouse_ctrl/delay_counter_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>15</td>
<td>0.281</td>
<td>mouse_ctrl/state_2_s9/Q</td>
<td>mouse_ctrl/state_2_s9/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>16</td>
<td>0.310</td>
<td>mouse_ctrl/packet_byte1_4_s0/Q</td>
<td>mouse_ctrl/mouse_x_reg_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.333</td>
</tr>
<tr>
<td>17</td>
<td>0.312</td>
<td>mouse_ctrl/packet_byte2_7_s0/Q</td>
<td>mouse_ctrl/mouse_x_reg_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.333</td>
</tr>
<tr>
<td>18</td>
<td>0.314</td>
<td>mouse_ctrl/packet_byte1_5_s0/Q</td>
<td>mouse_ctrl/mouse_y_reg_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.333</td>
</tr>
<tr>
<td>19</td>
<td>0.318</td>
<td>mouse_ctrl/packet_byte2_6_s0/Q</td>
<td>mouse_ctrl/mouse_x_reg_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.333</td>
</tr>
<tr>
<td>20</td>
<td>0.321</td>
<td>mouse_ctrl/packet_byte2_4_s0/Q</td>
<td>mouse_ctrl/mouse_x_reg_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.333</td>
</tr>
<tr>
<td>21</td>
<td>0.324</td>
<td>mouse_ctrl/packet_byte1_1_s0/Q</td>
<td>mouse_ctrl/buttons_reg_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.343</td>
</tr>
<tr>
<td>22</td>
<td>0.328</td>
<td>mouse_ctrl/ps2_rx/bit_count_1_s1/Q</td>
<td>mouse_ctrl/ps2_rx/bit_count_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>23</td>
<td>0.328</td>
<td>mouse_ctrl/ps2_tx/timer_10_s2/Q</td>
<td>mouse_ctrl/ps2_tx/timer_10_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>24</td>
<td>0.328</td>
<td>mouse_ctrl/delay_counter_0_s3/Q</td>
<td>mouse_ctrl/delay_counter_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>25</td>
<td>0.328</td>
<td>mouse_ctrl/delay_counter_3_s2/Q</td>
<td>mouse_ctrl/delay_counter_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.228</td>
<td>8.478</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mouse_ctrl/mouse_x_reg_8_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.228</td>
<td>8.478</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mouse_ctrl/mouse_y_reg_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.229</td>
<td>8.479</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mouse_ctrl/delay_counter_10_s2</td>
</tr>
<tr>
<td>4</td>
<td>8.229</td>
<td>8.479</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mouse_ctrl/packet_byte2_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.229</td>
<td>8.479</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mouse_ctrl/delay_counter_6_s2</td>
</tr>
<tr>
<td>6</td>
<td>8.229</td>
<td>8.479</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mouse_ctrl/delay_counter_5_s2</td>
</tr>
<tr>
<td>7</td>
<td>8.230</td>
<td>8.480</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mouse_ctrl/delay_counter_30_s2</td>
</tr>
<tr>
<td>8</td>
<td>8.230</td>
<td>8.480</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mouse_ctrl/delay_counter_0_s3</td>
</tr>
<tr>
<td>9</td>
<td>8.230</td>
<td>8.480</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mouse_ctrl/mouse_x_reg_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.230</td>
<td>8.480</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mouse_ctrl/delay_counter_31_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_y_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>mouse_ctrl/n803_s2/I0</td>
</tr>
<tr>
<td>5.515</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n803_s2/F</td>
</tr>
<tr>
<td>8.570</td>
<td>3.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT1[B]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_y_reg_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.014</td>
<td>1.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT1[B]</td>
<td>mouse_ctrl/mouse_y_reg_8_s0/CLK</td>
</tr>
<tr>
<td>22.703</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT1[B]</td>
<td>mouse_ctrl/mouse_y_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.298, 23.305%; route: 3.888, 69.825%; tC2Q: 0.382, 6.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.703%; route: 1.968, 65.297%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_x_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>mouse_ctrl/n803_s2/I0</td>
</tr>
<tr>
<td>5.515</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n803_s2/F</td>
</tr>
<tr>
<td>8.380</td>
<td>2.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT1[A]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_x_reg_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.023</td>
<td>1.977</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT1[A]</td>
<td>mouse_ctrl/mouse_x_reg_8_s0/CLK</td>
</tr>
<tr>
<td>22.712</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT1[A]</td>
<td>mouse_ctrl/mouse_x_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.298, 24.128%; route: 3.697, 68.759%; tC2Q: 0.382, 7.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.596%; route: 1.977, 65.404%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_y_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>mouse_ctrl/n803_s2/I0</td>
</tr>
<tr>
<td>5.515</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n803_s2/F</td>
</tr>
<tr>
<td>8.187</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_y_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.016</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>mouse_ctrl/mouse_y_reg_1_s0/CLK</td>
</tr>
<tr>
<td>22.705</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>mouse_ctrl/mouse_y_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.298, 25.024%; route: 3.505, 67.599%; tC2Q: 0.382, 7.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.682%; route: 1.970, 65.318%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.707</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_x_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>mouse_ctrl/n803_s2/I0</td>
</tr>
<tr>
<td>5.515</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n803_s2/F</td>
</tr>
<tr>
<td>8.187</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_x_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.018</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>mouse_ctrl/mouse_x_reg_1_s0/CLK</td>
</tr>
<tr>
<td>22.707</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>mouse_ctrl/mouse_x_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.298, 25.024%; route: 3.505, 67.599%; tC2Q: 0.382, 7.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.653%; route: 1.972, 65.347%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.660</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/ps2_tx/ps2_clk_sync_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/ps2_tx/ack_received_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.005</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>mouse_ctrl/ps2_tx/ps2_clk_sync_s0/CLK</td>
</tr>
<tr>
<td>3.372</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_tx/ps2_clk_sync_s0/Q</td>
</tr>
<tr>
<td>5.163</td>
<td>1.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>mouse_ctrl/ps2_rx/n96_s2/I0</td>
</tr>
<tr>
<td>5.690</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/ps2_rx/n96_s2/F</td>
</tr>
<tr>
<td>6.122</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][B]</td>
<td>mouse_ctrl/ps2_tx/n260_s8/I2</td>
</tr>
<tr>
<td>6.648</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C28[2][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/ps2_tx/n260_s8/F</td>
</tr>
<tr>
<td>6.653</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>mouse_ctrl/ps2_tx/ack_received_s4/I1</td>
</tr>
<tr>
<td>7.180</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/ps2_tx/ack_received_s4/F</td>
</tr>
<tr>
<td>7.982</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_tx/ack_received_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.972</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mouse_ctrl/ps2_tx/ack_received_s2/CLK</td>
</tr>
<tr>
<td>22.660</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mouse_ctrl/ps2_tx/ack_received_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.811%; route: 1.959, 65.189%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.579, 31.718%; route: 3.031, 60.899%; tC2Q: 0.368, 7.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.199%; route: 1.926, 64.801%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_x_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>mouse_ctrl/n803_s2/I0</td>
</tr>
<tr>
<td>5.515</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n803_s2/F</td>
</tr>
<tr>
<td>7.992</td>
<td>2.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_x_reg_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.011</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td>mouse_ctrl/mouse_x_reg_6_s0/CLK</td>
</tr>
<tr>
<td>22.700</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[B]</td>
<td>mouse_ctrl/mouse_x_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.298, 26.002%; route: 3.310, 66.333%; tC2Q: 0.382, 7.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.739%; route: 1.965, 65.261%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/packet_byte2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td>mouse_ctrl/n825_s2/I0</td>
</tr>
<tr>
<td>5.512</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C30[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n825_s2/F</td>
</tr>
<tr>
<td>7.978</td>
<td>2.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>mouse_ctrl/packet_byte2_0_s0/CLK</td>
</tr>
<tr>
<td>22.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>mouse_ctrl/packet_byte2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 26.024%; route: 3.299, 66.290%; tC2Q: 0.382, 7.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/packet_byte2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td>mouse_ctrl/n825_s2/I0</td>
</tr>
<tr>
<td>5.512</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C30[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n825_s2/F</td>
</tr>
<tr>
<td>7.816</td>
<td>2.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte2_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.009</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>mouse_ctrl/packet_byte2_1_s0/CLK</td>
</tr>
<tr>
<td>22.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>mouse_ctrl/packet_byte2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 26.902%; route: 3.136, 65.152%; tC2Q: 0.382, 7.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.761%; route: 1.963, 65.239%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/ps2_tx/timer_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/ps2_tx/ps2_data_out_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.968</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>mouse_ctrl/ps2_tx/timer_1_s2/CLK</td>
</tr>
<tr>
<td>3.350</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C27[2][B]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_tx/timer_1_s2/Q</td>
</tr>
<tr>
<td>3.815</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[1][B]</td>
<td>mouse_ctrl/ps2_tx/ps2_clk_oe_s7/I2</td>
</tr>
<tr>
<td>4.078</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R20C28[1][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/ps2_tx/ps2_clk_oe_s7/F</td>
</tr>
<tr>
<td>4.448</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>mouse_ctrl/ps2_tx/ps2_clk_oe_s5/I0</td>
</tr>
<tr>
<td>4.964</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/ps2_tx/ps2_clk_oe_s5/F</td>
</tr>
<tr>
<td>5.519</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>mouse_ctrl/ps2_tx/ps2_data_out_s10/I0</td>
</tr>
<tr>
<td>5.934</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/ps2_tx/ps2_data_out_s10/F</td>
</tr>
<tr>
<td>5.937</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td>mouse_ctrl/ps2_tx/ps2_data_out_s9/I3</td>
</tr>
<tr>
<td>6.352</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/ps2_tx/ps2_data_out_s9/F</td>
</tr>
<tr>
<td>7.708</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_tx/ps2_data_out_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.014</td>
<td>1.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>mouse_ctrl/ps2_tx/ps2_data_out_s4/CLK</td>
</tr>
<tr>
<td>22.703</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[B]</td>
<td>mouse_ctrl/ps2_tx/ps2_data_out_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.244%; route: 1.922, 64.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.609, 33.940%; route: 2.749, 57.991%; tC2Q: 0.382, 8.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.703%; route: 1.968, 65.297%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_x_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>mouse_ctrl/n803_s2/I0</td>
</tr>
<tr>
<td>5.515</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n803_s2/F</td>
</tr>
<tr>
<td>7.610</td>
<td>2.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_x_reg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.987</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td>mouse_ctrl/mouse_x_reg_4_s0/CLK</td>
</tr>
<tr>
<td>22.676</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>mouse_ctrl/mouse_x_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.298, 28.161%; route: 2.928, 63.538%; tC2Q: 0.382, 8.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.019%; route: 1.941, 64.981%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/packet_byte2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td>mouse_ctrl/n825_s2/I0</td>
</tr>
<tr>
<td>5.512</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C30[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n825_s2/F</td>
</tr>
<tr>
<td>7.626</td>
<td>2.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte2_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.004</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>mouse_ctrl/packet_byte2_6_s0/CLK</td>
</tr>
<tr>
<td>22.693</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>mouse_ctrl/packet_byte2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 28.008%; route: 2.946, 63.720%; tC2Q: 0.382, 8.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.819%; route: 1.958, 65.181%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/packet_byte1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>mouse_ctrl/n835_s2/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n835_s2/F</td>
</tr>
<tr>
<td>7.571</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte1_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>mouse_ctrl/packet_byte1_4_s0/CLK</td>
</tr>
<tr>
<td>22.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>mouse_ctrl/packet_byte1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.494, 32.695%; route: 2.693, 58.933%; tC2Q: 0.382, 8.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/packet_byte1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>mouse_ctrl/n835_s2/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n835_s2/F</td>
</tr>
<tr>
<td>7.571</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte1_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>mouse_ctrl/packet_byte1_5_s0/CLK</td>
</tr>
<tr>
<td>22.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>mouse_ctrl/packet_byte1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.494, 32.695%; route: 2.693, 58.933%; tC2Q: 0.382, 8.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/delay_counter_21_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.968</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>mouse_ctrl/state_0_s2/CLK</td>
</tr>
<tr>
<td>3.350</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_0_s2/Q</td>
</tr>
<tr>
<td>3.910</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][A]</td>
<td>mouse_ctrl/n496_s14/I0</td>
</tr>
<tr>
<td>4.432</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C30[3][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n496_s14/F</td>
</tr>
<tr>
<td>4.960</td>
<td>0.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td>mouse_ctrl/n484_s19/I0</td>
</tr>
<tr>
<td>5.487</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R18C31[0][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n484_s19/F</td>
</tr>
<tr>
<td>5.847</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>mouse_ctrl/n478_s14/I3</td>
</tr>
<tr>
<td>6.373</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n478_s14/F</td>
</tr>
<tr>
<td>7.267</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][B]</td>
<td>mouse_ctrl/n496_s13/I1</td>
</tr>
<tr>
<td>7.793</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n496_s13/F</td>
</tr>
<tr>
<td>7.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][B]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_21_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.009</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[2][B]</td>
<td>mouse_ctrl/delay_counter_21_s2/CLK</td>
</tr>
<tr>
<td>22.945</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C30[2][B]</td>
<td>mouse_ctrl/delay_counter_21_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.244%; route: 1.922, 64.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.100, 43.523%; route: 2.342, 48.549%; tC2Q: 0.382, 7.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.761%; route: 1.963, 65.239%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_y_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>mouse_ctrl/n803_s2/I0</td>
</tr>
<tr>
<td>5.515</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n803_s2/F</td>
</tr>
<tr>
<td>7.442</td>
<td>1.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_y_reg_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.963</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>mouse_ctrl/mouse_y_reg_7_s0/CLK</td>
</tr>
<tr>
<td>22.652</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>mouse_ctrl/mouse_y_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.298, 29.223%; route: 2.760, 62.162%; tC2Q: 0.382, 8.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.300%; route: 1.917, 64.700%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/delay_counter_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/tx_data_reg_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.016</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>mouse_ctrl/delay_counter_2_s2/CLK</td>
</tr>
<tr>
<td>3.398</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C33[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_2_s2/Q</td>
</tr>
<tr>
<td>3.541</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>mouse_ctrl/n510_s16/I2</td>
</tr>
<tr>
<td>4.062</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n510_s16/F</td>
</tr>
<tr>
<td>4.807</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>mouse_ctrl/n510_s14/I2</td>
</tr>
<tr>
<td>5.268</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R18C34[0][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n510_s14/F</td>
</tr>
<tr>
<td>5.683</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>mouse_ctrl/tx_data_reg_7_s7/I0</td>
</tr>
<tr>
<td>6.145</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/tx_data_reg_7_s7/F</td>
</tr>
<tr>
<td>6.737</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td>mouse_ctrl/tx_data_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/tx_data_reg_7_s6/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/tx_data_reg_7_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.975</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>mouse_ctrl/tx_data_reg_7_s4/CLK</td>
</tr>
<tr>
<td>22.664</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>mouse_ctrl/tx_data_reg_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.682%; route: 1.970, 65.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 43.148%; route: 2.127, 48.188%; tC2Q: 0.382, 8.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.155%; route: 1.929, 64.845%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/packet_byte2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td>mouse_ctrl/n825_s2/I0</td>
</tr>
<tr>
<td>5.512</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C30[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n825_s2/F</td>
</tr>
<tr>
<td>7.433</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte2_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.985</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>mouse_ctrl/packet_byte2_4_s0/CLK</td>
</tr>
<tr>
<td>22.673</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>mouse_ctrl/packet_byte2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 29.224%; route: 2.754, 62.144%; tC2Q: 0.382, 8.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.045%; route: 1.939, 64.955%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_x_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>mouse_ctrl/n803_s2/I0</td>
</tr>
<tr>
<td>5.515</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n803_s2/F</td>
</tr>
<tr>
<td>7.438</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_x_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.005</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>mouse_ctrl/mouse_x_reg_0_s0/CLK</td>
</tr>
<tr>
<td>22.693</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>mouse_ctrl/mouse_x_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.298, 29.248%; route: 2.756, 62.130%; tC2Q: 0.382, 8.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.811%; route: 1.959, 65.189%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/packet_byte2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td>mouse_ctrl/n825_s2/I0</td>
</tr>
<tr>
<td>5.512</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R17C30[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n825_s2/F</td>
</tr>
<tr>
<td>7.356</td>
<td>1.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte2_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][A]</td>
<td>mouse_ctrl/packet_byte2_7_s0/CLK</td>
</tr>
<tr>
<td>22.654</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C2[0][A]</td>
<td>mouse_ctrl/packet_byte2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 29.744%; route: 2.676, 61.470%; tC2Q: 0.382, 8.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.270%; route: 1.920, 64.730%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_y_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>mouse_ctrl/n803_s2/I0</td>
</tr>
<tr>
<td>5.515</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n803_s2/F</td>
</tr>
<tr>
<td>7.356</td>
<td>1.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_y_reg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.979</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>mouse_ctrl/mouse_y_reg_3_s0/CLK</td>
</tr>
<tr>
<td>22.668</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB12[A]</td>
<td>mouse_ctrl/mouse_y_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.298, 29.802%; route: 2.674, 61.413%; tC2Q: 0.382, 8.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.111%; route: 1.933, 64.889%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/delay_counter_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/tx_data_reg_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.016</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>mouse_ctrl/delay_counter_2_s2/CLK</td>
</tr>
<tr>
<td>3.398</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C33[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_2_s2/Q</td>
</tr>
<tr>
<td>3.541</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>mouse_ctrl/n510_s16/I2</td>
</tr>
<tr>
<td>4.062</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n510_s16/F</td>
</tr>
<tr>
<td>4.807</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>mouse_ctrl/n510_s14/I2</td>
</tr>
<tr>
<td>5.268</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R18C34[0][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n510_s14/F</td>
</tr>
<tr>
<td>5.683</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[2][A]</td>
<td>mouse_ctrl/tx_data_reg_7_s7/I0</td>
</tr>
<tr>
<td>6.145</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/tx_data_reg_7_s7/F</td>
</tr>
<tr>
<td>6.737</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td>mouse_ctrl/tx_data_reg_7_s6/I3</td>
</tr>
<tr>
<td>7.198</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/tx_data_reg_7_s6/F</td>
</tr>
<tr>
<td>7.338</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/tx_data_reg_3_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.985</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>mouse_ctrl/tx_data_reg_3_s2/CLK</td>
</tr>
<tr>
<td>22.673</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>mouse_ctrl/tx_data_reg_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.682%; route: 1.970, 65.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.905, 44.072%; route: 2.035, 47.079%; tC2Q: 0.382, 8.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.045%; route: 1.939, 64.955%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/delay_counter_29_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.968</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][A]</td>
<td>mouse_ctrl/state_0_s2/CLK</td>
</tr>
<tr>
<td>3.350</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R18C31[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_0_s2/Q</td>
</tr>
<tr>
<td>3.910</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[3][A]</td>
<td>mouse_ctrl/n496_s14/I0</td>
</tr>
<tr>
<td>4.432</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C30[3][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n496_s14/F</td>
</tr>
<tr>
<td>4.960</td>
<td>0.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td>mouse_ctrl/n484_s19/I0</td>
</tr>
<tr>
<td>5.487</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R18C31[0][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n484_s19/F</td>
</tr>
<tr>
<td>5.847</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>mouse_ctrl/n478_s14/I3</td>
</tr>
<tr>
<td>6.373</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n478_s14/F</td>
</tr>
<tr>
<td>7.082</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>mouse_ctrl/n480_s13/I3</td>
</tr>
<tr>
<td>7.543</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n480_s13/F</td>
</tr>
<tr>
<td>7.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_29_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.009</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>mouse_ctrl/delay_counter_29_s2/CLK</td>
</tr>
<tr>
<td>22.945</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>mouse_ctrl/delay_counter_29_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.244%; route: 1.922, 64.756%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.035, 44.481%; route: 2.157, 47.158%; tC2Q: 0.382, 8.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.761%; route: 1.963, 65.239%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/buttons_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>mouse_ctrl/n803_s2/I0</td>
</tr>
<tr>
<td>5.515</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n803_s2/F</td>
</tr>
<tr>
<td>7.282</td>
<td>1.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT58[B]</td>
<td style=" font-weight:bold;">mouse_ctrl/buttons_reg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.005</td>
<td>1.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT58[B]</td>
<td>mouse_ctrl/buttons_reg_2_s0/CLK</td>
</tr>
<tr>
<td>22.693</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT58[B]</td>
<td>mouse_ctrl/buttons_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.298, 30.315%; route: 2.600, 60.748%; tC2Q: 0.382, 8.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.811%; route: 1.959, 65.189%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/delay_counter_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/delay_counter_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.016</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>mouse_ctrl/delay_counter_2_s2/CLK</td>
</tr>
<tr>
<td>3.398</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C33[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_2_s2/Q</td>
</tr>
<tr>
<td>3.541</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>mouse_ctrl/n510_s16/I2</td>
</tr>
<tr>
<td>4.062</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n510_s16/F</td>
</tr>
<tr>
<td>4.807</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>mouse_ctrl/n510_s14/I2</td>
</tr>
<tr>
<td>5.268</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R18C34[0][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n510_s14/F</td>
</tr>
<tr>
<td>5.683</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>mouse_ctrl/next_state_0_s26/I0</td>
</tr>
<tr>
<td>6.098</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_0_s26/F</td>
</tr>
<tr>
<td>6.448</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td>mouse_ctrl/n514_s13/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C34[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n514_s13/F</td>
</tr>
<tr>
<td>6.975</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>mouse_ctrl/n520_s13/I3</td>
</tr>
<tr>
<td>7.501</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n520_s13/F</td>
</tr>
<tr>
<td>7.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.977</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>mouse_ctrl/delay_counter_9_s2/CLK</td>
</tr>
<tr>
<td>22.913</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>mouse_ctrl/delay_counter_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.682%; route: 1.970, 65.318%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.445, 54.515%; route: 1.657, 36.957%; tC2Q: 0.382, 8.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.133%; route: 1.931, 64.867%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.703</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_y_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.002</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>mouse_ctrl/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_1_s4/Q</td>
</tr>
<tr>
<td>3.890</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>mouse_ctrl/next_state_2_s35/I2</td>
</tr>
<tr>
<td>4.406</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s35/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>mouse_ctrl/n824_s1/I1</td>
</tr>
<tr>
<td>5.082</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n824_s1/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[3][B]</td>
<td>mouse_ctrl/n803_s2/I0</td>
</tr>
<tr>
<td>5.515</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R17C30[3][B]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n803_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>1.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_y_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.014</td>
<td>1.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td>mouse_ctrl/mouse_y_reg_0_s0/CLK</td>
</tr>
<tr>
<td>22.703</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>mouse_ctrl/mouse_y_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.840%; route: 1.956, 65.160%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.298, 30.556%; route: 2.566, 60.436%; tC2Q: 0.382, 9.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.703%; route: 1.968, 65.297%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/packet_byte2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_x_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>mouse_ctrl/packet_byte2_1_s0/CLK</td>
</tr>
<tr>
<td>1.635</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte2_1_s0/Q</td>
</tr>
<tr>
<td>1.742</td>
<td>0.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_x_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.498</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>mouse_ctrl/mouse_x_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>mouse_ctrl/mouse_x_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.107, 43.145%; tC2Q: 0.141, 56.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.606%; route: 0.725, 48.394%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/packet_byte1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/buttons_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>mouse_ctrl/packet_byte1_0_s0/CLK</td>
</tr>
<tr>
<td>1.633</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte1_0_s0/Q</td>
</tr>
<tr>
<td>1.740</td>
<td>0.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">mouse_ctrl/buttons_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td>mouse_ctrl/buttons_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.519</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT19[A]</td>
<td>mouse_ctrl/buttons_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.822%; route: 0.719, 48.178%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.107, 43.145%; tC2Q: 0.141, 56.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.762%; route: 0.720, 48.238%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/packet_byte2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_x_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>mouse_ctrl/packet_byte2_0_s0/CLK</td>
</tr>
<tr>
<td>1.633</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte2_0_s0/Q</td>
</tr>
<tr>
<td>1.740</td>
<td>0.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_x_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>mouse_ctrl/mouse_x_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.519</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>mouse_ctrl/mouse_x_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.822%; route: 0.719, 48.178%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.107, 43.145%; tC2Q: 0.141, 56.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.762%; route: 0.720, 48.238%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/packet_byte2_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_x_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td>mouse_ctrl/packet_byte2_2_s0/CLK</td>
</tr>
<tr>
<td>1.633</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte2_2_s0/Q</td>
</tr>
<tr>
<td>1.740</td>
<td>0.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT31[A]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_x_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT31[A]</td>
<td>mouse_ctrl/mouse_x_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.519</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT31[A]</td>
<td>mouse_ctrl/mouse_x_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.822%; route: 0.719, 48.178%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.107, 43.145%; tC2Q: 0.141, 56.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.762%; route: 0.720, 48.238%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/ps2_rx/bit_count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/ps2_rx/bit_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.475</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>mouse_ctrl/ps2_rx/bit_count_0_s1/CLK</td>
</tr>
<tr>
<td>1.616</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_rx/bit_count_0_s1/Q</td>
</tr>
<tr>
<td>1.622</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>mouse_ctrl/ps2_rx/n126_s1/I0</td>
</tr>
<tr>
<td>1.775</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/ps2_rx/n126_s1/F</td>
</tr>
<tr>
<td>1.775</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_rx/bit_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.475</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>mouse_ctrl/ps2_rx/bit_count_0_s1/CLK</td>
</tr>
<tr>
<td>1.500</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>mouse_ctrl/ps2_rx/bit_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.402%; route: 0.702, 47.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.402%; route: 0.702, 47.598%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.496</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/ps2_rx/bit_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/ps2_rx/bit_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.471</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>mouse_ctrl/ps2_rx/bit_count_2_s1/CLK</td>
</tr>
<tr>
<td>1.612</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_rx/bit_count_2_s1/Q</td>
</tr>
<tr>
<td>1.618</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>mouse_ctrl/ps2_rx/n124_s3/I0</td>
</tr>
<tr>
<td>1.771</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/ps2_rx/n124_s3/F</td>
</tr>
<tr>
<td>1.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_rx/bit_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.471</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>mouse_ctrl/ps2_rx/bit_count_2_s1/CLK</td>
</tr>
<tr>
<td>1.496</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>mouse_ctrl/ps2_rx/bit_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.544%; route: 0.698, 47.456%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.544%; route: 0.698, 47.456%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/ps2_tx/timer_11_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/ps2_tx/timer_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][A]</td>
<td>mouse_ctrl/ps2_tx/timer_11_s2/CLK</td>
</tr>
<tr>
<td>1.615</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C26[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_tx/timer_11_s2/Q</td>
</tr>
<tr>
<td>1.621</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[0][A]</td>
<td>mouse_ctrl/ps2_tx/n302_s9/I1</td>
</tr>
<tr>
<td>1.774</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/ps2_tx/n302_s9/F</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_tx/timer_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][A]</td>
<td>mouse_ctrl/ps2_tx/timer_11_s2/CLK</td>
</tr>
<tr>
<td>1.499</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C26[0][A]</td>
<td>mouse_ctrl/ps2_tx/timer_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.455%; route: 0.701, 47.545%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.455%; route: 0.701, 47.545%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/ps2_tx/timer_14_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/ps2_tx/timer_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>mouse_ctrl/ps2_tx/timer_14_s2/CLK</td>
</tr>
<tr>
<td>1.615</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_tx/timer_14_s2/Q</td>
</tr>
<tr>
<td>1.621</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>mouse_ctrl/ps2_tx/n296_s9/I3</td>
</tr>
<tr>
<td>1.774</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/ps2_tx/n296_s9/F</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_tx/timer_14_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>mouse_ctrl/ps2_tx/timer_14_s2/CLK</td>
</tr>
<tr>
<td>1.499</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>mouse_ctrl/ps2_tx/timer_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.455%; route: 0.701, 47.545%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.455%; route: 0.701, 47.545%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/ps2_tx/timer_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/ps2_tx/timer_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>mouse_ctrl/ps2_tx/timer_15_s2/CLK</td>
</tr>
<tr>
<td>1.615</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C28[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_tx/timer_15_s2/Q</td>
</tr>
<tr>
<td>1.621</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>mouse_ctrl/ps2_tx/n294_s10/I1</td>
</tr>
<tr>
<td>1.774</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/ps2_tx/n294_s10/F</td>
</tr>
<tr>
<td>1.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_tx/timer_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>mouse_ctrl/ps2_tx/timer_15_s2/CLK</td>
</tr>
<tr>
<td>1.499</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C28[0][A]</td>
<td>mouse_ctrl/ps2_tx/timer_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.455%; route: 0.701, 47.545%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.455%; route: 0.701, 47.545%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/delay_counter_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/delay_counter_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>mouse_ctrl/delay_counter_2_s2/CLK</td>
</tr>
<tr>
<td>1.637</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C33[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_2_s2/Q</td>
</tr>
<tr>
<td>1.643</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>mouse_ctrl/n534_s14/I0</td>
</tr>
<tr>
<td>1.796</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n534_s14/F</td>
</tr>
<tr>
<td>1.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>mouse_ctrl/delay_counter_2_s2/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C33[0][A]</td>
<td>mouse_ctrl/delay_counter_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.667%; route: 0.723, 48.333%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.667%; route: 0.723, 48.333%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/delay_counter_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/delay_counter_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.500</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td>mouse_ctrl/delay_counter_6_s2/CLK</td>
</tr>
<tr>
<td>1.641</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C33[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_6_s2/Q</td>
</tr>
<tr>
<td>1.647</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td>mouse_ctrl/n526_s13/I2</td>
</tr>
<tr>
<td>1.800</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n526_s13/F</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.500</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td>mouse_ctrl/delay_counter_6_s2/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C33[0][A]</td>
<td>mouse_ctrl/delay_counter_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.546%; route: 0.727, 48.454%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.546%; route: 0.727, 48.454%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/delay_counter_30_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/delay_counter_30_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.498</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>mouse_ctrl/delay_counter_30_s2/CLK</td>
</tr>
<tr>
<td>1.639</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_30_s2/Q</td>
</tr>
<tr>
<td>1.645</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>mouse_ctrl/n478_s13/I2</td>
</tr>
<tr>
<td>1.798</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n478_s13/F</td>
</tr>
<tr>
<td>1.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_30_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.498</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>mouse_ctrl/delay_counter_30_s2/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>mouse_ctrl/delay_counter_30_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.606%; route: 0.725, 48.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.606%; route: 0.725, 48.394%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/ps2_tx/timer_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/ps2_tx/timer_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>mouse_ctrl/ps2_tx/timer_5_s2/CLK</td>
</tr>
<tr>
<td>1.635</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_tx/timer_5_s2/Q</td>
</tr>
<tr>
<td>1.644</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>mouse_ctrl/ps2_tx/n314_s9/I1</td>
</tr>
<tr>
<td>1.797</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/ps2_tx/n314_s9/F</td>
</tr>
<tr>
<td>1.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_tx/timer_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>mouse_ctrl/ps2_tx/timer_5_s2/CLK</td>
</tr>
<tr>
<td>1.519</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>mouse_ctrl/ps2_tx/timer_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.744%; route: 0.721, 48.256%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/delay_counter_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/delay_counter_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.478</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>mouse_ctrl/delay_counter_8_s2/CLK</td>
</tr>
<tr>
<td>1.619</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R18C33[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_8_s2/Q</td>
</tr>
<tr>
<td>1.628</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>mouse_ctrl/n522_s15/I0</td>
</tr>
<tr>
<td>1.781</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n522_s15/F</td>
</tr>
<tr>
<td>1.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.478</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>mouse_ctrl/delay_counter_8_s2/CLK</td>
</tr>
<tr>
<td>1.503</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>mouse_ctrl/delay_counter_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.313%; route: 0.705, 47.687%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.313%; route: 0.705, 47.687%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/state_2_s9</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/state_2_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>mouse_ctrl/state_2_s9/CLK</td>
</tr>
<tr>
<td>1.633</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_2_s9/Q</td>
</tr>
<tr>
<td>1.645</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>mouse_ctrl/next_state_2_s33/I3</td>
</tr>
<tr>
<td>1.798</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/next_state_2_s33/F</td>
</tr>
<tr>
<td>1.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/state_2_s9/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>mouse_ctrl/state_2_s9/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>mouse_ctrl/state_2_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.822%; route: 0.719, 48.178%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.822%; route: 0.719, 48.178%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/packet_byte1_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_x_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>mouse_ctrl/packet_byte1_4_s0/CLK</td>
</tr>
<tr>
<td>1.636</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte1_4_s0/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT1[A]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_x_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.502</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT1[A]</td>
<td>mouse_ctrl/mouse_x_reg_8_s0/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT1[A]</td>
<td>mouse_ctrl/mouse_x_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.822%; route: 0.719, 48.178%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.486%; route: 0.729, 48.514%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.487</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/packet_byte2_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_x_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.466</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][A]</td>
<td>mouse_ctrl/packet_byte2_7_s0/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte2_7_s0/Q</td>
</tr>
<tr>
<td>1.799</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[B]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_x_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.474</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[B]</td>
<td>mouse_ctrl/mouse_x_reg_7_s0/CLK</td>
</tr>
<tr>
<td>1.487</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[B]</td>
<td>mouse_ctrl/mouse_x_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.733%; route: 0.693, 47.267%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.446%; route: 0.701, 47.554%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/packet_byte1_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_y_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>mouse_ctrl/packet_byte1_5_s0/CLK</td>
</tr>
<tr>
<td>1.636</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte1_5_s0/Q</td>
</tr>
<tr>
<td>1.825</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT1[B]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_y_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.498</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT1[B]</td>
<td>mouse_ctrl/mouse_y_reg_8_s0/CLK</td>
</tr>
<tr>
<td>1.511</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT1[B]</td>
<td>mouse_ctrl/mouse_y_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.822%; route: 0.719, 48.178%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.623%; route: 0.725, 48.377%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/packet_byte2_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_x_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.491</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>mouse_ctrl/packet_byte2_6_s0/CLK</td>
</tr>
<tr>
<td>1.635</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte2_6_s0/Q</td>
</tr>
<tr>
<td>1.824</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_x_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.493</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td>mouse_ctrl/mouse_x_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.506</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL5[B]</td>
<td>mouse_ctrl/mouse_x_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.866%; route: 0.718, 48.134%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.788%; route: 0.720, 48.212%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.489</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/packet_byte2_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/mouse_x_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.477</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>mouse_ctrl/packet_byte2_4_s0/CLK</td>
</tr>
<tr>
<td>1.621</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte2_4_s0/Q</td>
</tr>
<tr>
<td>1.810</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">mouse_ctrl/mouse_x_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td>mouse_ctrl/mouse_x_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1.489</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>mouse_ctrl/mouse_x_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.340%; route: 0.704, 47.660%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/packet_byte1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/buttons_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.492</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>mouse_ctrl/packet_byte1_1_s0/CLK</td>
</tr>
<tr>
<td>1.636</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/packet_byte1_1_s0/Q</td>
</tr>
<tr>
<td>1.835</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[B]</td>
<td style=" font-weight:bold;">mouse_ctrl/buttons_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.498</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[B]</td>
<td>mouse_ctrl/buttons_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.511</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT19[B]</td>
<td>mouse_ctrl/buttons_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.822%; route: 0.719, 48.178%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.199, 58.017%; tC2Q: 0.144, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.623%; route: 0.725, 48.377%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/ps2_rx/bit_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/ps2_rx/bit_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.475</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>mouse_ctrl/ps2_rx/bit_count_1_s1/CLK</td>
</tr>
<tr>
<td>1.616</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C33[2][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_rx/bit_count_1_s1/Q</td>
</tr>
<tr>
<td>1.622</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>mouse_ctrl/ps2_rx/n125_s1/I0</td>
</tr>
<tr>
<td>1.828</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/ps2_rx/n125_s1/F</td>
</tr>
<tr>
<td>1.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_rx/bit_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.475</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>mouse_ctrl/ps2_rx/bit_count_1_s1/CLK</td>
</tr>
<tr>
<td>1.500</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[2][A]</td>
<td>mouse_ctrl/ps2_rx/bit_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.402%; route: 0.702, 47.598%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.402%; route: 0.702, 47.598%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/ps2_tx/timer_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/ps2_tx/timer_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.470</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td>mouse_ctrl/ps2_tx/timer_10_s2/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C27[2][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_tx/timer_10_s2/Q</td>
</tr>
<tr>
<td>1.617</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td>mouse_ctrl/ps2_tx/n304_s9/I3</td>
</tr>
<tr>
<td>1.823</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/ps2_tx/n304_s9/F</td>
</tr>
<tr>
<td>1.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/ps2_tx/timer_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.470</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td>mouse_ctrl/ps2_tx/timer_10_s2/CLK</td>
</tr>
<tr>
<td>1.495</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C27[2][A]</td>
<td>mouse_ctrl/ps2_tx/timer_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.598%; route: 0.697, 47.402%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.598%; route: 0.697, 47.402%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/delay_counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/delay_counter_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.498</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>mouse_ctrl/delay_counter_0_s3/CLK</td>
</tr>
<tr>
<td>1.639</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_0_s3/Q</td>
</tr>
<tr>
<td>1.645</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>mouse_ctrl/n538_s15/I3</td>
</tr>
<tr>
<td>1.851</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n538_s15/F</td>
</tr>
<tr>
<td>1.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.498</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>mouse_ctrl/delay_counter_0_s3/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>mouse_ctrl/delay_counter_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.606%; route: 0.725, 48.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.606%; route: 0.725, 48.394%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>mouse_ctrl/delay_counter_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>mouse_ctrl/delay_counter_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>mouse_ctrl/delay_counter_3_s2/CLK</td>
</tr>
<tr>
<td>1.637</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_3_s2/Q</td>
</tr>
<tr>
<td>1.643</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>mouse_ctrl/n532_s13/I2</td>
</tr>
<tr>
<td>1.849</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">mouse_ctrl/n532_s13/F</td>
</tr>
<tr>
<td>1.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">mouse_ctrl/delay_counter_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>142</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>mouse_ctrl/delay_counter_3_s2/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>mouse_ctrl/delay_counter_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.667%; route: 0.723, 48.333%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.667%; route: 0.723, 48.333%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.228</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mouse_ctrl/mouse_x_reg_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.024</td>
<td>1.978</td>
<td>tNET</td>
<td>FF</td>
<td>mouse_ctrl/mouse_x_reg_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.502</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>mouse_ctrl/mouse_x_reg_8_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.228</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.478</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mouse_ctrl/mouse_y_reg_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.024</td>
<td>1.978</td>
<td>tNET</td>
<td>FF</td>
<td>mouse_ctrl/mouse_y_reg_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.502</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>mouse_ctrl/mouse_y_reg_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.229</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mouse_ctrl/delay_counter_10_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.021</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>mouse_ctrl/delay_counter_10_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.500</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>mouse_ctrl/delay_counter_10_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.229</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mouse_ctrl/packet_byte2_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.021</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>mouse_ctrl/packet_byte2_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.500</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>mouse_ctrl/packet_byte2_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.229</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mouse_ctrl/delay_counter_6_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.021</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>mouse_ctrl/delay_counter_6_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.500</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>mouse_ctrl/delay_counter_6_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.229</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.479</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mouse_ctrl/delay_counter_5_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.021</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>mouse_ctrl/delay_counter_5_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.500</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>mouse_ctrl/delay_counter_5_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.230</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mouse_ctrl/delay_counter_30_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.018</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>mouse_ctrl/delay_counter_30_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.498</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>mouse_ctrl/delay_counter_30_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.230</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mouse_ctrl/delay_counter_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.018</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>mouse_ctrl/delay_counter_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.498</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>mouse_ctrl/delay_counter_0_s3/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.230</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mouse_ctrl/mouse_x_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.018</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>mouse_ctrl/mouse_x_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.498</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>mouse_ctrl/mouse_x_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.230</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.480</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>mouse_ctrl/delay_counter_31_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.018</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>mouse_ctrl/delay_counter_31_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.498</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>mouse_ctrl/delay_counter_31_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>142</td>
<td>clk_d</td>
<td>14.133</td>
<td>1.978</td>
</tr>
<tr>
<td>38</td>
<td>mouse_ctrl/n476_23</td>
<td>16.182</td>
<td>1.261</td>
</tr>
<tr>
<td>23</td>
<td>mouse_ctrl/n510_18</td>
<td>15.233</td>
<td>0.812</td>
</tr>
<tr>
<td>21</td>
<td>mouse_ctrl/n803_6</td>
<td>14.133</td>
<td>3.055</td>
</tr>
<tr>
<td>21</td>
<td>mouse_ctrl/ps2_tx/tx_state[0]</td>
<td>16.381</td>
<td>0.722</td>
</tr>
<tr>
<td>20</td>
<td>mouse_ctrl/ps2_tx/tx_state[1]</td>
<td>16.430</td>
<td>0.952</td>
</tr>
<tr>
<td>17</td>
<td>mouse_ctrl/ps2_rx/receiving</td>
<td>16.949</td>
<td>0.363</td>
</tr>
<tr>
<td>17</td>
<td>mouse_ctrl/ps2_tx/tx_state[2]</td>
<td>16.661</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>mouse_ctrl/n478_18</td>
<td>15.152</td>
<td>0.894</td>
</tr>
<tr>
<td>16</td>
<td>debug_state_d[0]</td>
<td>14.495</td>
<td>2.038</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C37</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C38</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C48</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C86</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20.0 [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
