
geophone_platform.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017730  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000740  08017900  08017900  00018900  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018040  08018040  0001a1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08018040  08018040  00019040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018048  08018048  0001a1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018048  08018048  00019048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801804c  0801804c  0001904c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08018050  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00011a5c  200001dc  0801822c  0001a1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00004800  20011c38  0801822c  0001ac38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001a1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002cad3  00000000  00000000  0001a20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006b49  00000000  00000000  00046cdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000022a8  00000000  00000000  0004d828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a87  00000000  00000000  0004fad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fbc9  00000000  00000000  00051557  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000337cd  00000000  00000000  00081120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001061f7  00000000  00000000  000b48ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001baae4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009fc8  00000000  00000000  001bab28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001c4af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080178e8 	.word	0x080178e8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	080178e8 	.word	0x080178e8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <ads_get_fullscale_voltage>:
#include "cmsis_os2.h"
#include <string.h>
#include <stdio.h>

static float ads_get_fullscale_voltage(ADS1115_PGA_t p)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]
    switch (p) {
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	2b05      	cmp	r3, #5
 8000f22:	d81b      	bhi.n	8000f5c <ads_get_fullscale_voltage+0x48>
 8000f24:	a201      	add	r2, pc, #4	@ (adr r2, 8000f2c <ads_get_fullscale_voltage+0x18>)
 8000f26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f2a:	bf00      	nop
 8000f2c:	08000f45 	.word	0x08000f45
 8000f30:	08000f49 	.word	0x08000f49
 8000f34:	08000f4d 	.word	0x08000f4d
 8000f38:	08000f51 	.word	0x08000f51
 8000f3c:	08000f55 	.word	0x08000f55
 8000f40:	08000f59 	.word	0x08000f59
        case ADS_PGA_6_144: return 6.144f;
 8000f44:	4b0a      	ldr	r3, [pc, #40]	@ (8000f70 <ads_get_fullscale_voltage+0x5c>)
 8000f46:	e00a      	b.n	8000f5e <ads_get_fullscale_voltage+0x4a>
        case ADS_PGA_4_096: return 4.096f;
 8000f48:	4b0a      	ldr	r3, [pc, #40]	@ (8000f74 <ads_get_fullscale_voltage+0x60>)
 8000f4a:	e008      	b.n	8000f5e <ads_get_fullscale_voltage+0x4a>
        case ADS_PGA_2_048: return 2.048f;
 8000f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f78 <ads_get_fullscale_voltage+0x64>)
 8000f4e:	e006      	b.n	8000f5e <ads_get_fullscale_voltage+0x4a>
        case ADS_PGA_1_024: return 1.024f;
 8000f50:	4b0a      	ldr	r3, [pc, #40]	@ (8000f7c <ads_get_fullscale_voltage+0x68>)
 8000f52:	e004      	b.n	8000f5e <ads_get_fullscale_voltage+0x4a>
        case ADS_PGA_0_512: return 0.512f;
 8000f54:	4b0a      	ldr	r3, [pc, #40]	@ (8000f80 <ads_get_fullscale_voltage+0x6c>)
 8000f56:	e002      	b.n	8000f5e <ads_get_fullscale_voltage+0x4a>
        case ADS_PGA_0_256: return 0.256f;
 8000f58:	4b0a      	ldr	r3, [pc, #40]	@ (8000f84 <ads_get_fullscale_voltage+0x70>)
 8000f5a:	e000      	b.n	8000f5e <ads_get_fullscale_voltage+0x4a>
        default: return 2.048f;
 8000f5c:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <ads_get_fullscale_voltage+0x64>)
    }
}
 8000f5e:	ee07 3a90 	vmov	s15, r3
 8000f62:	eeb0 0a67 	vmov.f32	s0, s15
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr
 8000f70:	40c49ba6 	.word	0x40c49ba6
 8000f74:	4083126f 	.word	0x4083126f
 8000f78:	4003126f 	.word	0x4003126f
 8000f7c:	3f83126f 	.word	0x3f83126f
 8000f80:	3f03126f 	.word	0x3f03126f
 8000f84:	3e83126f 	.word	0x3e83126f

08000f88 <writeRegister16>:
static volatile uint8_t ads_in_progress = 0;
static osSemaphoreId_t ads_sem = NULL;
static osMutexId_t ads_i2c_mutex = NULL;

static int writeRegister16(uint8_t reg, uint16_t value)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af04      	add	r7, sp, #16
 8000f8e:	4603      	mov	r3, r0
 8000f90:	460a      	mov	r2, r1
 8000f92:	71fb      	strb	r3, [r7, #7]
 8000f94:	4613      	mov	r3, r2
 8000f96:	80bb      	strh	r3, [r7, #4]
    uint8_t data[2];
    data[0] = (uint8_t)(value >> 8);
 8000f98:	88bb      	ldrh	r3, [r7, #4]
 8000f9a:	0a1b      	lsrs	r3, r3, #8
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	733b      	strb	r3, [r7, #12]
    data[1] = (uint8_t)(value & 0xFF);
 8000fa2:	88bb      	ldrh	r3, [r7, #4]
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	737b      	strb	r3, [r7, #13]
    if (HAL_I2C_Mem_Write(ads_hi2c, ads_devaddr_8bit, reg, I2C_MEMADD_SIZE_8BIT, data, 2, 200) != HAL_OK) {
 8000fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe0 <writeRegister16+0x58>)
 8000faa:	6818      	ldr	r0, [r3, #0]
 8000fac:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe4 <writeRegister16+0x5c>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	b29a      	uxth	r2, r3
 8000fb6:	23c8      	movs	r3, #200	@ 0xc8
 8000fb8:	9302      	str	r3, [sp, #8]
 8000fba:	2302      	movs	r3, #2
 8000fbc:	9301      	str	r3, [sp, #4]
 8000fbe:	f107 030c 	add.w	r3, r7, #12
 8000fc2:	9300      	str	r3, [sp, #0]
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	f004 fb67 	bl	8005698 <HAL_I2C_Mem_Write>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d002      	beq.n	8000fd6 <writeRegister16+0x4e>
        return -1;
 8000fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd4:	e000      	b.n	8000fd8 <writeRegister16+0x50>
    }
    return 0;
 8000fd6:	2300      	movs	r3, #0
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3710      	adds	r7, #16
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	200001f8 	.word	0x200001f8
 8000fe4:	200001fc 	.word	0x200001fc

08000fe8 <ADS1115_Init>:
    *out = ((uint16_t)data[0] << 8) | data[1];
    return 0;
}

void ADS1115_Init(I2C_HandleTypeDef *hi2c, uint8_t addr7bit, ADS1115_PGA_t pga, ADS1115_DR_t dr)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	4611      	mov	r1, r2
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	70fb      	strb	r3, [r7, #3]
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	70bb      	strb	r3, [r7, #2]
 8000ffe:	4613      	mov	r3, r2
 8001000:	707b      	strb	r3, [r7, #1]
    ads_hi2c = hi2c;
 8001002:	4a22      	ldr	r2, [pc, #136]	@ (800108c <ADS1115_Init+0xa4>)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6013      	str	r3, [r2, #0]
    ads_devaddr_8bit = (uint8_t)(addr7bit << 1);
 8001008:	78fb      	ldrb	r3, [r7, #3]
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	b2da      	uxtb	r2, r3
 800100e:	4b20      	ldr	r3, [pc, #128]	@ (8001090 <ADS1115_Init+0xa8>)
 8001010:	701a      	strb	r2, [r3, #0]
    ads_pga = pga;
 8001012:	4a20      	ldr	r2, [pc, #128]	@ (8001094 <ADS1115_Init+0xac>)
 8001014:	78bb      	ldrb	r3, [r7, #2]
 8001016:	7013      	strb	r3, [r2, #0]
    ads_dr = dr;
 8001018:	4a1f      	ldr	r2, [pc, #124]	@ (8001098 <ADS1115_Init+0xb0>)
 800101a:	787b      	ldrb	r3, [r7, #1]
 800101c:	7013      	strb	r3, [r2, #0]

    uint16_t cfg = 0;
 800101e:	2300      	movs	r3, #0
 8001020:	81fb      	strh	r3, [r7, #14]
    cfg |= (0x4 << 12);
 8001022:	89fb      	ldrh	r3, [r7, #14]
 8001024:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001028:	81fb      	strh	r3, [r7, #14]
    cfg |= ((uint16_t)((uint16_t)pga & 0x7) << 9);
 800102a:	78bb      	ldrb	r3, [r7, #2]
 800102c:	b21b      	sxth	r3, r3
 800102e:	025b      	lsls	r3, r3, #9
 8001030:	b21b      	sxth	r3, r3
 8001032:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8001036:	b21a      	sxth	r2, r3
 8001038:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800103c:	4313      	orrs	r3, r2
 800103e:	b21b      	sxth	r3, r3
 8001040:	81fb      	strh	r3, [r7, #14]
    cfg |= ((uint16_t)((uint16_t)dr & 0x7) << 5);
 8001042:	787b      	ldrb	r3, [r7, #1]
 8001044:	b21b      	sxth	r3, r3
 8001046:	015b      	lsls	r3, r3, #5
 8001048:	b21b      	sxth	r3, r3
 800104a:	b2db      	uxtb	r3, r3
 800104c:	b21a      	sxth	r2, r3
 800104e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001052:	4313      	orrs	r3, r2
 8001054:	b21b      	sxth	r3, r3
 8001056:	81fb      	strh	r3, [r7, #14]

    writeRegister16(ADS1115_REG_CONFIG, cfg);
 8001058:	89fb      	ldrh	r3, [r7, #14]
 800105a:	4619      	mov	r1, r3
 800105c:	2001      	movs	r0, #1
 800105e:	f7ff ff93 	bl	8000f88 <writeRegister16>
    writeRegister16(ADS1115_REG_HI_THRESH, 0x7FFF);
 8001062:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8001066:	2003      	movs	r0, #3
 8001068:	f7ff ff8e 	bl	8000f88 <writeRegister16>
    writeRegister16(ADS1115_REG_LO_THRESH, 0x8000);
 800106c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001070:	2002      	movs	r0, #2
 8001072:	f7ff ff89 	bl	8000f88 <writeRegister16>

    ads_dma_done = 0;
 8001076:	4b09      	ldr	r3, [pc, #36]	@ (800109c <ADS1115_Init+0xb4>)
 8001078:	2200      	movs	r2, #0
 800107a:	701a      	strb	r2, [r3, #0]
    ads_in_progress = 0;
 800107c:	4b08      	ldr	r3, [pc, #32]	@ (80010a0 <ADS1115_Init+0xb8>)
 800107e:	2200      	movs	r2, #0
 8001080:	701a      	strb	r2, [r3, #0]
}
 8001082:	bf00      	nop
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	200001f8 	.word	0x200001f8
 8001090:	200001fc 	.word	0x200001fc
 8001094:	20000000 	.word	0x20000000
 8001098:	20000001 	.word	0x20000001
 800109c:	200001fd 	.word	0x200001fd
 80010a0:	200001fe 	.word	0x200001fe

080010a4 <ADS1115_SetSemaphore>:

void ADS1115_SetSemaphore(osSemaphoreId_t sem) { ads_sem = sem; }
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	4a04      	ldr	r2, [pc, #16]	@ (80010c0 <ADS1115_SetSemaphore+0x1c>)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6013      	str	r3, [r2, #0]
 80010b2:	bf00      	nop
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	20000200 	.word	0x20000200

080010c4 <ADS1115_SetI2CMutex>:

void ADS1115_SetI2CMutex(osMutexId_t m) { ads_i2c_mutex = m; }
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	4a04      	ldr	r2, [pc, #16]	@ (80010e0 <ADS1115_SetI2CMutex+0x1c>)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6013      	str	r3, [r2, #0]
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	20000204 	.word	0x20000204

080010e4 <ADS1115_StartRead_DMA>:

/* start DMA read into provided buffer (2 bytes). Non-blocking */
int ADS1115_StartRead_DMA(uint8_t *buf2)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af02      	add	r7, sp, #8
 80010ea:	6078      	str	r0, [r7, #4]
    if (ads_hi2c == NULL) return -1;
 80010ec:	4b1b      	ldr	r3, [pc, #108]	@ (800115c <ADS1115_StartRead_DMA+0x78>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d102      	bne.n	80010fa <ADS1115_StartRead_DMA+0x16>
 80010f4:	f04f 33ff 	mov.w	r3, #4294967295
 80010f8:	e02c      	b.n	8001154 <ADS1115_StartRead_DMA+0x70>
    ads_dma_done = 0;
 80010fa:	4b19      	ldr	r3, [pc, #100]	@ (8001160 <ADS1115_StartRead_DMA+0x7c>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	701a      	strb	r2, [r3, #0]
    ads_in_progress = 1;
 8001100:	4b18      	ldr	r3, [pc, #96]	@ (8001164 <ADS1115_StartRead_DMA+0x80>)
 8001102:	2201      	movs	r2, #1
 8001104:	701a      	strb	r2, [r3, #0]
    if (ads_i2c_mutex) {
 8001106:	4b18      	ldr	r3, [pc, #96]	@ (8001168 <ADS1115_StartRead_DMA+0x84>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d00b      	beq.n	8001126 <ADS1115_StartRead_DMA+0x42>
    	if (osMutexAcquire(ads_i2c_mutex, 100) != osOK) {
 800110e:	4b16      	ldr	r3, [pc, #88]	@ (8001168 <ADS1115_StartRead_DMA+0x84>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2164      	movs	r1, #100	@ 0x64
 8001114:	4618      	mov	r0, r3
 8001116:	f00f fc9d 	bl	8010a54 <osMutexAcquire>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d002      	beq.n	8001126 <ADS1115_StartRead_DMA+0x42>
    		return -1; /* khng ly c mutex trong 100ms */
 8001120:	f04f 33ff 	mov.w	r3, #4294967295
 8001124:	e016      	b.n	8001154 <ADS1115_StartRead_DMA+0x70>
    	}
    }
    if (HAL_I2C_Mem_Read_DMA(ads_hi2c, ads_devaddr_8bit, ADS1115_REG_CONVERSION, I2C_MEMADD_SIZE_8BIT, buf2, 2) != HAL_OK) {
 8001126:	4b0d      	ldr	r3, [pc, #52]	@ (800115c <ADS1115_StartRead_DMA+0x78>)
 8001128:	6818      	ldr	r0, [r3, #0]
 800112a:	4b10      	ldr	r3, [pc, #64]	@ (800116c <ADS1115_StartRead_DMA+0x88>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	4619      	mov	r1, r3
 8001130:	2302      	movs	r3, #2
 8001132:	9301      	str	r3, [sp, #4]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	9300      	str	r3, [sp, #0]
 8001138:	2301      	movs	r3, #1
 800113a:	2200      	movs	r2, #0
 800113c:	f004 fcda 	bl	8005af4 <HAL_I2C_Mem_Read_DMA>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d005      	beq.n	8001152 <ADS1115_StartRead_DMA+0x6e>
        ads_in_progress = 0;
 8001146:	4b07      	ldr	r3, [pc, #28]	@ (8001164 <ADS1115_StartRead_DMA+0x80>)
 8001148:	2200      	movs	r2, #0
 800114a:	701a      	strb	r2, [r3, #0]
        return -1;
 800114c:	f04f 33ff 	mov.w	r3, #4294967295
 8001150:	e000      	b.n	8001154 <ADS1115_StartRead_DMA+0x70>
    }
    return 0;
 8001152:	2300      	movs	r3, #0
}
 8001154:	4618      	mov	r0, r3
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	200001f8 	.word	0x200001f8
 8001160:	200001fd 	.word	0x200001fd
 8001164:	200001fe 	.word	0x200001fe
 8001168:	20000204 	.word	0x20000204
 800116c:	200001fc 	.word	0x200001fc

08001170 <ADS1115_ReadRaw_DMA_Blocking>:

int ADS1115_ReadRaw_DMA_Blocking(int16_t *raw_out, uint32_t timeout_ms)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
    uint8_t buf[2];
    if (ADS1115_StartRead_DMA(buf) != 0) return -1;
 800117a:	f107 0308 	add.w	r3, r7, #8
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff ffb0 	bl	80010e4 <ADS1115_StartRead_DMA>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d002      	beq.n	8001190 <ADS1115_ReadRaw_DMA_Blocking+0x20>
 800118a:	f04f 33ff 	mov.w	r3, #4294967295
 800118e:	e03d      	b.n	800120c <ADS1115_ReadRaw_DMA_Blocking+0x9c>

    if (ads_sem != NULL) {
 8001190:	4b20      	ldr	r3, [pc, #128]	@ (8001214 <ADS1115_ReadRaw_DMA_Blocking+0xa4>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d00e      	beq.n	80011b6 <ADS1115_ReadRaw_DMA_Blocking+0x46>
        if (osSemaphoreAcquire(ads_sem, timeout_ms) != osOK) {
 8001198:	4b1e      	ldr	r3, [pc, #120]	@ (8001214 <ADS1115_ReadRaw_DMA_Blocking+0xa4>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	6839      	ldr	r1, [r7, #0]
 800119e:	4618      	mov	r0, r3
 80011a0:	f00f fda2 	bl	8010ce8 <osSemaphoreAcquire>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d01f      	beq.n	80011ea <ADS1115_ReadRaw_DMA_Blocking+0x7a>
            ads_in_progress = 0;
 80011aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001218 <ADS1115_ReadRaw_DMA_Blocking+0xa8>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	701a      	strb	r2, [r3, #0]
            return -1;
 80011b0:	f04f 33ff 	mov.w	r3, #4294967295
 80011b4:	e02a      	b.n	800120c <ADS1115_ReadRaw_DMA_Blocking+0x9c>
        }
    } else {
        uint32_t t0 = HAL_GetTick();
 80011b6:	f003 f963 	bl	8004480 <HAL_GetTick>
 80011ba:	60f8      	str	r0, [r7, #12]
        while (!ads_dma_done) {
 80011bc:	e010      	b.n	80011e0 <ADS1115_ReadRaw_DMA_Blocking+0x70>
            if ((HAL_GetTick() - t0) > timeout_ms) {
 80011be:	f003 f95f 	bl	8004480 <HAL_GetTick>
 80011c2:	4602      	mov	r2, r0
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	683a      	ldr	r2, [r7, #0]
 80011ca:	429a      	cmp	r2, r3
 80011cc:	d205      	bcs.n	80011da <ADS1115_ReadRaw_DMA_Blocking+0x6a>
                ads_in_progress = 0;
 80011ce:	4b12      	ldr	r3, [pc, #72]	@ (8001218 <ADS1115_ReadRaw_DMA_Blocking+0xa8>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	701a      	strb	r2, [r3, #0]
                return -1;
 80011d4:	f04f 33ff 	mov.w	r3, #4294967295
 80011d8:	e018      	b.n	800120c <ADS1115_ReadRaw_DMA_Blocking+0x9c>
            }
            osDelay(1);
 80011da:	2001      	movs	r0, #1
 80011dc:	f00f fb72 	bl	80108c4 <osDelay>
        while (!ads_dma_done) {
 80011e0:	4b0e      	ldr	r3, [pc, #56]	@ (800121c <ADS1115_ReadRaw_DMA_Blocking+0xac>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d0e9      	beq.n	80011be <ADS1115_ReadRaw_DMA_Blocking+0x4e>
        }
    }

    ads_dma_done = 0;
 80011ea:	4b0c      	ldr	r3, [pc, #48]	@ (800121c <ADS1115_ReadRaw_DMA_Blocking+0xac>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	701a      	strb	r2, [r3, #0]
    uint16_t tmp = ((uint16_t)buf[0] << 8) | buf[1];
 80011f0:	7a3b      	ldrb	r3, [r7, #8]
 80011f2:	b21b      	sxth	r3, r3
 80011f4:	021b      	lsls	r3, r3, #8
 80011f6:	b21a      	sxth	r2, r3
 80011f8:	7a7b      	ldrb	r3, [r7, #9]
 80011fa:	b21b      	sxth	r3, r3
 80011fc:	4313      	orrs	r3, r2
 80011fe:	b21b      	sxth	r3, r3
 8001200:	817b      	strh	r3, [r7, #10]
    *raw_out = (int16_t)tmp;
 8001202:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	801a      	strh	r2, [r3, #0]
    return 0;
 800120a:	2300      	movs	r3, #0
}
 800120c:	4618      	mov	r0, r3
 800120e:	3710      	adds	r7, #16
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000200 	.word	0x20000200
 8001218:	200001fe 	.word	0x200001fe
 800121c:	200001fd 	.word	0x200001fd

08001220 <ADS1115_ReadVoltage_DMA_Blocking>:

int ADS1115_ReadVoltage_DMA_Blocking(float *volts_out, uint32_t timeout_ms)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	6039      	str	r1, [r7, #0]
    if (volts_out == NULL) return -1;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d102      	bne.n	8001236 <ADS1115_ReadVoltage_DMA_Blocking+0x16>
 8001230:	f04f 33ff 	mov.w	r3, #4294967295
 8001234:	e026      	b.n	8001284 <ADS1115_ReadVoltage_DMA_Blocking+0x64>
    int16_t raw = 0;
 8001236:	2300      	movs	r3, #0
 8001238:	817b      	strh	r3, [r7, #10]
    if (ADS1115_ReadRaw_DMA_Blocking(&raw, timeout_ms) != 0) {
 800123a:	f107 030a 	add.w	r3, r7, #10
 800123e:	6839      	ldr	r1, [r7, #0]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff ff95 	bl	8001170 <ADS1115_ReadRaw_DMA_Blocking>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d002      	beq.n	8001252 <ADS1115_ReadVoltage_DMA_Blocking+0x32>
        return -1;
 800124c:	f04f 33ff 	mov.w	r3, #4294967295
 8001250:	e018      	b.n	8001284 <ADS1115_ReadVoltage_DMA_Blocking+0x64>
    }
    float fs = ads_get_fullscale_voltage(ads_pga);
 8001252:	4b0e      	ldr	r3, [pc, #56]	@ (800128c <ADS1115_ReadVoltage_DMA_Blocking+0x6c>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff fe5c 	bl	8000f14 <ads_get_fullscale_voltage>
 800125c:	ed87 0a03 	vstr	s0, [r7, #12]
    *volts_out = ((float)raw) * (fs / 32768.0f);
 8001260:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001264:	ee07 3a90 	vmov	s15, r3
 8001268:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800126c:	edd7 6a03 	vldr	s13, [r7, #12]
 8001270:	ed9f 6a07 	vldr	s12, [pc, #28]	@ 8001290 <ADS1115_ReadVoltage_DMA_Blocking+0x70>
 8001274:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001278:	ee67 7a27 	vmul.f32	s15, s14, s15
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	edc3 7a00 	vstr	s15, [r3]
    return 0;
 8001282:	2300      	movs	r3, #0
}
 8001284:	4618      	mov	r0, r3
 8001286:	3710      	adds	r7, #16
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	20000000 	.word	0x20000000
 8001290:	47000000 	.word	0x47000000

08001294 <ADS1115_DMA_RxCpltCallback>:
/* Called from main HAL_I2C_MemRxCpltCallback */
void ADS1115_DMA_RxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
	if (ads_i2c_mutex) osMutexRelease(ads_i2c_mutex);
 800129c:	4b10      	ldr	r3, [pc, #64]	@ (80012e0 <ADS1115_DMA_RxCpltCallback+0x4c>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d004      	beq.n	80012ae <ADS1115_DMA_RxCpltCallback+0x1a>
 80012a4:	4b0e      	ldr	r3, [pc, #56]	@ (80012e0 <ADS1115_DMA_RxCpltCallback+0x4c>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f00f fc31 	bl	8010b10 <osMutexRelease>
    (void)hi2c;
    if (!ads_in_progress) return;
 80012ae:	4b0d      	ldr	r3, [pc, #52]	@ (80012e4 <ADS1115_DMA_RxCpltCallback+0x50>)
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d00f      	beq.n	80012d8 <ADS1115_DMA_RxCpltCallback+0x44>
    ads_in_progress = 0;
 80012b8:	4b0a      	ldr	r3, [pc, #40]	@ (80012e4 <ADS1115_DMA_RxCpltCallback+0x50>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	701a      	strb	r2, [r3, #0]
    ads_dma_done = 1;
 80012be:	4b0a      	ldr	r3, [pc, #40]	@ (80012e8 <ADS1115_DMA_RxCpltCallback+0x54>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	701a      	strb	r2, [r3, #0]
    if (ads_sem) {
 80012c4:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <ADS1115_DMA_RxCpltCallback+0x58>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d006      	beq.n	80012da <ADS1115_DMA_RxCpltCallback+0x46>
        osSemaphoreRelease(ads_sem);
 80012cc:	4b07      	ldr	r3, [pc, #28]	@ (80012ec <ADS1115_DMA_RxCpltCallback+0x58>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f00f fd6f 	bl	8010db4 <osSemaphoreRelease>
 80012d6:	e000      	b.n	80012da <ADS1115_DMA_RxCpltCallback+0x46>
    if (!ads_in_progress) return;
 80012d8:	bf00      	nop
    }
}
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	20000204 	.word	0x20000204
 80012e4:	200001fe 	.word	0x200001fe
 80012e8:	200001fd 	.word	0x200001fd
 80012ec:	20000200 	.word	0x20000200

080012f0 <ADS1115_DMA_ErrorCallback>:

void ADS1115_DMA_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
	if (ads_i2c_mutex) osMutexRelease(ads_i2c_mutex);
 80012f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001330 <ADS1115_DMA_ErrorCallback+0x40>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d004      	beq.n	800130a <ADS1115_DMA_ErrorCallback+0x1a>
 8001300:	4b0b      	ldr	r3, [pc, #44]	@ (8001330 <ADS1115_DMA_ErrorCallback+0x40>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4618      	mov	r0, r3
 8001306:	f00f fc03 	bl	8010b10 <osMutexRelease>
    (void)hi2c;
    ads_in_progress = 0;
 800130a:	4b0a      	ldr	r3, [pc, #40]	@ (8001334 <ADS1115_DMA_ErrorCallback+0x44>)
 800130c:	2200      	movs	r2, #0
 800130e:	701a      	strb	r2, [r3, #0]
    ads_dma_done = 0;
 8001310:	4b09      	ldr	r3, [pc, #36]	@ (8001338 <ADS1115_DMA_ErrorCallback+0x48>)
 8001312:	2200      	movs	r2, #0
 8001314:	701a      	strb	r2, [r3, #0]
    if (ads_sem) {
 8001316:	4b09      	ldr	r3, [pc, #36]	@ (800133c <ADS1115_DMA_ErrorCallback+0x4c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d004      	beq.n	8001328 <ADS1115_DMA_ErrorCallback+0x38>
        osSemaphoreRelease(ads_sem); /* wake waiter with error */
 800131e:	4b07      	ldr	r3, [pc, #28]	@ (800133c <ADS1115_DMA_ErrorCallback+0x4c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4618      	mov	r0, r3
 8001324:	f00f fd46 	bl	8010db4 <osSemaphoreRelease>
    }
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	20000204 	.word	0x20000204
 8001334:	200001fe 	.word	0x200001fe
 8001338:	200001fd 	.word	0x200001fd
 800133c:	20000200 	.word	0x20000200

08001340 <Set_Pin_Output>:
 */

#include "DHT11.h"

/* set pin as open-drain output, pull-up */
static void Set_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8001340:	b580      	push	{r7, lr}
 8001342:	b088      	sub	sp, #32
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	460b      	mov	r3, r1
 800134a:	807b      	strh	r3, [r7, #2]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134c:	f107 030c 	add.w	r3, r7, #12
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
 800135a:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_Pin;
 800135c:	887b      	ldrh	r3, [r7, #2]
 800135e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;  /* open-drain */
 8001360:	2311      	movs	r3, #17
 8001362:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001364:	2301      	movs	r3, #1
 8001366:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001368:	2300      	movs	r3, #0
 800136a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800136c:	f107 030c 	add.w	r3, r7, #12
 8001370:	4619      	mov	r1, r3
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f003 fdea 	bl	8004f4c <HAL_GPIO_Init>
}
 8001378:	bf00      	nop
 800137a:	3720      	adds	r7, #32
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <Set_Pin_Input>:
static void Set_Pin_Input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	460b      	mov	r3, r1
 800138a:	807b      	strh	r3, [r7, #2]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800138c:	f107 030c 	add.w	r3, r7, #12
 8001390:	2200      	movs	r2, #0
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	605a      	str	r2, [r3, #4]
 8001396:	609a      	str	r2, [r3, #8]
 8001398:	60da      	str	r2, [r3, #12]
 800139a:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_Pin;
 800139c:	887b      	ldrh	r3, [r7, #2]
 800139e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013a0:	2300      	movs	r3, #0
 80013a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013a4:	2301      	movs	r3, #1
 80013a6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80013a8:	f107 030c 	add.w	r3, r7, #12
 80013ac:	4619      	mov	r1, r3
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f003 fdcc 	bl	8004f4c <HAL_GPIO_Init>
}
 80013b4:	bf00      	nop
 80013b6:	3720      	adds	r7, #32
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}

080013bc <DWT_Delay_Init>:
uint32_t DWT_Delay_Init(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80013c2:	4b13      	ldr	r3, [pc, #76]	@ (8001410 <DWT_Delay_Init+0x54>)
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	4a12      	ldr	r2, [pc, #72]	@ (8001410 <DWT_Delay_Init+0x54>)
 80013c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80013cc:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80013ce:	4b11      	ldr	r3, [pc, #68]	@ (8001414 <DWT_Delay_Init+0x58>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a10      	ldr	r2, [pc, #64]	@ (8001414 <DWT_Delay_Init+0x58>)
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	6013      	str	r3, [r2, #0]
    DWT->CYCCNT = 0;
 80013da:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <DWT_Delay_Init+0x58>)
 80013dc:	2200      	movs	r2, #0
 80013de:	605a      	str	r2, [r3, #4]
    for (volatile int i=0;i<10;i++) __NOP();
 80013e0:	2300      	movs	r3, #0
 80013e2:	607b      	str	r3, [r7, #4]
 80013e4:	e003      	b.n	80013ee <DWT_Delay_Init+0x32>
 80013e6:	bf00      	nop
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	3301      	adds	r3, #1
 80013ec:	607b      	str	r3, [r7, #4]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b09      	cmp	r3, #9
 80013f2:	ddf8      	ble.n	80013e6 <DWT_Delay_Init+0x2a>
    if (DWT->CYCCNT) return 0;
 80013f4:	4b07      	ldr	r3, [pc, #28]	@ (8001414 <DWT_Delay_Init+0x58>)
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <DWT_Delay_Init+0x44>
 80013fc:	2300      	movs	r3, #0
 80013fe:	e000      	b.n	8001402 <DWT_Delay_Init+0x46>
    return 1;
 8001400:	2301      	movs	r3, #1
}
 8001402:	4618      	mov	r0, r3
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	e000edf0 	.word	0xe000edf0
 8001414:	e0001000 	.word	0xe0001000

08001418 <delay_us>:
static void delay_us(uint32_t microseconds)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
    uint32_t clk_cycle_start = DWT->CYCCNT;
 8001420:	4b0d      	ldr	r3, [pc, #52]	@ (8001458 <delay_us+0x40>)
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	60fb      	str	r3, [r7, #12]
    uint32_t cycles = microseconds * (HAL_RCC_GetHCLKFreq() / 1000000UL);
 8001426:	f007 f8bb 	bl	80085a0 <HAL_RCC_GetHCLKFreq>
 800142a:	4603      	mov	r3, r0
 800142c:	4a0b      	ldr	r2, [pc, #44]	@ (800145c <delay_us+0x44>)
 800142e:	fba2 2303 	umull	r2, r3, r2, r3
 8001432:	0c9a      	lsrs	r2, r3, #18
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	fb02 f303 	mul.w	r3, r2, r3
 800143a:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - clk_cycle_start) < cycles) { __NOP(); }
 800143c:	e000      	b.n	8001440 <delay_us+0x28>
 800143e:	bf00      	nop
 8001440:	4b05      	ldr	r3, [pc, #20]	@ (8001458 <delay_us+0x40>)
 8001442:	685a      	ldr	r2, [r3, #4]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	68ba      	ldr	r2, [r7, #8]
 800144a:	429a      	cmp	r2, r3
 800144c:	d8f7      	bhi.n	800143e <delay_us+0x26>
}
 800144e:	bf00      	nop
 8001450:	bf00      	nop
 8001452:	3710      	adds	r7, #16
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	e0001000 	.word	0xe0001000
 800145c:	431bde83 	.word	0x431bde83

08001460 <DHT_Start>:
static void DHT_Start(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b088      	sub	sp, #32
 8001464:	af00      	add	r7, sp, #0
    else if (DHT_PORT == GPIOB) __HAL_RCC_GPIOB_CLK_ENABLE();
    else if (DHT_PORT == GPIOC) __HAL_RCC_GPIOC_CLK_ENABLE();
    else if (DHT_PORT == GPIOD) __HAL_RCC_GPIOD_CLK_ENABLE();
    else if (DHT_PORT == GPIOE) __HAL_RCC_GPIOE_CLK_ENABLE();
    else if (DHT_PORT == GPIOF) __HAL_RCC_GPIOF_CLK_ENABLE();
    else if (DHT_PORT == GPIOG) __HAL_RCC_GPIOG_CLK_ENABLE();
 8001466:	4b14      	ldr	r3, [pc, #80]	@ (80014b8 <DHT_Start+0x58>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146a:	4a13      	ldr	r2, [pc, #76]	@ (80014b8 <DHT_Start+0x58>)
 800146c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001470:	6313      	str	r3, [r2, #48]	@ 0x30
 8001472:	4b11      	ldr	r3, [pc, #68]	@ (80014b8 <DHT_Start+0x58>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	687b      	ldr	r3, [r7, #4]
    else if (DHT_PORT == GPIOH) __HAL_RCC_GPIOH_CLK_ENABLE();

    Set_Pin_Output(DHT_PORT, DHT_PIN);
 800147e:	2180      	movs	r1, #128	@ 0x80
 8001480:	480e      	ldr	r0, [pc, #56]	@ (80014bc <DHT_Start+0x5c>)
 8001482:	f7ff ff5d 	bl	8001340 <Set_Pin_Output>
    HAL_GPIO_WritePin(DHT_PORT, DHT_PIN, GPIO_PIN_RESET);
 8001486:	2200      	movs	r2, #0
 8001488:	2180      	movs	r1, #128	@ 0x80
 800148a:	480c      	ldr	r0, [pc, #48]	@ (80014bc <DHT_Start+0x5c>)
 800148c:	f003 ff22 	bl	80052d4 <HAL_GPIO_WritePin>

#if defined(TYPE_DHT11)
    delay_us(18000);
 8001490:	f244 6050 	movw	r0, #18000	@ 0x4650
 8001494:	f7ff ffc0 	bl	8001418 <delay_us>
#elif defined(TYPE_DHT22)
    delay_us(1200);
#endif

    HAL_GPIO_WritePin(DHT_PORT, DHT_PIN, GPIO_PIN_SET);
 8001498:	2201      	movs	r2, #1
 800149a:	2180      	movs	r1, #128	@ 0x80
 800149c:	4807      	ldr	r0, [pc, #28]	@ (80014bc <DHT_Start+0x5c>)
 800149e:	f003 ff19 	bl	80052d4 <HAL_GPIO_WritePin>
    delay_us(30);
 80014a2:	201e      	movs	r0, #30
 80014a4:	f7ff ffb8 	bl	8001418 <delay_us>
    Set_Pin_Input(DHT_PORT, DHT_PIN);
 80014a8:	2180      	movs	r1, #128	@ 0x80
 80014aa:	4804      	ldr	r0, [pc, #16]	@ (80014bc <DHT_Start+0x5c>)
 80014ac:	f7ff ff68 	bl	8001380 <Set_Pin_Input>
}
 80014b0:	bf00      	nop
 80014b2:	3720      	adds	r7, #32
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40023800 	.word	0x40023800
 80014bc:	40021800 	.word	0x40021800

080014c0 <DHT_Check_Response>:
static int DHT_Check_Response(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
    int response = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	60fb      	str	r3, [r7, #12]
    delay_us(40);
 80014ca:	2028      	movs	r0, #40	@ 0x28
 80014cc:	f7ff ffa4 	bl	8001418 <delay_us>
    if (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN) == GPIO_PIN_RESET) {
 80014d0:	2180      	movs	r1, #128	@ 0x80
 80014d2:	481c      	ldr	r0, [pc, #112]	@ (8001544 <DHT_Check_Response+0x84>)
 80014d4:	f003 fee6 	bl	80052a4 <HAL_GPIO_ReadPin>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d10e      	bne.n	80014fc <DHT_Check_Response+0x3c>
        delay_us(80);
 80014de:	2050      	movs	r0, #80	@ 0x50
 80014e0:	f7ff ff9a 	bl	8001418 <delay_us>
        if (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN) == GPIO_PIN_SET) response = 1;
 80014e4:	2180      	movs	r1, #128	@ 0x80
 80014e6:	4817      	ldr	r0, [pc, #92]	@ (8001544 <DHT_Check_Response+0x84>)
 80014e8:	f003 fedc 	bl	80052a4 <HAL_GPIO_ReadPin>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d102      	bne.n	80014f8 <DHT_Check_Response+0x38>
 80014f2:	2301      	movs	r3, #1
 80014f4:	60fb      	str	r3, [r7, #12]
 80014f6:	e001      	b.n	80014fc <DHT_Check_Response+0x3c>
        else response = 0;
 80014f8:	2300      	movs	r3, #0
 80014fa:	60fb      	str	r3, [r7, #12]
    }
    /* wait for line to go low again (end of response) */
    uint32_t tstart = DWT->CYCCNT;
 80014fc:	4b12      	ldr	r3, [pc, #72]	@ (8001548 <DHT_Check_Response+0x88>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	60bb      	str	r3, [r7, #8]
    uint32_t timeoutCycles = (HAL_RCC_GetHCLKFreq() / 1000UL) * 5; /* 5 ms max */
 8001502:	f007 f84d 	bl	80085a0 <HAL_RCC_GetHCLKFreq>
 8001506:	4603      	mov	r3, r0
 8001508:	4a10      	ldr	r2, [pc, #64]	@ (800154c <DHT_Check_Response+0x8c>)
 800150a:	fba2 2303 	umull	r2, r3, r2, r3
 800150e:	099a      	lsrs	r2, r3, #6
 8001510:	4613      	mov	r3, r2
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	4413      	add	r3, r2
 8001516:	607b      	str	r3, [r7, #4]
    while (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN) == GPIO_PIN_SET) {
 8001518:	e006      	b.n	8001528 <DHT_Check_Response+0x68>
        if ((DWT->CYCCNT - tstart) > timeoutCycles) break;
 800151a:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <DHT_Check_Response+0x88>)
 800151c:	685a      	ldr	r2, [r3, #4]
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	429a      	cmp	r2, r3
 8001526:	d307      	bcc.n	8001538 <DHT_Check_Response+0x78>
    while (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN) == GPIO_PIN_SET) {
 8001528:	2180      	movs	r1, #128	@ 0x80
 800152a:	4806      	ldr	r0, [pc, #24]	@ (8001544 <DHT_Check_Response+0x84>)
 800152c:	f003 feba 	bl	80052a4 <HAL_GPIO_ReadPin>
 8001530:	4603      	mov	r3, r0
 8001532:	2b01      	cmp	r3, #1
 8001534:	d0f1      	beq.n	800151a <DHT_Check_Response+0x5a>
 8001536:	e000      	b.n	800153a <DHT_Check_Response+0x7a>
        if ((DWT->CYCCNT - tstart) > timeoutCycles) break;
 8001538:	bf00      	nop
    }
    return response;
 800153a:	68fb      	ldr	r3, [r7, #12]
}
 800153c:	4618      	mov	r0, r3
 800153e:	3710      	adds	r7, #16
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	40021800 	.word	0x40021800
 8001548:	e0001000 	.word	0xe0001000
 800154c:	10624dd3 	.word	0x10624dd3

08001550 <DHT_ReadByte>:
static uint8_t DHT_ReadByte(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
    uint8_t result = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < 8; i++) {
 800155a:	2300      	movs	r3, #0
 800155c:	73bb      	strb	r3, [r7, #14]
 800155e:	e04c      	b.n	80015fa <DHT_ReadByte+0xaa>
        /* wait for pin to go high */
        uint32_t tstart = DWT->CYCCNT;
 8001560:	4b2a      	ldr	r3, [pc, #168]	@ (800160c <DHT_ReadByte+0xbc>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	60bb      	str	r3, [r7, #8]
        uint32_t timeout = (HAL_RCC_GetHCLKFreq() / 1000000UL) * 1000; /* 1 ms */
 8001566:	f007 f81b 	bl	80085a0 <HAL_RCC_GetHCLKFreq>
 800156a:	4603      	mov	r3, r0
 800156c:	4a28      	ldr	r2, [pc, #160]	@ (8001610 <DHT_ReadByte+0xc0>)
 800156e:	fba2 2303 	umull	r2, r3, r2, r3
 8001572:	0c9b      	lsrs	r3, r3, #18
 8001574:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001578:	fb02 f303 	mul.w	r3, r2, r3
 800157c:	607b      	str	r3, [r7, #4]
        while (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN) == GPIO_PIN_RESET) {
 800157e:	e008      	b.n	8001592 <DHT_ReadByte+0x42>
            if ((DWT->CYCCNT - tstart) > timeout) return 0; /* timeout */
 8001580:	4b22      	ldr	r3, [pc, #136]	@ (800160c <DHT_ReadByte+0xbc>)
 8001582:	685a      	ldr	r2, [r3, #4]
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	687a      	ldr	r2, [r7, #4]
 800158a:	429a      	cmp	r2, r3
 800158c:	d201      	bcs.n	8001592 <DHT_ReadByte+0x42>
 800158e:	2300      	movs	r3, #0
 8001590:	e037      	b.n	8001602 <DHT_ReadByte+0xb2>
        while (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN) == GPIO_PIN_RESET) {
 8001592:	2180      	movs	r1, #128	@ 0x80
 8001594:	481f      	ldr	r0, [pc, #124]	@ (8001614 <DHT_ReadByte+0xc4>)
 8001596:	f003 fe85 	bl	80052a4 <HAL_GPIO_ReadPin>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d0ef      	beq.n	8001580 <DHT_ReadByte+0x30>
        }

        /* pin is high; measure how long */
        delay_us(40); /* after ~40us, high=>1 low=>0 per DHT timing */
 80015a0:	2028      	movs	r0, #40	@ 0x28
 80015a2:	f7ff ff39 	bl	8001418 <delay_us>
        if (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN) == GPIO_PIN_SET) {
 80015a6:	2180      	movs	r1, #128	@ 0x80
 80015a8:	481a      	ldr	r0, [pc, #104]	@ (8001614 <DHT_ReadByte+0xc4>)
 80015aa:	f003 fe7b 	bl	80052a4 <HAL_GPIO_ReadPin>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d11f      	bne.n	80015f4 <DHT_ReadByte+0xa4>
            result |= (1 << (7 - i));
 80015b4:	7bbb      	ldrb	r3, [r7, #14]
 80015b6:	f1c3 0307 	rsb	r3, r3, #7
 80015ba:	2201      	movs	r2, #1
 80015bc:	fa02 f303 	lsl.w	r3, r2, r3
 80015c0:	b25a      	sxtb	r2, r3
 80015c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015c6:	4313      	orrs	r3, r2
 80015c8:	b25b      	sxtb	r3, r3
 80015ca:	73fb      	strb	r3, [r7, #15]
            /* wait for pin to go low before next bit */
            tstart = DWT->CYCCNT;
 80015cc:	4b0f      	ldr	r3, [pc, #60]	@ (800160c <DHT_ReadByte+0xbc>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	60bb      	str	r3, [r7, #8]
            while (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN) == GPIO_PIN_SET) {
 80015d2:	e006      	b.n	80015e2 <DHT_ReadByte+0x92>
                if ((DWT->CYCCNT - tstart) > timeout) break;
 80015d4:	4b0d      	ldr	r3, [pc, #52]	@ (800160c <DHT_ReadByte+0xbc>)
 80015d6:	685a      	ldr	r2, [r3, #4]
 80015d8:	68bb      	ldr	r3, [r7, #8]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d307      	bcc.n	80015f2 <DHT_ReadByte+0xa2>
            while (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN) == GPIO_PIN_SET) {
 80015e2:	2180      	movs	r1, #128	@ 0x80
 80015e4:	480b      	ldr	r0, [pc, #44]	@ (8001614 <DHT_ReadByte+0xc4>)
 80015e6:	f003 fe5d 	bl	80052a4 <HAL_GPIO_ReadPin>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d0f1      	beq.n	80015d4 <DHT_ReadByte+0x84>
 80015f0:	e000      	b.n	80015f4 <DHT_ReadByte+0xa4>
                if ((DWT->CYCCNT - tstart) > timeout) break;
 80015f2:	bf00      	nop
    for (uint8_t i = 0; i < 8; i++) {
 80015f4:	7bbb      	ldrb	r3, [r7, #14]
 80015f6:	3301      	adds	r3, #1
 80015f8:	73bb      	strb	r3, [r7, #14]
 80015fa:	7bbb      	ldrb	r3, [r7, #14]
 80015fc:	2b07      	cmp	r3, #7
 80015fe:	d9af      	bls.n	8001560 <DHT_ReadByte+0x10>
            }
        } else {
            /* bit is 0: nothing to set (already zero) */
        }
    }
    return result;
 8001600:	7bfb      	ldrb	r3, [r7, #15]
}
 8001602:	4618      	mov	r0, r3
 8001604:	3710      	adds	r7, #16
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	e0001000 	.word	0xe0001000
 8001610:	431bde83 	.word	0x431bde83
 8001614:	40021800 	.word	0x40021800

08001618 <DHT_GetData>:
/* Public API */
void DHT_GetData(DHT_DataTypedef *DHT_Data)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
    if (DHT_Data == NULL) return;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d04c      	beq.n	80016c0 <DHT_GetData+0xa8>
    DHT_Data->valid = 0;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2200      	movs	r2, #0
 800162a:	721a      	strb	r2, [r3, #8]
    /* start comms */
    DHT_Start();
 800162c:	f7ff ff18 	bl	8001460 <DHT_Start>
    if (!DHT_Check_Response()) {
 8001630:	f7ff ff46 	bl	80014c0 <DHT_Check_Response>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d103      	bne.n	8001642 <DHT_GetData+0x2a>
        DHT_Data->valid = 0;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2200      	movs	r2, #0
 800163e:	721a      	strb	r2, [r3, #8]
        return;
 8001640:	e03f      	b.n	80016c2 <DHT_GetData+0xaa>
    }

    uint8_t Rh_byte1 = DHT_ReadByte();
 8001642:	f7ff ff85 	bl	8001550 <DHT_ReadByte>
 8001646:	4603      	mov	r3, r0
 8001648:	73fb      	strb	r3, [r7, #15]
    uint8_t Rh_byte2 = DHT_ReadByte();
 800164a:	f7ff ff81 	bl	8001550 <DHT_ReadByte>
 800164e:	4603      	mov	r3, r0
 8001650:	73bb      	strb	r3, [r7, #14]
    uint8_t Temp_byte1 = DHT_ReadByte();
 8001652:	f7ff ff7d 	bl	8001550 <DHT_ReadByte>
 8001656:	4603      	mov	r3, r0
 8001658:	737b      	strb	r3, [r7, #13]
    uint8_t Temp_byte2 = DHT_ReadByte();
 800165a:	f7ff ff79 	bl	8001550 <DHT_ReadByte>
 800165e:	4603      	mov	r3, r0
 8001660:	733b      	strb	r3, [r7, #12]
    uint8_t SUM = DHT_ReadByte();
 8001662:	f7ff ff75 	bl	8001550 <DHT_ReadByte>
 8001666:	4603      	mov	r3, r0
 8001668:	72fb      	strb	r3, [r7, #11]

    uint16_t calc_sum = (uint16_t)Rh_byte1 + (uint16_t)Rh_byte2 + (uint16_t)Temp_byte1 + (uint16_t)Temp_byte2;
 800166a:	7bfb      	ldrb	r3, [r7, #15]
 800166c:	b29a      	uxth	r2, r3
 800166e:	7bbb      	ldrb	r3, [r7, #14]
 8001670:	b29b      	uxth	r3, r3
 8001672:	4413      	add	r3, r2
 8001674:	b29a      	uxth	r2, r3
 8001676:	7b7b      	ldrb	r3, [r7, #13]
 8001678:	b29b      	uxth	r3, r3
 800167a:	4413      	add	r3, r2
 800167c:	b29a      	uxth	r2, r3
 800167e:	7b3b      	ldrb	r3, [r7, #12]
 8001680:	b29b      	uxth	r3, r3
 8001682:	4413      	add	r3, r2
 8001684:	813b      	strh	r3, [r7, #8]
    if ((uint8_t)(calc_sum & 0xFF) != SUM) {
 8001686:	893b      	ldrh	r3, [r7, #8]
 8001688:	b2db      	uxtb	r3, r3
 800168a:	7afa      	ldrb	r2, [r7, #11]
 800168c:	429a      	cmp	r2, r3
 800168e:	d003      	beq.n	8001698 <DHT_GetData+0x80>
        DHT_Data->valid = 0;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2200      	movs	r2, #0
 8001694:	721a      	strb	r2, [r3, #8]
        return;
 8001696:	e014      	b.n	80016c2 <DHT_GetData+0xaa>
    }

#if defined(TYPE_DHT11)
    DHT_Data->Humidity = (float)Rh_byte1;
 8001698:	7bfb      	ldrb	r3, [r7, #15]
 800169a:	ee07 3a90 	vmov	s15, r3
 800169e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	edc3 7a01 	vstr	s15, [r3, #4]
    DHT_Data->Temperature = (float)Temp_byte1;
 80016a8:	7b7b      	ldrb	r3, [r7, #13]
 80016aa:	ee07 3a90 	vmov	s15, r3
 80016ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	edc3 7a00 	vstr	s15, [r3]
    } else {
        DHT_Data->Temperature = rawTmp / 10.0f;
    }
#endif

    DHT_Data->valid = 1;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2201      	movs	r2, #1
 80016bc:	721a      	strb	r2, [r3, #8]
    return;
 80016be:	e000      	b.n	80016c2 <DHT_GetData+0xaa>
    if (DHT_Data == NULL) return;
 80016c0:	bf00      	nop
}
 80016c2:	3710      	adds	r7, #16
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <CS_LOW>:
static uint8_t lora_tx_buf[256 + 1];

static osSemaphoreId_t lora_tx_sem = NULL;


static inline void CS_LOW(void)  { HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_RESET); }
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	2200      	movs	r2, #0
 80016ce:	2101      	movs	r1, #1
 80016d0:	4802      	ldr	r0, [pc, #8]	@ (80016dc <CS_LOW+0x14>)
 80016d2:	f003 fdff 	bl	80052d4 <HAL_GPIO_WritePin>
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40022000 	.word	0x40022000

080016e0 <CS_HIGH>:
static inline void CS_HIGH(void) { HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_SET);   }
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	2201      	movs	r2, #1
 80016e6:	2101      	movs	r1, #1
 80016e8:	4802      	ldr	r0, [pc, #8]	@ (80016f4 <CS_HIGH+0x14>)
 80016ea:	f003 fdf3 	bl	80052d4 <HAL_GPIO_WritePin>
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40022000 	.word	0x40022000

080016f8 <LoRa_singleWrite>:

/* low-level singleWrite/read kept as before but used only in task context (not ISR) */

static int LoRa_singleWrite(uint8_t addr, uint8_t value)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	460a      	mov	r2, r1
 8001702:	71fb      	strb	r3, [r7, #7]
 8001704:	4613      	mov	r3, r2
 8001706:	71bb      	strb	r3, [r7, #6]
    uint8_t tx[2];
    tx[0] = addr | 0x80;
 8001708:	79fb      	ldrb	r3, [r7, #7]
 800170a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800170e:	b2db      	uxtb	r3, r3
 8001710:	733b      	strb	r3, [r7, #12]
    tx[1] = value;
 8001712:	79bb      	ldrb	r3, [r7, #6]
 8001714:	737b      	strb	r3, [r7, #13]
    CS_LOW();
 8001716:	f7ff ffd7 	bl	80016c8 <CS_LOW>
    if (HAL_SPI_Transmit(&hspi2, tx, 2, 100) != HAL_OK) { CS_HIGH(); return -1; }
 800171a:	f107 010c 	add.w	r1, r7, #12
 800171e:	2364      	movs	r3, #100	@ 0x64
 8001720:	2202      	movs	r2, #2
 8001722:	4809      	ldr	r0, [pc, #36]	@ (8001748 <LoRa_singleWrite+0x50>)
 8001724:	f009 fb2a 	bl	800ad7c <HAL_SPI_Transmit>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d004      	beq.n	8001738 <LoRa_singleWrite+0x40>
 800172e:	f7ff ffd7 	bl	80016e0 <CS_HIGH>
 8001732:	f04f 33ff 	mov.w	r3, #4294967295
 8001736:	e002      	b.n	800173e <LoRa_singleWrite+0x46>
    CS_HIGH();
 8001738:	f7ff ffd2 	bl	80016e0 <CS_HIGH>
    return 0;
 800173c:	2300      	movs	r3, #0
}
 800173e:	4618      	mov	r0, r3
 8001740:	3710      	adds	r7, #16
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	20000604 	.word	0x20000604

0800174c <LoRa_singleRead>:
static int LoRa_singleRead(uint8_t addr, uint8_t *value)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	6039      	str	r1, [r7, #0]
 8001756:	71fb      	strb	r3, [r7, #7]
    uint8_t tx = addr & 0x7F;
 8001758:	79fb      	ldrb	r3, [r7, #7]
 800175a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800175e:	b2db      	uxtb	r3, r3
 8001760:	73fb      	strb	r3, [r7, #15]
    uint8_t rx = 0;
 8001762:	2300      	movs	r3, #0
 8001764:	73bb      	strb	r3, [r7, #14]
    CS_LOW();
 8001766:	f7ff ffaf 	bl	80016c8 <CS_LOW>
    if (HAL_SPI_Transmit(&hspi2, &tx, 1, 50) != HAL_OK) { CS_HIGH(); return -1; }
 800176a:	f107 010f 	add.w	r1, r7, #15
 800176e:	2332      	movs	r3, #50	@ 0x32
 8001770:	2201      	movs	r2, #1
 8001772:	4812      	ldr	r0, [pc, #72]	@ (80017bc <LoRa_singleRead+0x70>)
 8001774:	f009 fb02 	bl	800ad7c <HAL_SPI_Transmit>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d004      	beq.n	8001788 <LoRa_singleRead+0x3c>
 800177e:	f7ff ffaf 	bl	80016e0 <CS_HIGH>
 8001782:	f04f 33ff 	mov.w	r3, #4294967295
 8001786:	e014      	b.n	80017b2 <LoRa_singleRead+0x66>
    if (HAL_SPI_Receive(&hspi2, &rx, 1, 100) != HAL_OK) { CS_HIGH(); return -1; }
 8001788:	f107 010e 	add.w	r1, r7, #14
 800178c:	2364      	movs	r3, #100	@ 0x64
 800178e:	2201      	movs	r2, #1
 8001790:	480a      	ldr	r0, [pc, #40]	@ (80017bc <LoRa_singleRead+0x70>)
 8001792:	f009 fc69 	bl	800b068 <HAL_SPI_Receive>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d004      	beq.n	80017a6 <LoRa_singleRead+0x5a>
 800179c:	f7ff ffa0 	bl	80016e0 <CS_HIGH>
 80017a0:	f04f 33ff 	mov.w	r3, #4294967295
 80017a4:	e005      	b.n	80017b2 <LoRa_singleRead+0x66>
    CS_HIGH();
 80017a6:	f7ff ff9b 	bl	80016e0 <CS_HIGH>
    *value = rx;
 80017aa:	7bba      	ldrb	r2, [r7, #14]
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	701a      	strb	r2, [r3, #0]
    return 0;
 80017b0:	2300      	movs	r3, #0
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3710      	adds	r7, #16
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	20000604 	.word	0x20000604

080017c0 <LoRa_readBurst>:

static int LoRa_readBurst(uint8_t addr, uint8_t *dst, uint16_t len)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4603      	mov	r3, r0
 80017c8:	6039      	str	r1, [r7, #0]
 80017ca:	71fb      	strb	r3, [r7, #7]
 80017cc:	4613      	mov	r3, r2
 80017ce:	80bb      	strh	r3, [r7, #4]
    uint8_t a = addr & 0x7F;
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	73fb      	strb	r3, [r7, #15]
    CS_LOW();
 80017da:	f7ff ff75 	bl	80016c8 <CS_LOW>
    if (HAL_SPI_Transmit(&hspi2, &a, 1, 50) != HAL_OK) { CS_HIGH(); return -1; }
 80017de:	f107 010f 	add.w	r1, r7, #15
 80017e2:	2332      	movs	r3, #50	@ 0x32
 80017e4:	2201      	movs	r2, #1
 80017e6:	4810      	ldr	r0, [pc, #64]	@ (8001828 <LoRa_readBurst+0x68>)
 80017e8:	f009 fac8 	bl	800ad7c <HAL_SPI_Transmit>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d004      	beq.n	80017fc <LoRa_readBurst+0x3c>
 80017f2:	f7ff ff75 	bl	80016e0 <CS_HIGH>
 80017f6:	f04f 33ff 	mov.w	r3, #4294967295
 80017fa:	e010      	b.n	800181e <LoRa_readBurst+0x5e>
    if (HAL_SPI_Receive(&hspi2, dst, len, 200) != HAL_OK) { CS_HIGH(); return -1; }
 80017fc:	88ba      	ldrh	r2, [r7, #4]
 80017fe:	23c8      	movs	r3, #200	@ 0xc8
 8001800:	6839      	ldr	r1, [r7, #0]
 8001802:	4809      	ldr	r0, [pc, #36]	@ (8001828 <LoRa_readBurst+0x68>)
 8001804:	f009 fc30 	bl	800b068 <HAL_SPI_Receive>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d004      	beq.n	8001818 <LoRa_readBurst+0x58>
 800180e:	f7ff ff67 	bl	80016e0 <CS_HIGH>
 8001812:	f04f 33ff 	mov.w	r3, #4294967295
 8001816:	e002      	b.n	800181e <LoRa_readBurst+0x5e>
    CS_HIGH();
 8001818:	f7ff ff62 	bl	80016e0 <CS_HIGH>
    return 0;
 800181c:	2300      	movs	r3, #0
}
 800181e:	4618      	mov	r0, r3
 8001820:	3710      	adds	r7, #16
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20000604 	.word	0x20000604

0800182c <LoRa_writeBurst_DMA>:

//* prepare and start DMA transmit (addr + payload) */
static int LoRa_writeBurst_DMA(uint8_t addr, const uint8_t *src, uint16_t len)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	4603      	mov	r3, r0
 8001834:	6039      	str	r1, [r7, #0]
 8001836:	71fb      	strb	r3, [r7, #7]
 8001838:	4613      	mov	r3, r2
 800183a:	80bb      	strh	r3, [r7, #4]
    if (len + 1 > sizeof(lora_tx_buf)) return -2;
 800183c:	88bb      	ldrh	r3, [r7, #4]
 800183e:	3301      	adds	r3, #1
 8001840:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001844:	d302      	bcc.n	800184c <LoRa_writeBurst_DMA+0x20>
 8001846:	f06f 0301 	mvn.w	r3, #1
 800184a:	e027      	b.n	800189c <LoRa_writeBurst_DMA+0x70>
    lora_tx_buf[0] = addr | 0x80;
 800184c:	79fb      	ldrb	r3, [r7, #7]
 800184e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001852:	b2da      	uxtb	r2, r3
 8001854:	4b13      	ldr	r3, [pc, #76]	@ (80018a4 <LoRa_writeBurst_DMA+0x78>)
 8001856:	701a      	strb	r2, [r3, #0]
    memcpy(&lora_tx_buf[1], src, len);
 8001858:	88bb      	ldrh	r3, [r7, #4]
 800185a:	461a      	mov	r2, r3
 800185c:	6839      	ldr	r1, [r7, #0]
 800185e:	4812      	ldr	r0, [pc, #72]	@ (80018a8 <LoRa_writeBurst_DMA+0x7c>)
 8001860:	f014 f887 	bl	8015972 <memcpy>

    tx_done = 0;
 8001864:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <LoRa_writeBurst_DMA+0x80>)
 8001866:	2200      	movs	r2, #0
 8001868:	701a      	strb	r2, [r3, #0]
    lora_tx_in_progress = 1;
 800186a:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <LoRa_writeBurst_DMA+0x84>)
 800186c:	2201      	movs	r2, #1
 800186e:	701a      	strb	r2, [r3, #0]
    CS_LOW();
 8001870:	f7ff ff2a 	bl	80016c8 <CS_LOW>
    if (HAL_SPI_Transmit_DMA(&hspi2, lora_tx_buf, len + 1) != HAL_OK) {
 8001874:	88bb      	ldrh	r3, [r7, #4]
 8001876:	3301      	adds	r3, #1
 8001878:	b29b      	uxth	r3, r3
 800187a:	461a      	mov	r2, r3
 800187c:	4909      	ldr	r1, [pc, #36]	@ (80018a4 <LoRa_writeBurst_DMA+0x78>)
 800187e:	480d      	ldr	r0, [pc, #52]	@ (80018b4 <LoRa_writeBurst_DMA+0x88>)
 8001880:	f009 ff4a 	bl	800b718 <HAL_SPI_Transmit_DMA>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d007      	beq.n	800189a <LoRa_writeBurst_DMA+0x6e>
        CS_HIGH();
 800188a:	f7ff ff29 	bl	80016e0 <CS_HIGH>
        lora_tx_in_progress = 0;
 800188e:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <LoRa_writeBurst_DMA+0x84>)
 8001890:	2200      	movs	r2, #0
 8001892:	701a      	strb	r2, [r3, #0]
        return -1;
 8001894:	f04f 33ff 	mov.w	r3, #4294967295
 8001898:	e000      	b.n	800189c <LoRa_writeBurst_DMA+0x70>
    }
    return 0;
 800189a:	2300      	movs	r3, #0
}
 800189c:	4618      	mov	r0, r3
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	2000020c 	.word	0x2000020c
 80018a8:	2000020d 	.word	0x2000020d
 80018ac:	20000208 	.word	0x20000208
 80018b0:	2000020b 	.word	0x2000020b
 80018b4:	20000604 	.word	0x20000604

080018b8 <LoRa_SetTxSemaphore>:

void LoRa_SetTxSemaphore(osSemaphoreId_t sem) { lora_tx_sem = sem; }
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	4a04      	ldr	r2, [pc, #16]	@ (80018d4 <LoRa_SetTxSemaphore+0x1c>)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6013      	str	r3, [r2, #0]
 80018c6:	bf00      	nop
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	20000310 	.word	0x20000310

080018d8 <LoRa_SPI_TxCplt_Callback>:

/* callback from HAL (forwarded from main HAL_SPI_TxCpltCallback) */
void LoRa_SPI_TxCplt_Callback(SPI_HandleTypeDef *hspi)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
    if (hspi != &hspi2) return;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001914 <LoRa_SPI_TxCplt_Callback+0x3c>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d111      	bne.n	800190c <LoRa_SPI_TxCplt_Callback+0x34>
    /* release CS and set flags */
    CS_HIGH();
 80018e8:	f7ff fefa 	bl	80016e0 <CS_HIGH>
    tx_done = 1;
 80018ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001918 <LoRa_SPI_TxCplt_Callback+0x40>)
 80018ee:	2201      	movs	r2, #1
 80018f0:	701a      	strb	r2, [r3, #0]
    lora_tx_in_progress = 0;
 80018f2:	4b0a      	ldr	r3, [pc, #40]	@ (800191c <LoRa_SPI_TxCplt_Callback+0x44>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	701a      	strb	r2, [r3, #0]
    if (lora_tx_sem) osSemaphoreRelease(lora_tx_sem);
 80018f8:	4b09      	ldr	r3, [pc, #36]	@ (8001920 <LoRa_SPI_TxCplt_Callback+0x48>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d006      	beq.n	800190e <LoRa_SPI_TxCplt_Callback+0x36>
 8001900:	4b07      	ldr	r3, [pc, #28]	@ (8001920 <LoRa_SPI_TxCplt_Callback+0x48>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4618      	mov	r0, r3
 8001906:	f00f fa55 	bl	8010db4 <osSemaphoreRelease>
 800190a:	e000      	b.n	800190e <LoRa_SPI_TxCplt_Callback+0x36>
    if (hspi != &hspi2) return;
 800190c:	bf00      	nop
}
 800190e:	3708      	adds	r7, #8
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	20000604 	.word	0x20000604
 8001918:	20000208 	.word	0x20000208
 800191c:	2000020b 	.word	0x2000020b
 8001920:	20000310 	.word	0x20000310

08001924 <LoRa_DIO0_Callback>:

void LoRa_DIO0_Callback(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
    uint8_t irq = 0;
 800192a:	2300      	movs	r3, #0
 800192c:	71fb      	strb	r3, [r7, #7]
    if (LoRa_singleRead(REG_IRQ_FLAGS, &irq) == 0)
 800192e:	1dfb      	adds	r3, r7, #7
 8001930:	4619      	mov	r1, r3
 8001932:	2012      	movs	r0, #18
 8001934:	f7ff ff0a 	bl	800174c <LoRa_singleRead>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d126      	bne.n	800198c <LoRa_DIO0_Callback+0x68>
    {
        LoRa_singleWrite(REG_IRQ_FLAGS, irq);
 800193e:	79fb      	ldrb	r3, [r7, #7]
 8001940:	4619      	mov	r1, r3
 8001942:	2012      	movs	r0, #18
 8001944:	f7ff fed8 	bl	80016f8 <LoRa_singleWrite>
        if (irq & IRQ_TX_DONE_MASK) {
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	f003 0308 	and.w	r3, r3, #8
 800194e:	2b00      	cmp	r3, #0
 8001950:	d00b      	beq.n	800196a <LoRa_DIO0_Callback+0x46>
            tx_done = 1;
 8001952:	4b10      	ldr	r3, [pc, #64]	@ (8001994 <LoRa_DIO0_Callback+0x70>)
 8001954:	2201      	movs	r2, #1
 8001956:	701a      	strb	r2, [r3, #0]
            if (lora_tx_sem) osSemaphoreRelease(lora_tx_sem);
 8001958:	4b0f      	ldr	r3, [pc, #60]	@ (8001998 <LoRa_DIO0_Callback+0x74>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d004      	beq.n	800196a <LoRa_DIO0_Callback+0x46>
 8001960:	4b0d      	ldr	r3, [pc, #52]	@ (8001998 <LoRa_DIO0_Callback+0x74>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4618      	mov	r0, r3
 8001966:	f00f fa25 	bl	8010db4 <osSemaphoreRelease>
        }
        if (irq & IRQ_RX_DONE_MASK) {
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001970:	2b00      	cmp	r3, #0
 8001972:	d00b      	beq.n	800198c <LoRa_DIO0_Callback+0x68>
            if (irq & IRQ_PAYLOAD_CRC_ERROR_MASK) rx_crc_error = 1;
 8001974:	79fb      	ldrb	r3, [r7, #7]
 8001976:	f003 0320 	and.w	r3, r3, #32
 800197a:	2b00      	cmp	r3, #0
 800197c:	d003      	beq.n	8001986 <LoRa_DIO0_Callback+0x62>
 800197e:	4b07      	ldr	r3, [pc, #28]	@ (800199c <LoRa_DIO0_Callback+0x78>)
 8001980:	2201      	movs	r2, #1
 8001982:	701a      	strb	r2, [r3, #0]
            else rx_done = 1;
        }
    }
}
 8001984:	e002      	b.n	800198c <LoRa_DIO0_Callback+0x68>
            else rx_done = 1;
 8001986:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <LoRa_DIO0_Callback+0x7c>)
 8001988:	2201      	movs	r2, #1
 800198a:	701a      	strb	r2, [r3, #0]
}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20000208 	.word	0x20000208
 8001998:	20000310 	.word	0x20000310
 800199c:	2000020a 	.word	0x2000020a
 80019a0:	20000209 	.word	0x20000209

080019a4 <LoRa_Reset>:
void LoRa_Reset(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LORA_RST_GPIO_Port, LORA_RST_Pin, GPIO_PIN_RESET);
 80019a8:	2200      	movs	r2, #0
 80019aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019ae:	4808      	ldr	r0, [pc, #32]	@ (80019d0 <LoRa_Reset+0x2c>)
 80019b0:	f003 fc90 	bl	80052d4 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80019b4:	2005      	movs	r0, #5
 80019b6:	f002 fd6f 	bl	8004498 <HAL_Delay>
    HAL_GPIO_WritePin(LORA_RST_GPIO_Port, LORA_RST_Pin, GPIO_PIN_SET);
 80019ba:	2201      	movs	r2, #1
 80019bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019c0:	4803      	ldr	r0, [pc, #12]	@ (80019d0 <LoRa_Reset+0x2c>)
 80019c2:	f003 fc87 	bl	80052d4 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80019c6:	2005      	movs	r0, #5
 80019c8:	f002 fd66 	bl	8004498 <HAL_Delay>
}
 80019cc:	bf00      	nop
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40020000 	.word	0x40020000

080019d4 <LoRa_Init>:
int LoRa_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b096      	sub	sp, #88	@ 0x58
 80019d8:	af00      	add	r7, sp, #0
    LoRa_Reset();
 80019da:	f7ff ffe3 	bl	80019a4 <LoRa_Reset>
    HAL_Delay(10);
 80019de:	200a      	movs	r0, #10
 80019e0:	f002 fd5a 	bl	8004498 <HAL_Delay>

    uint8_t version = 0;
 80019e4:	2300      	movs	r3, #0
 80019e6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    if (LoRa_singleRead(REG_VERSION, &version) != 0) return -1;
 80019ea:	f107 0357 	add.w	r3, r7, #87	@ 0x57
 80019ee:	4619      	mov	r1, r3
 80019f0:	2042      	movs	r0, #66	@ 0x42
 80019f2:	f7ff feab 	bl	800174c <LoRa_singleRead>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d002      	beq.n	8001a02 <LoRa_Init+0x2e>
 80019fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001a00:	e044      	b.n	8001a8c <LoRa_Init+0xb8>
    if (version != 0x12 && version != 0x22) {
 8001a02:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001a06:	2b12      	cmp	r3, #18
 8001a08:	d019      	beq.n	8001a3e <LoRa_Init+0x6a>
 8001a0a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001a0e:	2b22      	cmp	r3, #34	@ 0x22
 8001a10:	d015      	beq.n	8001a3e <LoRa_Init+0x6a>
        char msg[80];
        snprintf(msg, sizeof(msg), "LoRa: wrong version 0x%02X\r\n", version);
 8001a12:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001a16:	1d38      	adds	r0, r7, #4
 8001a18:	4a1e      	ldr	r2, [pc, #120]	@ (8001a94 <LoRa_Init+0xc0>)
 8001a1a:	2150      	movs	r1, #80	@ 0x50
 8001a1c:	f013 fe0a 	bl	8015634 <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001a20:	1d3b      	adds	r3, r7, #4
 8001a22:	4618      	mov	r0, r3
 8001a24:	f7fe fc44 	bl	80002b0 <strlen>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	b29a      	uxth	r2, r3
 8001a2c:	1d39      	adds	r1, r7, #4
 8001a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a32:	4819      	ldr	r0, [pc, #100]	@ (8001a98 <LoRa_Init+0xc4>)
 8001a34:	f00a fd7e 	bl	800c534 <HAL_UART_Transmit>
        return -2;
 8001a38:	f06f 0301 	mvn.w	r3, #1
 8001a3c:	e026      	b.n	8001a8c <LoRa_Init+0xb8>
    }

    LoRa_singleWrite(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 8001a3e:	2180      	movs	r1, #128	@ 0x80
 8001a40:	2001      	movs	r0, #1
 8001a42:	f7ff fe59 	bl	80016f8 <LoRa_singleWrite>
    HAL_Delay(10);
 8001a46:	200a      	movs	r0, #10
 8001a48:	f002 fd26 	bl	8004498 <HAL_Delay>

    LoRa_singleWrite(REG_FIFO_TX_BASE_ADDR, 0x00);
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	200e      	movs	r0, #14
 8001a50:	f7ff fe52 	bl	80016f8 <LoRa_singleWrite>
    LoRa_singleWrite(REG_FIFO_RX_BASE_ADDR, 0x00);
 8001a54:	2100      	movs	r1, #0
 8001a56:	200f      	movs	r0, #15
 8001a58:	f7ff fe4e 	bl	80016f8 <LoRa_singleWrite>

    LoRa_singleWrite(REG_MODEM_CONFIG1, 0x72);
 8001a5c:	2172      	movs	r1, #114	@ 0x72
 8001a5e:	201d      	movs	r0, #29
 8001a60:	f7ff fe4a 	bl	80016f8 <LoRa_singleWrite>
    LoRa_singleWrite(REG_MODEM_CONFIG2, 0x74);
 8001a64:	2174      	movs	r1, #116	@ 0x74
 8001a66:	201e      	movs	r0, #30
 8001a68:	f7ff fe46 	bl	80016f8 <LoRa_singleWrite>

    LoRa_singleWrite(REG_PA_CONFIG, 0x80 | 0x70);
 8001a6c:	21f0      	movs	r1, #240	@ 0xf0
 8001a6e:	2009      	movs	r0, #9
 8001a70:	f7ff fe42 	bl	80016f8 <LoRa_singleWrite>
    LoRa_singleWrite(REG_DIO_MAPPING1, 0x00);
 8001a74:	2100      	movs	r1, #0
 8001a76:	2040      	movs	r0, #64	@ 0x40
 8001a78:	f7ff fe3e 	bl	80016f8 <LoRa_singleWrite>

    LoRa_singleWrite(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 8001a7c:	2181      	movs	r1, #129	@ 0x81
 8001a7e:	2001      	movs	r0, #1
 8001a80:	f7ff fe3a 	bl	80016f8 <LoRa_singleWrite>
    HAL_Delay(10);
 8001a84:	200a      	movs	r0, #10
 8001a86:	f002 fd07 	bl	8004498 <HAL_Delay>
    return 0;
 8001a8a:	2300      	movs	r3, #0
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3758      	adds	r7, #88	@ 0x58
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	08017900 	.word	0x08017900
 8001a98:	200006cc 	.word	0x200006cc

08001a9c <LoRa_SetFrequency>:

int LoRa_SetFrequency(uint32_t freqHz)
{
 8001a9c:	b5b0      	push	{r4, r5, r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
    uint64_t frf = ((uint64_t)freqHz << 19) / 32000000ULL;
 8001aa4:	6879      	ldr	r1, [r7, #4]
 8001aa6:	2000      	movs	r0, #0
 8001aa8:	460a      	mov	r2, r1
 8001aaa:	4603      	mov	r3, r0
 8001aac:	0b55      	lsrs	r5, r2, #13
 8001aae:	04d4      	lsls	r4, r2, #19
 8001ab0:	4a25      	ldr	r2, [pc, #148]	@ (8001b48 <LoRa_SetFrequency+0xac>)
 8001ab2:	f04f 0300 	mov.w	r3, #0
 8001ab6:	4620      	mov	r0, r4
 8001ab8:	4629      	mov	r1, r5
 8001aba:	f7ff f895 	bl	8000be8 <__aeabi_uldivmod>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	e9c7 2304 	strd	r2, r3, [r7, #16]
    uint8_t frf_bytes[3];
    frf_bytes[0] = (frf >> 16) & 0xFF;
 8001ac6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001aca:	f04f 0200 	mov.w	r2, #0
 8001ace:	f04f 0300 	mov.w	r3, #0
 8001ad2:	0c02      	lsrs	r2, r0, #16
 8001ad4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001ad8:	0c0b      	lsrs	r3, r1, #16
 8001ada:	b2d3      	uxtb	r3, r2
 8001adc:	733b      	strb	r3, [r7, #12]
    frf_bytes[1] = (frf >> 8) & 0xFF;
 8001ade:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ae2:	f04f 0200 	mov.w	r2, #0
 8001ae6:	f04f 0300 	mov.w	r3, #0
 8001aea:	0a02      	lsrs	r2, r0, #8
 8001aec:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001af0:	0a0b      	lsrs	r3, r1, #8
 8001af2:	b2d3      	uxtb	r3, r2
 8001af4:	737b      	strb	r3, [r7, #13]
    frf_bytes[2] = frf & 0xFF;
 8001af6:	7c3b      	ldrb	r3, [r7, #16]
 8001af8:	73bb      	strb	r3, [r7, #14]
    if (LoRa_singleWrite(REG_FRF_MSB, frf_bytes[0]) != 0) return -1;
 8001afa:	7b3b      	ldrb	r3, [r7, #12]
 8001afc:	4619      	mov	r1, r3
 8001afe:	2006      	movs	r0, #6
 8001b00:	f7ff fdfa 	bl	80016f8 <LoRa_singleWrite>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d002      	beq.n	8001b10 <LoRa_SetFrequency+0x74>
 8001b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b0e:	e016      	b.n	8001b3e <LoRa_SetFrequency+0xa2>
    if (LoRa_singleWrite(REG_FRF_MID, frf_bytes[1]) != 0) return -2;
 8001b10:	7b7b      	ldrb	r3, [r7, #13]
 8001b12:	4619      	mov	r1, r3
 8001b14:	2007      	movs	r0, #7
 8001b16:	f7ff fdef 	bl	80016f8 <LoRa_singleWrite>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d002      	beq.n	8001b26 <LoRa_SetFrequency+0x8a>
 8001b20:	f06f 0301 	mvn.w	r3, #1
 8001b24:	e00b      	b.n	8001b3e <LoRa_SetFrequency+0xa2>
    if (LoRa_singleWrite(REG_FRF_LSB, frf_bytes[2]) != 0) return -3;
 8001b26:	7bbb      	ldrb	r3, [r7, #14]
 8001b28:	4619      	mov	r1, r3
 8001b2a:	2008      	movs	r0, #8
 8001b2c:	f7ff fde4 	bl	80016f8 <LoRa_singleWrite>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d002      	beq.n	8001b3c <LoRa_SetFrequency+0xa0>
 8001b36:	f06f 0302 	mvn.w	r3, #2
 8001b3a:	e000      	b.n	8001b3e <LoRa_SetFrequency+0xa2>
    return 0;
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3718      	adds	r7, #24
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bdb0      	pop	{r4, r5, r7, pc}
 8001b46:	bf00      	nop
 8001b48:	01e84800 	.word	0x01e84800

08001b4c <LoRa_Transmit_DMA>:

int LoRa_Transmit_DMA(uint8_t *buffer, uint16_t len, uint32_t timeout_ms)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	460b      	mov	r3, r1
 8001b56:	607a      	str	r2, [r7, #4]
 8001b58:	817b      	strh	r3, [r7, #10]
    if (len == 0 || len > 255) return -1;
 8001b5a:	897b      	ldrh	r3, [r7, #10]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d002      	beq.n	8001b66 <LoRa_Transmit_DMA+0x1a>
 8001b60:	897b      	ldrh	r3, [r7, #10]
 8001b62:	2bff      	cmp	r3, #255	@ 0xff
 8001b64:	d902      	bls.n	8001b6c <LoRa_Transmit_DMA+0x20>
 8001b66:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6a:	e05c      	b.n	8001c26 <LoRa_Transmit_DMA+0xda>
    tx_done = 0;
 8001b6c:	4b30      	ldr	r3, [pc, #192]	@ (8001c30 <LoRa_Transmit_DMA+0xe4>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	701a      	strb	r2, [r3, #0]
    LoRa_singleWrite(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 8001b72:	2181      	movs	r1, #129	@ 0x81
 8001b74:	2001      	movs	r0, #1
 8001b76:	f7ff fdbf 	bl	80016f8 <LoRa_singleWrite>
    HAL_Delay(1);
 8001b7a:	2001      	movs	r0, #1
 8001b7c:	f002 fc8c 	bl	8004498 <HAL_Delay>
    LoRa_singleWrite(REG_FIFO_ADDR_PTR, 0x00);
 8001b80:	2100      	movs	r1, #0
 8001b82:	200d      	movs	r0, #13
 8001b84:	f7ff fdb8 	bl	80016f8 <LoRa_singleWrite>
    if (LoRa_writeBurst_DMA(REG_FIFO, buffer, len) != 0) return -2;
 8001b88:	897b      	ldrh	r3, [r7, #10]
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	68f9      	ldr	r1, [r7, #12]
 8001b8e:	2000      	movs	r0, #0
 8001b90:	f7ff fe4c 	bl	800182c <LoRa_writeBurst_DMA>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d002      	beq.n	8001ba0 <LoRa_Transmit_DMA+0x54>
 8001b9a:	f06f 0301 	mvn.w	r3, #1
 8001b9e:	e042      	b.n	8001c26 <LoRa_Transmit_DMA+0xda>
    LoRa_singleWrite(REG_PAYLOAD_LENGTH, (uint8_t)len);
 8001ba0:	897b      	ldrh	r3, [r7, #10]
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	2022      	movs	r0, #34	@ 0x22
 8001ba8:	f7ff fda6 	bl	80016f8 <LoRa_singleWrite>
    LoRa_singleWrite(REG_IRQ_FLAGS, 0xFF);
 8001bac:	21ff      	movs	r1, #255	@ 0xff
 8001bae:	2012      	movs	r0, #18
 8001bb0:	f7ff fda2 	bl	80016f8 <LoRa_singleWrite>
    LoRa_singleWrite(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_TX);
 8001bb4:	2183      	movs	r1, #131	@ 0x83
 8001bb6:	2001      	movs	r0, #1
 8001bb8:	f7ff fd9e 	bl	80016f8 <LoRa_singleWrite>

    if (lora_tx_sem) {
 8001bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8001c34 <LoRa_Transmit_DMA+0xe8>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d010      	beq.n	8001be6 <LoRa_Transmit_DMA+0x9a>
        if (osSemaphoreAcquire(lora_tx_sem, timeout_ms) != osOK) {
 8001bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c34 <LoRa_Transmit_DMA+0xe8>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	6879      	ldr	r1, [r7, #4]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f00f f88c 	bl	8010ce8 <osSemaphoreAcquire>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d023      	beq.n	8001c1e <LoRa_Transmit_DMA+0xd2>
            /* timeout */
            HAL_SPI_Abort(&hspi2);
 8001bd6:	4818      	ldr	r0, [pc, #96]	@ (8001c38 <LoRa_Transmit_DMA+0xec>)
 8001bd8:	f009 fe8c 	bl	800b8f4 <HAL_SPI_Abort>
            CS_HIGH();
 8001bdc:	f7ff fd80 	bl	80016e0 <CS_HIGH>
            return -3;
 8001be0:	f06f 0302 	mvn.w	r3, #2
 8001be4:	e01f      	b.n	8001c26 <LoRa_Transmit_DMA+0xda>
        }
    } else {
        uint32_t t0 = HAL_GetTick();
 8001be6:	f002 fc4b 	bl	8004480 <HAL_GetTick>
 8001bea:	6178      	str	r0, [r7, #20]
        while (!tx_done) {
 8001bec:	e012      	b.n	8001c14 <LoRa_Transmit_DMA+0xc8>
            if ((HAL_GetTick() - t0) > timeout_ms) {
 8001bee:	f002 fc47 	bl	8004480 <HAL_GetTick>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	d207      	bcs.n	8001c0e <LoRa_Transmit_DMA+0xc2>
                HAL_SPI_Abort(&hspi2);
 8001bfe:	480e      	ldr	r0, [pc, #56]	@ (8001c38 <LoRa_Transmit_DMA+0xec>)
 8001c00:	f009 fe78 	bl	800b8f4 <HAL_SPI_Abort>
                CS_HIGH();
 8001c04:	f7ff fd6c 	bl	80016e0 <CS_HIGH>
                return -3;
 8001c08:	f06f 0302 	mvn.w	r3, #2
 8001c0c:	e00b      	b.n	8001c26 <LoRa_Transmit_DMA+0xda>
            }
            osDelay(1);
 8001c0e:	2001      	movs	r0, #1
 8001c10:	f00e fe58 	bl	80108c4 <osDelay>
        while (!tx_done) {
 8001c14:	4b06      	ldr	r3, [pc, #24]	@ (8001c30 <LoRa_Transmit_DMA+0xe4>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d0e7      	beq.n	8001bee <LoRa_Transmit_DMA+0xa2>
        }
    }
    tx_done = 0;
 8001c1e:	4b04      	ldr	r3, [pc, #16]	@ (8001c30 <LoRa_Transmit_DMA+0xe4>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	701a      	strb	r2, [r3, #0]
    return 0;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3718      	adds	r7, #24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	20000208 	.word	0x20000208
 8001c34:	20000310 	.word	0x20000310
 8001c38:	20000604 	.word	0x20000604

08001c3c <LoRa_receive_ready>:
int LoRa_receive_ready(void) { return rx_done && !rx_crc_error; }
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	4b08      	ldr	r3, [pc, #32]	@ (8001c64 <LoRa_receive_ready+0x28>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d006      	beq.n	8001c58 <LoRa_receive_ready+0x1c>
 8001c4a:	4b07      	ldr	r3, [pc, #28]	@ (8001c68 <LoRa_receive_ready+0x2c>)
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d101      	bne.n	8001c58 <LoRa_receive_ready+0x1c>
 8001c54:	2301      	movs	r3, #1
 8001c56:	e000      	b.n	8001c5a <LoRa_receive_ready+0x1e>
 8001c58:	2300      	movs	r3, #0
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr
 8001c64:	20000209 	.word	0x20000209
 8001c68:	2000020a 	.word	0x2000020a

08001c6c <LoRa_read_payload>:

int LoRa_read_payload(uint8_t *dst, uint8_t maxlen)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	460b      	mov	r3, r1
 8001c76:	70fb      	strb	r3, [r7, #3]
    if (!rx_done) return -1;
 8001c78:	4b23      	ldr	r3, [pc, #140]	@ (8001d08 <LoRa_read_payload+0x9c>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d102      	bne.n	8001c88 <LoRa_read_payload+0x1c>
 8001c82:	f04f 33ff 	mov.w	r3, #4294967295
 8001c86:	e03a      	b.n	8001cfe <LoRa_read_payload+0x92>
    rx_done = 0;
 8001c88:	4b1f      	ldr	r3, [pc, #124]	@ (8001d08 <LoRa_read_payload+0x9c>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	701a      	strb	r2, [r3, #0]
    uint8_t nb = 0;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	73fb      	strb	r3, [r7, #15]
    if (LoRa_singleRead(REG_RX_NB_BYTES, &nb) != 0) return -2;
 8001c92:	f107 030f 	add.w	r3, r7, #15
 8001c96:	4619      	mov	r1, r3
 8001c98:	2013      	movs	r0, #19
 8001c9a:	f7ff fd57 	bl	800174c <LoRa_singleRead>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d002      	beq.n	8001caa <LoRa_read_payload+0x3e>
 8001ca4:	f06f 0301 	mvn.w	r3, #1
 8001ca8:	e029      	b.n	8001cfe <LoRa_read_payload+0x92>
    if (nb > maxlen) nb = maxlen;
 8001caa:	7bfb      	ldrb	r3, [r7, #15]
 8001cac:	78fa      	ldrb	r2, [r7, #3]
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d201      	bcs.n	8001cb6 <LoRa_read_payload+0x4a>
 8001cb2:	78fb      	ldrb	r3, [r7, #3]
 8001cb4:	73fb      	strb	r3, [r7, #15]
    uint8_t cur = 0;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	73bb      	strb	r3, [r7, #14]
    if (LoRa_singleRead(REG_FIFO_RX_CURRENT_ADDR, &cur) != 0) return -3;
 8001cba:	f107 030e 	add.w	r3, r7, #14
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	2010      	movs	r0, #16
 8001cc2:	f7ff fd43 	bl	800174c <LoRa_singleRead>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d002      	beq.n	8001cd2 <LoRa_read_payload+0x66>
 8001ccc:	f06f 0302 	mvn.w	r3, #2
 8001cd0:	e015      	b.n	8001cfe <LoRa_read_payload+0x92>
    LoRa_singleWrite(REG_FIFO_ADDR_PTR, cur);
 8001cd2:	7bbb      	ldrb	r3, [r7, #14]
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	200d      	movs	r0, #13
 8001cd8:	f7ff fd0e 	bl	80016f8 <LoRa_singleWrite>
    if (LoRa_readBurst(REG_FIFO, dst, nb) != 0) return -4;
 8001cdc:	7bfb      	ldrb	r3, [r7, #15]
 8001cde:	461a      	mov	r2, r3
 8001ce0:	6879      	ldr	r1, [r7, #4]
 8001ce2:	2000      	movs	r0, #0
 8001ce4:	f7ff fd6c 	bl	80017c0 <LoRa_readBurst>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d002      	beq.n	8001cf4 <LoRa_read_payload+0x88>
 8001cee:	f06f 0303 	mvn.w	r3, #3
 8001cf2:	e004      	b.n	8001cfe <LoRa_read_payload+0x92>
    LoRa_singleWrite(REG_IRQ_FLAGS, 0xFF);
 8001cf4:	21ff      	movs	r1, #255	@ 0xff
 8001cf6:	2012      	movs	r0, #18
 8001cf8:	f7ff fcfe 	bl	80016f8 <LoRa_singleWrite>
    return (int)nb;
 8001cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	20000209 	.word	0x20000209

08001d0c <MCP4725_Init>:
static uint8_t mcp_tx_buf[3];
static osMutexId_t mcp_i2c_mutex = NULL;


int MCP4725_Init(I2C_HandleTypeDef *hi2c, uint8_t addr7bit)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	460b      	mov	r3, r1
 8001d16:	70fb      	strb	r3, [r7, #3]
    if (hi2c == NULL) return -1;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d102      	bne.n	8001d24 <MCP4725_Init+0x18>
 8001d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d22:	e008      	b.n	8001d36 <MCP4725_Init+0x2a>
    mcp_hi2c = hi2c;
 8001d24:	4a07      	ldr	r2, [pc, #28]	@ (8001d44 <MCP4725_Init+0x38>)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6013      	str	r3, [r2, #0]
    mcp_addr8 = (uint8_t)(addr7bit << 1);
 8001d2a:	78fb      	ldrb	r3, [r7, #3]
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	4b05      	ldr	r3, [pc, #20]	@ (8001d48 <MCP4725_Init+0x3c>)
 8001d32:	701a      	strb	r2, [r3, #0]
    return 0;
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	370c      	adds	r7, #12
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	20000314 	.word	0x20000314
 8001d48:	20000318 	.word	0x20000318

08001d4c <MCP4725_SetSemaphore>:

void MCP4725_SetSemaphore(osSemaphoreId_t sem) { mcp_sem = sem; }
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	4a04      	ldr	r2, [pc, #16]	@ (8001d68 <MCP4725_SetSemaphore+0x1c>)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6013      	str	r3, [r2, #0]
 8001d5a:	bf00      	nop
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	2000031c 	.word	0x2000031c

08001d6c <MCP4725_SetI2CMutex>:
void MCP4725_SetI2CMutex(osMutexId_t m) { mcp_i2c_mutex = m; }
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	4a04      	ldr	r2, [pc, #16]	@ (8001d88 <MCP4725_SetI2CMutex+0x1c>)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6013      	str	r3, [r2, #0]
 8001d7a:	bf00      	nop
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	20000328 	.word	0x20000328

08001d8c <MCP4725_WriteValue_DMA>:

/* value 0..4095. Datasheet: fast mode write 12-bit DA is 3 bytes: C2..C0 + MSB + LSB
   We'll use fast mode: [C2 C1 C0 X X X X X] [D11..D4] [D3..D0 << 4] */
int MCP4725_WriteValue_DMA(uint16_t value, uint32_t timeout_ms)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b084      	sub	sp, #16
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	4603      	mov	r3, r0
 8001d94:	6039      	str	r1, [r7, #0]
 8001d96:	80fb      	strh	r3, [r7, #6]
    if (mcp_hi2c == NULL) return -1;
 8001d98:	4b38      	ldr	r3, [pc, #224]	@ (8001e7c <MCP4725_WriteValue_DMA+0xf0>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d102      	bne.n	8001da6 <MCP4725_WriteValue_DMA+0x1a>
 8001da0:	f04f 33ff 	mov.w	r3, #4294967295
 8001da4:	e066      	b.n	8001e74 <MCP4725_WriteValue_DMA+0xe8>
    if (value > 4095) value = 4095;
 8001da6:	88fb      	ldrh	r3, [r7, #6]
 8001da8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001dac:	d302      	bcc.n	8001db4 <MCP4725_WriteValue_DMA+0x28>
 8001dae:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001db2:	80fb      	strh	r3, [r7, #6]

    /* prepare 3-byte fast write */
    mcp_tx_buf[0] = (uint8_t)((value >> 8) & 0x0F); /* bits D11..D8 in lower nibble */
 8001db4:	88fb      	ldrh	r3, [r7, #6]
 8001db6:	0a1b      	lsrs	r3, r3, #8
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	f003 030f 	and.w	r3, r3, #15
 8001dc0:	b2da      	uxtb	r2, r3
 8001dc2:	4b2f      	ldr	r3, [pc, #188]	@ (8001e80 <MCP4725_WriteValue_DMA+0xf4>)
 8001dc4:	701a      	strb	r2, [r3, #0]
    mcp_tx_buf[1] = (uint8_t)(value & 0xFF);
 8001dc6:	88fb      	ldrh	r3, [r7, #6]
 8001dc8:	b2da      	uxtb	r2, r3
 8001dca:	4b2d      	ldr	r3, [pc, #180]	@ (8001e80 <MCP4725_WriteValue_DMA+0xf4>)
 8001dcc:	705a      	strb	r2, [r3, #1]

    mcp_in_progress = 1;
 8001dce:	4b2d      	ldr	r3, [pc, #180]	@ (8001e84 <MCP4725_WriteValue_DMA+0xf8>)
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	701a      	strb	r2, [r3, #0]
    if (mcp_i2c_mutex) {
 8001dd4:	4b2c      	ldr	r3, [pc, #176]	@ (8001e88 <MCP4725_WriteValue_DMA+0xfc>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d00b      	beq.n	8001df4 <MCP4725_WriteValue_DMA+0x68>
        if (osMutexAcquire(mcp_i2c_mutex, 100) != osOK) {
 8001ddc:	4b2a      	ldr	r3, [pc, #168]	@ (8001e88 <MCP4725_WriteValue_DMA+0xfc>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	2164      	movs	r1, #100	@ 0x64
 8001de2:	4618      	mov	r0, r3
 8001de4:	f00e fe36 	bl	8010a54 <osMutexAcquire>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d002      	beq.n	8001df4 <MCP4725_WriteValue_DMA+0x68>
            return -1;
 8001dee:	f04f 33ff 	mov.w	r3, #4294967295
 8001df2:	e03f      	b.n	8001e74 <MCP4725_WriteValue_DMA+0xe8>
        }
    }
    if (HAL_I2C_Master_Transmit_DMA(mcp_hi2c, mcp_addr8, mcp_tx_buf, 2) != HAL_OK) {
 8001df4:	4b21      	ldr	r3, [pc, #132]	@ (8001e7c <MCP4725_WriteValue_DMA+0xf0>)
 8001df6:	6818      	ldr	r0, [r3, #0]
 8001df8:	4b24      	ldr	r3, [pc, #144]	@ (8001e8c <MCP4725_WriteValue_DMA+0x100>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	2302      	movs	r3, #2
 8001e00:	4a1f      	ldr	r2, [pc, #124]	@ (8001e80 <MCP4725_WriteValue_DMA+0xf4>)
 8001e02:	f003 fb35 	bl	8005470 <HAL_I2C_Master_Transmit_DMA>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d005      	beq.n	8001e18 <MCP4725_WriteValue_DMA+0x8c>
        mcp_in_progress = 0;
 8001e0c:	4b1d      	ldr	r3, [pc, #116]	@ (8001e84 <MCP4725_WriteValue_DMA+0xf8>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	701a      	strb	r2, [r3, #0]
        return -1;
 8001e12:	f04f 33ff 	mov.w	r3, #4294967295
 8001e16:	e02d      	b.n	8001e74 <MCP4725_WriteValue_DMA+0xe8>
    }

    if (mcp_sem) {
 8001e18:	4b1d      	ldr	r3, [pc, #116]	@ (8001e90 <MCP4725_WriteValue_DMA+0x104>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d00e      	beq.n	8001e3e <MCP4725_WriteValue_DMA+0xb2>
        if (osSemaphoreAcquire(mcp_sem, timeout_ms) != osOK) {
 8001e20:	4b1b      	ldr	r3, [pc, #108]	@ (8001e90 <MCP4725_WriteValue_DMA+0x104>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	6839      	ldr	r1, [r7, #0]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f00e ff5e 	bl	8010ce8 <osSemaphoreAcquire>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d01f      	beq.n	8001e72 <MCP4725_WriteValue_DMA+0xe6>
            mcp_in_progress = 0;
 8001e32:	4b14      	ldr	r3, [pc, #80]	@ (8001e84 <MCP4725_WriteValue_DMA+0xf8>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	701a      	strb	r2, [r3, #0]
            return -2;
 8001e38:	f06f 0301 	mvn.w	r3, #1
 8001e3c:	e01a      	b.n	8001e74 <MCP4725_WriteValue_DMA+0xe8>
        }
    } else {
        uint32_t t0 = HAL_GetTick();
 8001e3e:	f002 fb1f 	bl	8004480 <HAL_GetTick>
 8001e42:	60f8      	str	r0, [r7, #12]
        while (mcp_in_progress) {
 8001e44:	e010      	b.n	8001e68 <MCP4725_WriteValue_DMA+0xdc>
            if ((HAL_GetTick() - t0) > timeout_ms) {
 8001e46:	f002 fb1b 	bl	8004480 <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d205      	bcs.n	8001e62 <MCP4725_WriteValue_DMA+0xd6>
                mcp_in_progress = 0;
 8001e56:	4b0b      	ldr	r3, [pc, #44]	@ (8001e84 <MCP4725_WriteValue_DMA+0xf8>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	701a      	strb	r2, [r3, #0]
                return -2;
 8001e5c:	f06f 0301 	mvn.w	r3, #1
 8001e60:	e008      	b.n	8001e74 <MCP4725_WriteValue_DMA+0xe8>
            }
            osDelay(1);
 8001e62:	2001      	movs	r0, #1
 8001e64:	f00e fd2e 	bl	80108c4 <osDelay>
        while (mcp_in_progress) {
 8001e68:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <MCP4725_WriteValue_DMA+0xf8>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d1e9      	bne.n	8001e46 <MCP4725_WriteValue_DMA+0xba>
        }
    }
    return 0;
 8001e72:	2300      	movs	r3, #0
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3710      	adds	r7, #16
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000314 	.word	0x20000314
 8001e80:	20000324 	.word	0x20000324
 8001e84:	20000320 	.word	0x20000320
 8001e88:	20000328 	.word	0x20000328
 8001e8c:	20000318 	.word	0x20000318
 8001e90:	2000031c 	.word	0x2000031c

08001e94 <MCP4725_SetValue>:

int MCP4725_SetValue(uint16_t rawValue)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	80fb      	strh	r3, [r7, #6]
    return MCP4725_WriteValue_DMA(rawValue, 200);
 8001e9e:	88fb      	ldrh	r3, [r7, #6]
 8001ea0:	21c8      	movs	r1, #200	@ 0xc8
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7ff ff72 	bl	8001d8c <MCP4725_WriteValue_DMA>
 8001ea8:	4603      	mov	r3, r0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <MCP4725_DMA_TxCpltCallback>:
void MCP4725_DMA_TxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
	if (mcp_i2c_mutex) osMutexRelease(mcp_i2c_mutex);
 8001ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8001efc <MCP4725_DMA_TxCpltCallback+0x48>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d004      	beq.n	8001ece <MCP4725_DMA_TxCpltCallback+0x1a>
 8001ec4:	4b0d      	ldr	r3, [pc, #52]	@ (8001efc <MCP4725_DMA_TxCpltCallback+0x48>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f00e fe21 	bl	8010b10 <osMutexRelease>
    (void)hi2c;
    if (!mcp_in_progress) return;
 8001ece:	4b0c      	ldr	r3, [pc, #48]	@ (8001f00 <MCP4725_DMA_TxCpltCallback+0x4c>)
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d00c      	beq.n	8001ef2 <MCP4725_DMA_TxCpltCallback+0x3e>
    mcp_in_progress = 0;
 8001ed8:	4b09      	ldr	r3, [pc, #36]	@ (8001f00 <MCP4725_DMA_TxCpltCallback+0x4c>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	701a      	strb	r2, [r3, #0]
    if (mcp_sem) osSemaphoreRelease(mcp_sem);
 8001ede:	4b09      	ldr	r3, [pc, #36]	@ (8001f04 <MCP4725_DMA_TxCpltCallback+0x50>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d006      	beq.n	8001ef4 <MCP4725_DMA_TxCpltCallback+0x40>
 8001ee6:	4b07      	ldr	r3, [pc, #28]	@ (8001f04 <MCP4725_DMA_TxCpltCallback+0x50>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f00e ff62 	bl	8010db4 <osSemaphoreRelease>
 8001ef0:	e000      	b.n	8001ef4 <MCP4725_DMA_TxCpltCallback+0x40>
    if (!mcp_in_progress) return;
 8001ef2:	bf00      	nop
}
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	20000328 	.word	0x20000328
 8001f00:	20000320 	.word	0x20000320
 8001f04:	2000031c 	.word	0x2000031c

08001f08 <MCP4725_DMA_RxCpltCallback>:

void MCP4725_DMA_RxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
    MCP4725_DMA_TxCpltCallback(hi2c);
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f7ff ffcf 	bl	8001eb4 <MCP4725_DMA_TxCpltCallback>
}
 8001f16:	bf00      	nop
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
	...

08001f20 <MCP4725_DMA_ErrorCallback>:

void MCP4725_DMA_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
	if (mcp_i2c_mutex) osMutexRelease(mcp_i2c_mutex);
 8001f28:	4b0c      	ldr	r3, [pc, #48]	@ (8001f5c <MCP4725_DMA_ErrorCallback+0x3c>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d004      	beq.n	8001f3a <MCP4725_DMA_ErrorCallback+0x1a>
 8001f30:	4b0a      	ldr	r3, [pc, #40]	@ (8001f5c <MCP4725_DMA_ErrorCallback+0x3c>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f00e fdeb 	bl	8010b10 <osMutexRelease>
    (void)hi2c;
    mcp_in_progress = 0;
 8001f3a:	4b09      	ldr	r3, [pc, #36]	@ (8001f60 <MCP4725_DMA_ErrorCallback+0x40>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	701a      	strb	r2, [r3, #0]
    if (mcp_sem) osSemaphoreRelease(mcp_sem);
 8001f40:	4b08      	ldr	r3, [pc, #32]	@ (8001f64 <MCP4725_DMA_ErrorCallback+0x44>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d004      	beq.n	8001f52 <MCP4725_DMA_ErrorCallback+0x32>
 8001f48:	4b06      	ldr	r3, [pc, #24]	@ (8001f64 <MCP4725_DMA_ErrorCallback+0x44>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f00e ff31 	bl	8010db4 <osSemaphoreRelease>
}
 8001f52:	bf00      	nop
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	20000328 	.word	0x20000328
 8001f60:	20000320 	.word	0x20000320
 8001f64:	2000031c 	.word	0x2000031c

08001f68 <MPU6050_DMA_Init>:

static osSemaphoreId_t mpu_sem = NULL;
static osMutexId_t mpu_i2c_mutex = NULL;

int MPU6050_DMA_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af04      	add	r7, sp, #16
    uint8_t who = 0;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef hs;

    hs = HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, MPU6050_WHO_AM_I, I2C_MEMADD_SIZE_8BIT, &who, 1, 200);
 8001f72:	23c8      	movs	r3, #200	@ 0xc8
 8001f74:	9302      	str	r3, [sp, #8]
 8001f76:	2301      	movs	r3, #1
 8001f78:	9301      	str	r3, [sp, #4]
 8001f7a:	1dbb      	adds	r3, r7, #6
 8001f7c:	9300      	str	r3, [sp, #0]
 8001f7e:	2301      	movs	r3, #1
 8001f80:	2275      	movs	r2, #117	@ 0x75
 8001f82:	21d0      	movs	r1, #208	@ 0xd0
 8001f84:	4841      	ldr	r0, [pc, #260]	@ (800208c <MPU6050_DMA_Init+0x124>)
 8001f86:	f003 fc9b 	bl	80058c0 <HAL_I2C_Mem_Read>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	71fb      	strb	r3, [r7, #7]
    if (hs != HAL_OK) return -1;
 8001f8e:	79fb      	ldrb	r3, [r7, #7]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d002      	beq.n	8001f9a <MPU6050_DMA_Init+0x32>
 8001f94:	f04f 33ff 	mov.w	r3, #4294967295
 8001f98:	e073      	b.n	8002082 <MPU6050_DMA_Init+0x11a>
    if (who != 0x68) return -2;
 8001f9a:	79bb      	ldrb	r3, [r7, #6]
 8001f9c:	2b68      	cmp	r3, #104	@ 0x68
 8001f9e:	d002      	beq.n	8001fa6 <MPU6050_DMA_Init+0x3e>
 8001fa0:	f06f 0301 	mvn.w	r3, #1
 8001fa4:	e06d      	b.n	8002082 <MPU6050_DMA_Init+0x11a>

    uint8_t data;
    data = 0x00;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	717b      	strb	r3, [r7, #5]
    hs = HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU6050_PWR_MGMT_1, I2C_MEMADD_SIZE_8BIT, &data, 1, 200);
 8001faa:	23c8      	movs	r3, #200	@ 0xc8
 8001fac:	9302      	str	r3, [sp, #8]
 8001fae:	2301      	movs	r3, #1
 8001fb0:	9301      	str	r3, [sp, #4]
 8001fb2:	1d7b      	adds	r3, r7, #5
 8001fb4:	9300      	str	r3, [sp, #0]
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	226b      	movs	r2, #107	@ 0x6b
 8001fba:	21d0      	movs	r1, #208	@ 0xd0
 8001fbc:	4833      	ldr	r0, [pc, #204]	@ (800208c <MPU6050_DMA_Init+0x124>)
 8001fbe:	f003 fb6b 	bl	8005698 <HAL_I2C_Mem_Write>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	71fb      	strb	r3, [r7, #7]
    if (hs != HAL_OK) return -3;
 8001fc6:	79fb      	ldrb	r3, [r7, #7]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d002      	beq.n	8001fd2 <MPU6050_DMA_Init+0x6a>
 8001fcc:	f06f 0302 	mvn.w	r3, #2
 8001fd0:	e057      	b.n	8002082 <MPU6050_DMA_Init+0x11a>
    HAL_Delay(20);
 8001fd2:	2014      	movs	r0, #20
 8001fd4:	f002 fa60 	bl	8004498 <HAL_Delay>

    data = 0x07;
 8001fd8:	2307      	movs	r3, #7
 8001fda:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU6050_SMPRT_DIV, I2C_MEMADD_SIZE_8BIT, &data, 1, 200);
 8001fdc:	23c8      	movs	r3, #200	@ 0xc8
 8001fde:	9302      	str	r3, [sp, #8]
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	9301      	str	r3, [sp, #4]
 8001fe4:	1d7b      	adds	r3, r7, #5
 8001fe6:	9300      	str	r3, [sp, #0]
 8001fe8:	2301      	movs	r3, #1
 8001fea:	2219      	movs	r2, #25
 8001fec:	21d0      	movs	r1, #208	@ 0xd0
 8001fee:	4827      	ldr	r0, [pc, #156]	@ (800208c <MPU6050_DMA_Init+0x124>)
 8001ff0:	f003 fb52 	bl	8005698 <HAL_I2C_Mem_Write>
    data = 0x00;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU6050_CONFIG, I2C_MEMADD_SIZE_8BIT, &data, 1, 200);
 8001ff8:	23c8      	movs	r3, #200	@ 0xc8
 8001ffa:	9302      	str	r3, [sp, #8]
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	9301      	str	r3, [sp, #4]
 8002000:	1d7b      	adds	r3, r7, #5
 8002002:	9300      	str	r3, [sp, #0]
 8002004:	2301      	movs	r3, #1
 8002006:	221a      	movs	r2, #26
 8002008:	21d0      	movs	r1, #208	@ 0xd0
 800200a:	4820      	ldr	r0, [pc, #128]	@ (800208c <MPU6050_DMA_Init+0x124>)
 800200c:	f003 fb44 	bl	8005698 <HAL_I2C_Mem_Write>
    data = 0x00;
 8002010:	2300      	movs	r3, #0
 8002012:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU6050_GYRO_CONFIG, I2C_MEMADD_SIZE_8BIT, &data, 1, 200);
 8002014:	23c8      	movs	r3, #200	@ 0xc8
 8002016:	9302      	str	r3, [sp, #8]
 8002018:	2301      	movs	r3, #1
 800201a:	9301      	str	r3, [sp, #4]
 800201c:	1d7b      	adds	r3, r7, #5
 800201e:	9300      	str	r3, [sp, #0]
 8002020:	2301      	movs	r3, #1
 8002022:	221b      	movs	r2, #27
 8002024:	21d0      	movs	r1, #208	@ 0xd0
 8002026:	4819      	ldr	r0, [pc, #100]	@ (800208c <MPU6050_DMA_Init+0x124>)
 8002028:	f003 fb36 	bl	8005698 <HAL_I2C_Mem_Write>
    data = 0x00;
 800202c:	2300      	movs	r3, #0
 800202e:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU6050_ACCEL_CONFIG, I2C_MEMADD_SIZE_8BIT, &data, 1, 200);
 8002030:	23c8      	movs	r3, #200	@ 0xc8
 8002032:	9302      	str	r3, [sp, #8]
 8002034:	2301      	movs	r3, #1
 8002036:	9301      	str	r3, [sp, #4]
 8002038:	1d7b      	adds	r3, r7, #5
 800203a:	9300      	str	r3, [sp, #0]
 800203c:	2301      	movs	r3, #1
 800203e:	221c      	movs	r2, #28
 8002040:	21d0      	movs	r1, #208	@ 0xd0
 8002042:	4812      	ldr	r0, [pc, #72]	@ (800208c <MPU6050_DMA_Init+0x124>)
 8002044:	f003 fb28 	bl	8005698 <HAL_I2C_Mem_Write>

    data = 0x01;
 8002048:	2301      	movs	r3, #1
 800204a:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, MPU6050_INT_ENABLE, I2C_MEMADD_SIZE_8BIT, &data, 1, 200);
 800204c:	23c8      	movs	r3, #200	@ 0xc8
 800204e:	9302      	str	r3, [sp, #8]
 8002050:	2301      	movs	r3, #1
 8002052:	9301      	str	r3, [sp, #4]
 8002054:	1d7b      	adds	r3, r7, #5
 8002056:	9300      	str	r3, [sp, #0]
 8002058:	2301      	movs	r3, #1
 800205a:	2238      	movs	r2, #56	@ 0x38
 800205c:	21d0      	movs	r1, #208	@ 0xd0
 800205e:	480b      	ldr	r0, [pc, #44]	@ (800208c <MPU6050_DMA_Init+0x124>)
 8002060:	f003 fb1a 	bl	8005698 <HAL_I2C_Mem_Write>

    HAL_Delay(10);
 8002064:	200a      	movs	r0, #10
 8002066:	f002 fa17 	bl	8004498 <HAL_Delay>
    mpu_dma_done = 0;
 800206a:	4b09      	ldr	r3, [pc, #36]	@ (8002090 <MPU6050_DMA_Init+0x128>)
 800206c:	2200      	movs	r2, #0
 800206e:	701a      	strb	r2, [r3, #0]
    mpu_dma_error = 0;
 8002070:	4b08      	ldr	r3, [pc, #32]	@ (8002094 <MPU6050_DMA_Init+0x12c>)
 8002072:	2200      	movs	r2, #0
 8002074:	701a      	strb	r2, [r3, #0]
    memset(&mpu_last_data, 0, sizeof(mpu_last_data));
 8002076:	222c      	movs	r2, #44	@ 0x2c
 8002078:	2100      	movs	r1, #0
 800207a:	4807      	ldr	r0, [pc, #28]	@ (8002098 <MPU6050_DMA_Init+0x130>)
 800207c:	f013 fbe8 	bl	8015850 <memset>
    return 0;
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20000374 	.word	0x20000374
 8002090:	2000033a 	.word	0x2000033a
 8002094:	2000033b 	.word	0x2000033b
 8002098:	20000340 	.word	0x20000340

0800209c <MPU6050_SetSemaphore>:
void MPU6050_SetSemaphore(osSemaphoreId_t sem) { mpu_sem = sem; }
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	4a04      	ldr	r2, [pc, #16]	@ (80020b8 <MPU6050_SetSemaphore+0x1c>)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6013      	str	r3, [r2, #0]
 80020aa:	bf00      	nop
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	2000036c 	.word	0x2000036c

080020bc <MPU6050_SetI2CMutex>:

void MPU6050_SetI2CMutex(osMutexId_t m) { mpu_i2c_mutex = m; }
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	4a04      	ldr	r2, [pc, #16]	@ (80020d8 <MPU6050_SetI2CMutex+0x1c>)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6013      	str	r3, [r2, #0]
 80020ca:	bf00      	nop
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	20000370 	.word	0x20000370

080020dc <MPU6050_DMA_StartRead>:

HAL_StatusTypeDef MPU6050_DMA_StartRead(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af02      	add	r7, sp, #8
    mpu_dma_done = 0;
 80020e2:	4b13      	ldr	r3, [pc, #76]	@ (8002130 <MPU6050_DMA_StartRead+0x54>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	701a      	strb	r2, [r3, #0]
    mpu_dma_error = 0;
 80020e8:	4b12      	ldr	r3, [pc, #72]	@ (8002134 <MPU6050_DMA_StartRead+0x58>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	701a      	strb	r2, [r3, #0]
    mpu_in_progress = 1;
 80020ee:	4b12      	ldr	r3, [pc, #72]	@ (8002138 <MPU6050_DMA_StartRead+0x5c>)
 80020f0:	2201      	movs	r2, #1
 80020f2:	701a      	strb	r2, [r3, #0]
    if (mpu_i2c_mutex) {
 80020f4:	4b11      	ldr	r3, [pc, #68]	@ (800213c <MPU6050_DMA_StartRead+0x60>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d00a      	beq.n	8002112 <MPU6050_DMA_StartRead+0x36>
    	if (osMutexAcquire(mpu_i2c_mutex, 100) != osOK) return HAL_ERROR;
 80020fc:	4b0f      	ldr	r3, [pc, #60]	@ (800213c <MPU6050_DMA_StartRead+0x60>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2164      	movs	r1, #100	@ 0x64
 8002102:	4618      	mov	r0, r3
 8002104:	f00e fca6 	bl	8010a54 <osMutexAcquire>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <MPU6050_DMA_StartRead+0x36>
 800210e:	2301      	movs	r3, #1
 8002110:	e00a      	b.n	8002128 <MPU6050_DMA_StartRead+0x4c>
    }
    return HAL_I2C_Mem_Read_DMA(&hi2c1, MPU6050_ADDR, MPU6050_ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, mpu_dma_buf, 14);
 8002112:	230e      	movs	r3, #14
 8002114:	9301      	str	r3, [sp, #4]
 8002116:	4b0a      	ldr	r3, [pc, #40]	@ (8002140 <MPU6050_DMA_StartRead+0x64>)
 8002118:	9300      	str	r3, [sp, #0]
 800211a:	2301      	movs	r3, #1
 800211c:	223b      	movs	r2, #59	@ 0x3b
 800211e:	21d0      	movs	r1, #208	@ 0xd0
 8002120:	4808      	ldr	r0, [pc, #32]	@ (8002144 <MPU6050_DMA_StartRead+0x68>)
 8002122:	f003 fce7 	bl	8005af4 <HAL_I2C_Mem_Read_DMA>
 8002126:	4603      	mov	r3, r0
}
 8002128:	4618      	mov	r0, r3
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	2000033a 	.word	0x2000033a
 8002134:	2000033b 	.word	0x2000033b
 8002138:	2000033c 	.word	0x2000033c
 800213c:	20000370 	.word	0x20000370
 8002140:	2000032c 	.word	0x2000032c
 8002144:	20000374 	.word	0x20000374

08002148 <MPU6050_DMA_ProcessData>:

uint8_t MPU6050_DMA_DataReady(void) { return mpu_dma_done; }

void MPU6050_DMA_ProcessData(MPU6050_Data_t *out)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
    if (!mpu_dma_done) return;
 8002150:	4b64      	ldr	r3, [pc, #400]	@ (80022e4 <MPU6050_DMA_ProcessData+0x19c>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b00      	cmp	r3, #0
 8002158:	f000 80c0 	beq.w	80022dc <MPU6050_DMA_ProcessData+0x194>
    out->acc_x_raw = (int16_t)((mpu_dma_buf[0] << 8) | mpu_dma_buf[1]);
 800215c:	4b62      	ldr	r3, [pc, #392]	@ (80022e8 <MPU6050_DMA_ProcessData+0x1a0>)
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	b21b      	sxth	r3, r3
 8002162:	021b      	lsls	r3, r3, #8
 8002164:	b21a      	sxth	r2, r3
 8002166:	4b60      	ldr	r3, [pc, #384]	@ (80022e8 <MPU6050_DMA_ProcessData+0x1a0>)
 8002168:	785b      	ldrb	r3, [r3, #1]
 800216a:	b21b      	sxth	r3, r3
 800216c:	4313      	orrs	r3, r2
 800216e:	b21a      	sxth	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	801a      	strh	r2, [r3, #0]
    out->acc_y_raw = (int16_t)((mpu_dma_buf[2] << 8) | mpu_dma_buf[3]);
 8002174:	4b5c      	ldr	r3, [pc, #368]	@ (80022e8 <MPU6050_DMA_ProcessData+0x1a0>)
 8002176:	789b      	ldrb	r3, [r3, #2]
 8002178:	b21b      	sxth	r3, r3
 800217a:	021b      	lsls	r3, r3, #8
 800217c:	b21a      	sxth	r2, r3
 800217e:	4b5a      	ldr	r3, [pc, #360]	@ (80022e8 <MPU6050_DMA_ProcessData+0x1a0>)
 8002180:	78db      	ldrb	r3, [r3, #3]
 8002182:	b21b      	sxth	r3, r3
 8002184:	4313      	orrs	r3, r2
 8002186:	b21a      	sxth	r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	805a      	strh	r2, [r3, #2]
    out->acc_z_raw = (int16_t)((mpu_dma_buf[4] << 8) | mpu_dma_buf[5]);
 800218c:	4b56      	ldr	r3, [pc, #344]	@ (80022e8 <MPU6050_DMA_ProcessData+0x1a0>)
 800218e:	791b      	ldrb	r3, [r3, #4]
 8002190:	b21b      	sxth	r3, r3
 8002192:	021b      	lsls	r3, r3, #8
 8002194:	b21a      	sxth	r2, r3
 8002196:	4b54      	ldr	r3, [pc, #336]	@ (80022e8 <MPU6050_DMA_ProcessData+0x1a0>)
 8002198:	795b      	ldrb	r3, [r3, #5]
 800219a:	b21b      	sxth	r3, r3
 800219c:	4313      	orrs	r3, r2
 800219e:	b21a      	sxth	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	809a      	strh	r2, [r3, #4]
    out->temp_raw  = (int16_t)((mpu_dma_buf[6] << 8) | mpu_dma_buf[7]);
 80021a4:	4b50      	ldr	r3, [pc, #320]	@ (80022e8 <MPU6050_DMA_ProcessData+0x1a0>)
 80021a6:	799b      	ldrb	r3, [r3, #6]
 80021a8:	b21b      	sxth	r3, r3
 80021aa:	021b      	lsls	r3, r3, #8
 80021ac:	b21a      	sxth	r2, r3
 80021ae:	4b4e      	ldr	r3, [pc, #312]	@ (80022e8 <MPU6050_DMA_ProcessData+0x1a0>)
 80021b0:	79db      	ldrb	r3, [r3, #7]
 80021b2:	b21b      	sxth	r3, r3
 80021b4:	4313      	orrs	r3, r2
 80021b6:	b21a      	sxth	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	80da      	strh	r2, [r3, #6]
    out->gyro_x_raw = (int16_t)((mpu_dma_buf[8] << 8) | mpu_dma_buf[9]);
 80021bc:	4b4a      	ldr	r3, [pc, #296]	@ (80022e8 <MPU6050_DMA_ProcessData+0x1a0>)
 80021be:	7a1b      	ldrb	r3, [r3, #8]
 80021c0:	b21b      	sxth	r3, r3
 80021c2:	021b      	lsls	r3, r3, #8
 80021c4:	b21a      	sxth	r2, r3
 80021c6:	4b48      	ldr	r3, [pc, #288]	@ (80022e8 <MPU6050_DMA_ProcessData+0x1a0>)
 80021c8:	7a5b      	ldrb	r3, [r3, #9]
 80021ca:	b21b      	sxth	r3, r3
 80021cc:	4313      	orrs	r3, r2
 80021ce:	b21a      	sxth	r2, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	811a      	strh	r2, [r3, #8]
    out->gyro_y_raw = (int16_t)((mpu_dma_buf[10] << 8) | mpu_dma_buf[11]);
 80021d4:	4b44      	ldr	r3, [pc, #272]	@ (80022e8 <MPU6050_DMA_ProcessData+0x1a0>)
 80021d6:	7a9b      	ldrb	r3, [r3, #10]
 80021d8:	b21b      	sxth	r3, r3
 80021da:	021b      	lsls	r3, r3, #8
 80021dc:	b21a      	sxth	r2, r3
 80021de:	4b42      	ldr	r3, [pc, #264]	@ (80022e8 <MPU6050_DMA_ProcessData+0x1a0>)
 80021e0:	7adb      	ldrb	r3, [r3, #11]
 80021e2:	b21b      	sxth	r3, r3
 80021e4:	4313      	orrs	r3, r2
 80021e6:	b21a      	sxth	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	815a      	strh	r2, [r3, #10]
    out->gyro_z_raw = (int16_t)((mpu_dma_buf[12] << 8) | mpu_dma_buf[13]);
 80021ec:	4b3e      	ldr	r3, [pc, #248]	@ (80022e8 <MPU6050_DMA_ProcessData+0x1a0>)
 80021ee:	7b1b      	ldrb	r3, [r3, #12]
 80021f0:	b21b      	sxth	r3, r3
 80021f2:	021b      	lsls	r3, r3, #8
 80021f4:	b21a      	sxth	r2, r3
 80021f6:	4b3c      	ldr	r3, [pc, #240]	@ (80022e8 <MPU6050_DMA_ProcessData+0x1a0>)
 80021f8:	7b5b      	ldrb	r3, [r3, #13]
 80021fa:	b21b      	sxth	r3, r3
 80021fc:	4313      	orrs	r3, r2
 80021fe:	b21a      	sxth	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	819a      	strh	r2, [r3, #12]

    out->acc_x_g = ((float)out->acc_x_raw) / ACC_LSB_PER_G;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	f9b3 3000 	ldrsh.w	r3, [r3]
 800220a:	ee07 3a90 	vmov	s15, r3
 800220e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002212:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80022ec <MPU6050_DMA_ProcessData+0x1a4>
 8002216:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	edc3 7a04 	vstr	s15, [r3, #16]
    out->acc_y_g = ((float)out->acc_y_raw) / ACC_LSB_PER_G;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002226:	ee07 3a90 	vmov	s15, r3
 800222a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800222e:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 80022ec <MPU6050_DMA_ProcessData+0x1a4>
 8002232:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	edc3 7a05 	vstr	s15, [r3, #20]
    out->acc_z_g = ((float)out->acc_z_raw) / ACC_LSB_PER_G;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002242:	ee07 3a90 	vmov	s15, r3
 8002246:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800224a:	eddf 6a28 	vldr	s13, [pc, #160]	@ 80022ec <MPU6050_DMA_ProcessData+0x1a4>
 800224e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	edc3 7a06 	vstr	s15, [r3, #24]

    out->temperature_c = ((float)out->temp_raw) / 340.0f + 36.53f;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800225e:	ee07 3a90 	vmov	s15, r3
 8002262:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002266:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80022f0 <MPU6050_DMA_ProcessData+0x1a8>
 800226a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800226e:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80022f4 <MPU6050_DMA_ProcessData+0x1ac>
 8002272:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	edc3 7a07 	vstr	s15, [r3, #28]

    out->gyro_x_dps = ((float)out->gyro_x_raw) / GYRO_LSB_PER_DPS;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002282:	ee07 3a90 	vmov	s15, r3
 8002286:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800228a:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 80022f8 <MPU6050_DMA_ProcessData+0x1b0>
 800228e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	edc3 7a08 	vstr	s15, [r3, #32]
    out->gyro_y_dps = ((float)out->gyro_y_raw) / GYRO_LSB_PER_DPS;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800229e:	ee07 3a90 	vmov	s15, r3
 80022a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022a6:	eddf 6a14 	vldr	s13, [pc, #80]	@ 80022f8 <MPU6050_DMA_ProcessData+0x1b0>
 80022aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    out->gyro_z_dps = ((float)out->gyro_z_raw) / GYRO_LSB_PER_DPS;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80022ba:	ee07 3a90 	vmov	s15, r3
 80022be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022c2:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 80022f8 <MPU6050_DMA_ProcessData+0x1b0>
 80022c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    memcpy((void*)&mpu_last_data, out, sizeof(MPU6050_Data_t));
 80022d0:	222c      	movs	r2, #44	@ 0x2c
 80022d2:	6879      	ldr	r1, [r7, #4]
 80022d4:	4809      	ldr	r0, [pc, #36]	@ (80022fc <MPU6050_DMA_ProcessData+0x1b4>)
 80022d6:	f013 fb4c 	bl	8015972 <memcpy>
 80022da:	e000      	b.n	80022de <MPU6050_DMA_ProcessData+0x196>
    if (!mpu_dma_done) return;
 80022dc:	bf00      	nop
    /* leave mpu_dma_done set; consumer may clear */
}
 80022de:	3708      	adds	r7, #8
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	2000033a 	.word	0x2000033a
 80022e8:	2000032c 	.word	0x2000032c
 80022ec:	46800000 	.word	0x46800000
 80022f0:	43aa0000 	.word	0x43aa0000
 80022f4:	42121eb8 	.word	0x42121eb8
 80022f8:	43030000 	.word	0x43030000
 80022fc:	20000340 	.word	0x20000340

08002300 <MPU6050_DMA_I2C_RxCpltCallback>:

MPU6050_Data_t *MPU6050_DMA_GetLastData(void) { return (MPU6050_Data_t *)&mpu_last_data; }

/* Called from main HAL_I2C_MemRxCpltCallback forwarding */
void MPU6050_DMA_I2C_RxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
	if (mpu_i2c_mutex) osMutexRelease(mpu_i2c_mutex);
 8002308:	4b10      	ldr	r3, [pc, #64]	@ (800234c <MPU6050_DMA_I2C_RxCpltCallback+0x4c>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d004      	beq.n	800231a <MPU6050_DMA_I2C_RxCpltCallback+0x1a>
 8002310:	4b0e      	ldr	r3, [pc, #56]	@ (800234c <MPU6050_DMA_I2C_RxCpltCallback+0x4c>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4618      	mov	r0, r3
 8002316:	f00e fbfb 	bl	8010b10 <osMutexRelease>
    (void)hi2c;
    if (!mpu_in_progress) return;
 800231a:	4b0d      	ldr	r3, [pc, #52]	@ (8002350 <MPU6050_DMA_I2C_RxCpltCallback+0x50>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	b2db      	uxtb	r3, r3
 8002320:	2b00      	cmp	r3, #0
 8002322:	d00f      	beq.n	8002344 <MPU6050_DMA_I2C_RxCpltCallback+0x44>
    mpu_in_progress = 0;
 8002324:	4b0a      	ldr	r3, [pc, #40]	@ (8002350 <MPU6050_DMA_I2C_RxCpltCallback+0x50>)
 8002326:	2200      	movs	r2, #0
 8002328:	701a      	strb	r2, [r3, #0]
    mpu_dma_done = 1;
 800232a:	4b0a      	ldr	r3, [pc, #40]	@ (8002354 <MPU6050_DMA_I2C_RxCpltCallback+0x54>)
 800232c:	2201      	movs	r2, #1
 800232e:	701a      	strb	r2, [r3, #0]
    if (mpu_sem) osSemaphoreRelease(mpu_sem);
 8002330:	4b09      	ldr	r3, [pc, #36]	@ (8002358 <MPU6050_DMA_I2C_RxCpltCallback+0x58>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d006      	beq.n	8002346 <MPU6050_DMA_I2C_RxCpltCallback+0x46>
 8002338:	4b07      	ldr	r3, [pc, #28]	@ (8002358 <MPU6050_DMA_I2C_RxCpltCallback+0x58>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4618      	mov	r0, r3
 800233e:	f00e fd39 	bl	8010db4 <osSemaphoreRelease>
 8002342:	e000      	b.n	8002346 <MPU6050_DMA_I2C_RxCpltCallback+0x46>
    if (!mpu_in_progress) return;
 8002344:	bf00      	nop
}
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	20000370 	.word	0x20000370
 8002350:	2000033c 	.word	0x2000033c
 8002354:	2000033a 	.word	0x2000033a
 8002358:	2000036c 	.word	0x2000036c

0800235c <MPU6050_DMA_I2C_ErrorCallback>:

/* Error */
void MPU6050_DMA_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
	if (mpu_i2c_mutex) osMutexRelease(mpu_i2c_mutex);
 8002364:	4b0d      	ldr	r3, [pc, #52]	@ (800239c <MPU6050_DMA_I2C_ErrorCallback+0x40>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d004      	beq.n	8002376 <MPU6050_DMA_I2C_ErrorCallback+0x1a>
 800236c:	4b0b      	ldr	r3, [pc, #44]	@ (800239c <MPU6050_DMA_I2C_ErrorCallback+0x40>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4618      	mov	r0, r3
 8002372:	f00e fbcd 	bl	8010b10 <osMutexRelease>
    (void)hi2c;
    mpu_in_progress = 0;
 8002376:	4b0a      	ldr	r3, [pc, #40]	@ (80023a0 <MPU6050_DMA_I2C_ErrorCallback+0x44>)
 8002378:	2200      	movs	r2, #0
 800237a:	701a      	strb	r2, [r3, #0]
    mpu_dma_error = 1;
 800237c:	4b09      	ldr	r3, [pc, #36]	@ (80023a4 <MPU6050_DMA_I2C_ErrorCallback+0x48>)
 800237e:	2201      	movs	r2, #1
 8002380:	701a      	strb	r2, [r3, #0]
    if (mpu_sem) osSemaphoreRelease(mpu_sem);
 8002382:	4b09      	ldr	r3, [pc, #36]	@ (80023a8 <MPU6050_DMA_I2C_ErrorCallback+0x4c>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d004      	beq.n	8002394 <MPU6050_DMA_I2C_ErrorCallback+0x38>
 800238a:	4b07      	ldr	r3, [pc, #28]	@ (80023a8 <MPU6050_DMA_I2C_ErrorCallback+0x4c>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4618      	mov	r0, r3
 8002390:	f00e fd10 	bl	8010db4 <osSemaphoreRelease>
}
 8002394:	bf00      	nop
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000370 	.word	0x20000370
 80023a0:	2000033c 	.word	0x2000033c
 80023a4:	2000033b 	.word	0x2000033b
 80023a8:	2000036c 	.word	0x2000036c

080023ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023b2:	4b22      	ldr	r3, [pc, #136]	@ (800243c <MX_DMA_Init+0x90>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b6:	4a21      	ldr	r2, [pc, #132]	@ (800243c <MX_DMA_Init+0x90>)
 80023b8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80023bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80023be:	4b1f      	ldr	r3, [pc, #124]	@ (800243c <MX_DMA_Init+0x90>)
 80023c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023c6:	607b      	str	r3, [r7, #4]
 80023c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80023ca:	4b1c      	ldr	r3, [pc, #112]	@ (800243c <MX_DMA_Init+0x90>)
 80023cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ce:	4a1b      	ldr	r2, [pc, #108]	@ (800243c <MX_DMA_Init+0x90>)
 80023d0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80023d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023d6:	4b19      	ldr	r3, [pc, #100]	@ (800243c <MX_DMA_Init+0x90>)
 80023d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023de:	603b      	str	r3, [r7, #0]
 80023e0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80023e2:	2200      	movs	r2, #0
 80023e4:	2105      	movs	r1, #5
 80023e6:	200b      	movs	r0, #11
 80023e8:	f002 f955 	bl	8004696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80023ec:	200b      	movs	r0, #11
 80023ee:	f002 f96e 	bl	80046ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 80023f2:	2200      	movs	r2, #0
 80023f4:	2105      	movs	r1, #5
 80023f6:	200f      	movs	r0, #15
 80023f8:	f002 f94d 	bl	8004696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80023fc:	200f      	movs	r0, #15
 80023fe:	f002 f966 	bl	80046ce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8002402:	2200      	movs	r2, #0
 8002404:	2105      	movs	r1, #5
 8002406:	2011      	movs	r0, #17
 8002408:	f002 f945 	bl	8004696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800240c:	2011      	movs	r0, #17
 800240e:	f002 f95e 	bl	80046ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8002412:	2200      	movs	r2, #0
 8002414:	2105      	movs	r1, #5
 8002416:	203b      	movs	r0, #59	@ 0x3b
 8002418:	f002 f93d 	bl	8004696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800241c:	203b      	movs	r0, #59	@ 0x3b
 800241e:	f002 f956 	bl	80046ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8002422:	2200      	movs	r2, #0
 8002424:	2105      	movs	r1, #5
 8002426:	2045      	movs	r0, #69	@ 0x45
 8002428:	f002 f935 	bl	8004696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800242c:	2045      	movs	r0, #69	@ 0x45
 800242e:	f002 f94e 	bl	80046ce <HAL_NVIC_EnableIRQ>

}
 8002432:	bf00      	nop
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	40023800 	.word	0x40023800

08002440 <PreSleepProcessing>:

void MX_FREERTOS_Init(void); /* (MISRA C 2004 rule 8.1) */

/* USER CODE BEGIN PREPOSTSLEEP */
__weak void PreSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <PostSleepProcessing>:

__weak void PostSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <MX_GPIO_Init>:
     PE15   ------> FMC_D12_DA12
     PE13   ------> FMC_D10_DA10
     PB11   ------> USB_OTG_HS_ULPI_D4
*/
void MX_GPIO_Init(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b090      	sub	sp, #64	@ 0x40
 800246c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800246e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002472:	2200      	movs	r2, #0
 8002474:	601a      	str	r2, [r3, #0]
 8002476:	605a      	str	r2, [r3, #4]
 8002478:	609a      	str	r2, [r3, #8]
 800247a:	60da      	str	r2, [r3, #12]
 800247c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800247e:	4baf      	ldr	r3, [pc, #700]	@ (800273c <MX_GPIO_Init+0x2d4>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002482:	4aae      	ldr	r2, [pc, #696]	@ (800273c <MX_GPIO_Init+0x2d4>)
 8002484:	f043 0310 	orr.w	r3, r3, #16
 8002488:	6313      	str	r3, [r2, #48]	@ 0x30
 800248a:	4bac      	ldr	r3, [pc, #688]	@ (800273c <MX_GPIO_Init+0x2d4>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248e:	f003 0310 	and.w	r3, r3, #16
 8002492:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002496:	4ba9      	ldr	r3, [pc, #676]	@ (800273c <MX_GPIO_Init+0x2d4>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249a:	4aa8      	ldr	r2, [pc, #672]	@ (800273c <MX_GPIO_Init+0x2d4>)
 800249c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80024a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024a2:	4ba6      	ldr	r3, [pc, #664]	@ (800273c <MX_GPIO_Init+0x2d4>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80024ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ae:	4ba3      	ldr	r3, [pc, #652]	@ (800273c <MX_GPIO_Init+0x2d4>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b2:	4aa2      	ldr	r2, [pc, #648]	@ (800273c <MX_GPIO_Init+0x2d4>)
 80024b4:	f043 0302 	orr.w	r3, r3, #2
 80024b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ba:	4ba0      	ldr	r3, [pc, #640]	@ (800273c <MX_GPIO_Init+0x2d4>)
 80024bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	623b      	str	r3, [r7, #32]
 80024c4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024c6:	4b9d      	ldr	r3, [pc, #628]	@ (800273c <MX_GPIO_Init+0x2d4>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ca:	4a9c      	ldr	r2, [pc, #624]	@ (800273c <MX_GPIO_Init+0x2d4>)
 80024cc:	f043 0308 	orr.w	r3, r3, #8
 80024d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024d2:	4b9a      	ldr	r3, [pc, #616]	@ (800273c <MX_GPIO_Init+0x2d4>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d6:	f003 0308 	and.w	r3, r3, #8
 80024da:	61fb      	str	r3, [r7, #28]
 80024dc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024de:	4b97      	ldr	r3, [pc, #604]	@ (800273c <MX_GPIO_Init+0x2d4>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e2:	4a96      	ldr	r2, [pc, #600]	@ (800273c <MX_GPIO_Init+0x2d4>)
 80024e4:	f043 0304 	orr.w	r3, r3, #4
 80024e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ea:	4b94      	ldr	r3, [pc, #592]	@ (800273c <MX_GPIO_Init+0x2d4>)
 80024ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ee:	f003 0304 	and.w	r3, r3, #4
 80024f2:	61bb      	str	r3, [r7, #24]
 80024f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f6:	4b91      	ldr	r3, [pc, #580]	@ (800273c <MX_GPIO_Init+0x2d4>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fa:	4a90      	ldr	r2, [pc, #576]	@ (800273c <MX_GPIO_Init+0x2d4>)
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	6313      	str	r3, [r2, #48]	@ 0x30
 8002502:	4b8e      	ldr	r3, [pc, #568]	@ (800273c <MX_GPIO_Init+0x2d4>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	617b      	str	r3, [r7, #20]
 800250c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800250e:	4b8b      	ldr	r3, [pc, #556]	@ (800273c <MX_GPIO_Init+0x2d4>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002512:	4a8a      	ldr	r2, [pc, #552]	@ (800273c <MX_GPIO_Init+0x2d4>)
 8002514:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002518:	6313      	str	r3, [r2, #48]	@ 0x30
 800251a:	4b88      	ldr	r3, [pc, #544]	@ (800273c <MX_GPIO_Init+0x2d4>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002522:	613b      	str	r3, [r7, #16]
 8002524:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002526:	4b85      	ldr	r3, [pc, #532]	@ (800273c <MX_GPIO_Init+0x2d4>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252a:	4a84      	ldr	r2, [pc, #528]	@ (800273c <MX_GPIO_Init+0x2d4>)
 800252c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002530:	6313      	str	r3, [r2, #48]	@ 0x30
 8002532:	4b82      	ldr	r3, [pc, #520]	@ (800273c <MX_GPIO_Init+0x2d4>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002536:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800253e:	4b7f      	ldr	r3, [pc, #508]	@ (800273c <MX_GPIO_Init+0x2d4>)
 8002540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002542:	4a7e      	ldr	r2, [pc, #504]	@ (800273c <MX_GPIO_Init+0x2d4>)
 8002544:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002548:	6313      	str	r3, [r2, #48]	@ 0x30
 800254a:	4b7c      	ldr	r3, [pc, #496]	@ (800273c <MX_GPIO_Init+0x2d4>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002552:	60bb      	str	r3, [r7, #8]
 8002554:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002556:	4b79      	ldr	r3, [pc, #484]	@ (800273c <MX_GPIO_Init+0x2d4>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	4a78      	ldr	r2, [pc, #480]	@ (800273c <MX_GPIO_Init+0x2d4>)
 800255c:	f043 0320 	orr.w	r3, r3, #32
 8002560:	6313      	str	r3, [r2, #48]	@ 0x30
 8002562:	4b76      	ldr	r3, [pc, #472]	@ (800273c <MX_GPIO_Init+0x2d4>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002566:	f003 0320 	and.w	r3, r3, #32
 800256a:	607b      	str	r3, [r7, #4]
 800256c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800256e:	4b73      	ldr	r3, [pc, #460]	@ (800273c <MX_GPIO_Init+0x2d4>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	4a72      	ldr	r2, [pc, #456]	@ (800273c <MX_GPIO_Init+0x2d4>)
 8002574:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002578:	6313      	str	r3, [r2, #48]	@ 0x30
 800257a:	4b70      	ldr	r3, [pc, #448]	@ (800273c <MX_GPIO_Init+0x2d4>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002582:	603b      	str	r3, [r7, #0]
 8002584:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8002586:	2201      	movs	r2, #1
 8002588:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800258c:	486c      	ldr	r0, [pc, #432]	@ (8002740 <MX_GPIO_Init+0x2d8>)
 800258e:	f002 fea1 	bl	80052d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002592:	2201      	movs	r2, #1
 8002594:	2120      	movs	r1, #32
 8002596:	486b      	ldr	r0, [pc, #428]	@ (8002744 <MX_GPIO_Init+0x2dc>)
 8002598:	f002 fe9c 	bl	80052d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|LCD_DISP_Pin, GPIO_PIN_RESET);
 800259c:	2200      	movs	r2, #0
 800259e:	f241 0108 	movw	r1, #4104	@ 0x1008
 80025a2:	4869      	ldr	r0, [pc, #420]	@ (8002748 <MX_GPIO_Init+0x2e0>)
 80025a4:	f002 fe96 	bl	80052d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 80025a8:	2200      	movs	r2, #0
 80025aa:	2108      	movs	r1, #8
 80025ac:	4867      	ldr	r0, [pc, #412]	@ (800274c <MX_GPIO_Init+0x2e4>)
 80025ae:	f002 fe91 	bl	80052d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80025b2:	2200      	movs	r2, #0
 80025b4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80025b8:	4865      	ldr	r0, [pc, #404]	@ (8002750 <MX_GPIO_Init+0x2e8>)
 80025ba:	f002 fe8b 	bl	80052d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80025be:	2201      	movs	r2, #1
 80025c0:	2101      	movs	r1, #1
 80025c2:	4861      	ldr	r0, [pc, #388]	@ (8002748 <MX_GPIO_Init+0x2e0>)
 80025c4:	f002 fe86 	bl	80052d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80025c8:	2200      	movs	r2, #0
 80025ca:	2148      	movs	r1, #72	@ 0x48
 80025cc:	4861      	ldr	r0, [pc, #388]	@ (8002754 <MX_GPIO_Init+0x2ec>)
 80025ce:	f002 fe81 	bl	80052d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_B0_Pin */
  GPIO_InitStruct.Pin = LCD_B0_Pin;
 80025d2:	2310      	movs	r3, #16
 80025d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d6:	2302      	movs	r3, #2
 80025d8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025da:	2300      	movs	r3, #0
 80025dc:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025de:	2300      	movs	r3, #0
 80025e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80025e2:	230e      	movs	r3, #14
 80025e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80025e6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025ea:	4619      	mov	r1, r3
 80025ec:	485a      	ldr	r0, [pc, #360]	@ (8002758 <MX_GPIO_Init+0x2f0>)
 80025ee:	f002 fcad 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80025f2:	2308      	movs	r3, #8
 80025f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025f6:	2300      	movs	r3, #0
 80025f8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025fa:	2300      	movs	r3, #0
 80025fc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80025fe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002602:	4619      	mov	r1, r3
 8002604:	4854      	ldr	r0, [pc, #336]	@ (8002758 <MX_GPIO_Init+0x2f0>)
 8002606:	f002 fca1 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 800260a:	2304      	movs	r3, #4
 800260c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800260e:	2302      	movs	r3, #2
 8002610:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002612:	2300      	movs	r3, #0
 8002614:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002616:	2303      	movs	r3, #3
 8002618:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800261a:	2309      	movs	r3, #9
 800261c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 800261e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002622:	4619      	mov	r1, r3
 8002624:	484c      	ldr	r0, [pc, #304]	@ (8002758 <MX_GPIO_Init+0x2f0>)
 8002626:	f002 fc91 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 800262a:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 800262e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002630:	2302      	movs	r3, #2
 8002632:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002634:	2300      	movs	r3, #0
 8002636:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002638:	2303      	movs	r3, #3
 800263a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800263c:	230b      	movs	r3, #11
 800263e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002640:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002644:	4619      	mov	r1, r3
 8002646:	4843      	ldr	r0, [pc, #268]	@ (8002754 <MX_GPIO_Init+0x2ec>)
 8002648:	f002 fc80 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_NBL1_Pin FMC_NBL0_Pin FMC_D5_Pin FMC_D6_Pin
                           FMC_D8_Pin FMC_D11_Pin FMC_D4_Pin FMC_D7_Pin
                           FMC_D9_Pin FMC_D12_Pin FMC_D10_Pin */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 800264c:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002650:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002652:	2302      	movs	r3, #2
 8002654:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002656:	2300      	movs	r3, #0
 8002658:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800265a:	2303      	movs	r3, #3
 800265c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800265e:	230c      	movs	r3, #12
 8002660:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002662:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002666:	4619      	mov	r1, r3
 8002668:	483b      	ldr	r0, [pc, #236]	@ (8002758 <MX_GPIO_Init+0x2f0>)
 800266a:	f002 fc6f 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 800266e:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8002672:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002674:	2302      	movs	r3, #2
 8002676:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002678:	2300      	movs	r3, #0
 800267a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800267c:	2303      	movs	r3, #3
 800267e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002680:	230a      	movs	r3, #10
 8002682:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002684:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002688:	4619      	mov	r1, r3
 800268a:	4834      	ldr	r0, [pc, #208]	@ (800275c <MX_GPIO_Init+0x2f4>)
 800268c:	f002 fc5e 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002690:	2310      	movs	r3, #16
 8002692:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002694:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002698:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269a:	2300      	movs	r3, #0
 800269c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800269e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026a2:	4619      	mov	r1, r3
 80026a4:	482d      	ldr	r0, [pc, #180]	@ (800275c <MX_GPIO_Init+0x2f4>)
 80026a6:	f002 fc51 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80026aa:	2380      	movs	r3, #128	@ 0x80
 80026ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ae:	2302      	movs	r3, #2
 80026b0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b2:	2300      	movs	r3, #0
 80026b4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b6:	2300      	movs	r3, #0
 80026b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80026ba:	2308      	movs	r3, #8
 80026bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80026be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026c2:	4619      	mov	r1, r3
 80026c4:	481f      	ldr	r0, [pc, #124]	@ (8002744 <MX_GPIO_Init+0x2dc>)
 80026c6:	f002 fc41 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 80026ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80026ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026d0:	2301      	movs	r3, #1
 80026d2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d4:	2300      	movs	r3, #0
 80026d6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d8:	2300      	movs	r3, #0
 80026da:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80026dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026e0:	4619      	mov	r1, r3
 80026e2:	4817      	ldr	r0, [pc, #92]	@ (8002740 <MX_GPIO_Init+0x2d8>)
 80026e4:	f002 fc32 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 80026e8:	2360      	movs	r3, #96	@ 0x60
 80026ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ec:	2302      	movs	r3, #2
 80026ee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f0:	2300      	movs	r3, #0
 80026f2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f4:	2300      	movs	r3, #0
 80026f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80026f8:	230d      	movs	r3, #13
 80026fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002700:	4619      	mov	r1, r3
 8002702:	4815      	ldr	r0, [pc, #84]	@ (8002758 <MX_GPIO_Init+0x2f0>)
 8002704:	f002 fc22 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8002708:	2340      	movs	r3, #64	@ 0x40
 800270a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800270c:	2302      	movs	r3, #2
 800270e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002710:	2300      	movs	r3, #0
 8002712:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002714:	2303      	movs	r3, #3
 8002716:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002718:	230a      	movs	r3, #10
 800271a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800271c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002720:	4619      	mov	r1, r3
 8002722:	480e      	ldr	r0, [pc, #56]	@ (800275c <MX_GPIO_Init+0x2f4>)
 8002724:	f002 fc12 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNCAS_Pin FMC_SDCLK_Pin FMC_A11_Pin FMC_A10_Pin
                           FMC_BA1_Pin FMC_BA0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002728:	f248 1333 	movw	r3, #33075	@ 0x8133
 800272c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800272e:	2302      	movs	r3, #2
 8002730:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002732:	2300      	movs	r3, #0
 8002734:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002736:	2303      	movs	r3, #3
 8002738:	e012      	b.n	8002760 <MX_GPIO_Init+0x2f8>
 800273a:	bf00      	nop
 800273c:	40023800 	.word	0x40023800
 8002740:	40020000 	.word	0x40020000
 8002744:	40020c00 	.word	0x40020c00
 8002748:	40022000 	.word	0x40022000
 800274c:	40022800 	.word	0x40022800
 8002750:	40021c00 	.word	0x40021c00
 8002754:	40021800 	.word	0x40021800
 8002758:	40021000 	.word	0x40021000
 800275c:	40020400 	.word	0x40020400
 8002760:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002762:	230c      	movs	r3, #12
 8002764:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002766:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800276a:	4619      	mov	r1, r3
 800276c:	48bc      	ldr	r0, [pc, #752]	@ (8002a60 <MX_GPIO_Init+0x5f8>)
 800276e:	f002 fbed 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_B1_Pin LCD_B2_Pin LCD_B3_Pin LCD_G4_Pin
                           LCD_G1_Pin LCD_G3_Pin LCD_G0_Pin LCD_G2_Pin
                           LCD_R7_Pin LCD_R5_Pin LCD_R6_Pin LCD_R4_Pin
                           LCD_R3_Pin LCD_R1_Pin LCD_R2_Pin */
  GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8002772:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8002776:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002778:	2302      	movs	r3, #2
 800277a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277c:	2300      	movs	r3, #0
 800277e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002780:	2300      	movs	r3, #0
 8002782:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002784:	230e      	movs	r3, #14
 8002786:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8002788:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800278c:	4619      	mov	r1, r3
 800278e:	48b5      	ldr	r0, [pc, #724]	@ (8002a64 <MX_GPIO_Init+0x5fc>)
 8002790:	f002 fbdc 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8002794:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002798:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800279a:	2300      	movs	r3, #0
 800279c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279e:	2300      	movs	r3, #0
 80027a0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80027a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80027a6:	4619      	mov	r1, r3
 80027a8:	48ae      	ldr	r0, [pc, #696]	@ (8002a64 <MX_GPIO_Init+0x5fc>)
 80027aa:	f002 fbcf 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 80027ae:	2340      	movs	r3, #64	@ 0x40
 80027b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80027b2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80027b6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b8:	2300      	movs	r3, #0
 80027ba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 80027bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80027c0:	4619      	mov	r1, r3
 80027c2:	48a9      	ldr	r0, [pc, #676]	@ (8002a68 <MX_GPIO_Init+0x600>)
 80027c4:	f002 fbc2 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_D2_Pin FMC_D3_Pin FMC_D1_Pin FMC_D15_Pin
                           FMC_D0_Pin FMC_D14_Pin FMC_D13_Pin */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 80027c8:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80027cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ce:	2302      	movs	r3, #2
 80027d0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d2:	2300      	movs	r3, #0
 80027d4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027d6:	2303      	movs	r3, #3
 80027d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80027da:	230c      	movs	r3, #12
 80027dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80027de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80027e2:	4619      	mov	r1, r3
 80027e4:	48a0      	ldr	r0, [pc, #640]	@ (8002a68 <MX_GPIO_Init+0x600>)
 80027e6:	f002 fbb1 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 80027ea:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80027ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f0:	2302      	movs	r3, #2
 80027f2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f8:	2303      	movs	r3, #3
 80027fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80027fc:	230a      	movs	r3, #10
 80027fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002800:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002804:	4619      	mov	r1, r3
 8002806:	4899      	ldr	r0, [pc, #612]	@ (8002a6c <MX_GPIO_Init+0x604>)
 8002808:	f002 fba0 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 800280c:	23f0      	movs	r3, #240	@ 0xf0
 800280e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002810:	2302      	movs	r3, #2
 8002812:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002814:	2300      	movs	r3, #0
 8002816:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002818:	2300      	movs	r3, #0
 800281a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800281c:	230a      	movs	r3, #10
 800281e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002820:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002824:	4619      	mov	r1, r3
 8002826:	4892      	ldr	r0, [pc, #584]	@ (8002a70 <MX_GPIO_Init+0x608>)
 8002828:	f002 fb90 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DE_Pin LCD_B7_Pin LCD_B6_Pin LCD_B5_Pin
                           LCD_G6_Pin LCD_G7_Pin LCD_G5_Pin */
  GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 800282c:	23f7      	movs	r3, #247	@ 0xf7
 800282e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002830:	2302      	movs	r3, #2
 8002832:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002834:	2300      	movs	r3, #0
 8002836:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002838:	2300      	movs	r3, #0
 800283a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800283c:	230e      	movs	r3, #14
 800283e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8002840:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002844:	4619      	mov	r1, r3
 8002846:	488b      	ldr	r0, [pc, #556]	@ (8002a74 <MX_GPIO_Init+0x60c>)
 8002848:	f002 fb80 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_B4_Pin */
  GPIO_InitStruct.Pin = LCD_B4_Pin;
 800284c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002850:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002852:	2302      	movs	r3, #2
 8002854:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002856:	2300      	movs	r3, #0
 8002858:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800285a:	2300      	movs	r3, #0
 800285c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800285e:	2309      	movs	r3, #9
 8002860:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8002862:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002866:	4619      	mov	r1, r3
 8002868:	487d      	ldr	r0, [pc, #500]	@ (8002a60 <MX_GPIO_Init+0x5f8>)
 800286a:	f002 fb6f 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 800286e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002872:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002874:	2302      	movs	r3, #2
 8002876:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002878:	2300      	movs	r3, #0
 800287a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800287c:	2300      	movs	r3, #0
 800287e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002880:	230a      	movs	r3, #10
 8002882:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8002884:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002888:	4619      	mov	r1, r3
 800288a:	4875      	ldr	r0, [pc, #468]	@ (8002a60 <MX_GPIO_Init+0x5f8>)
 800288c:	f002 fb5e 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8002890:	2320      	movs	r3, #32
 8002892:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002894:	2301      	movs	r3, #1
 8002896:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002898:	2300      	movs	r3, #0
 800289a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800289c:	2300      	movs	r3, #0
 800289e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80028a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80028a4:	4619      	mov	r1, r3
 80028a6:	4870      	ldr	r0, [pc, #448]	@ (8002a68 <MX_GPIO_Init+0x600>)
 80028a8:	f002 fb50 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_D5_Pin */
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 80028ac:	2308      	movs	r3, #8
 80028ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b0:	2302      	movs	r3, #2
 80028b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b4:	2300      	movs	r3, #0
 80028b6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b8:	2300      	movs	r3, #0
 80028ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80028bc:	230d      	movs	r3, #13
 80028be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 80028c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80028c4:	4619      	mov	r1, r3
 80028c6:	4868      	ldr	r0, [pc, #416]	@ (8002a68 <MX_GPIO_Init+0x600>)
 80028c8:	f002 fb40 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin LCD_DISP_Pin CS_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|LCD_DISP_Pin|CS_Pin;
 80028cc:	f241 0309 	movw	r3, #4105	@ 0x1009
 80028d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028d2:	2301      	movs	r3, #1
 80028d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d6:	2300      	movs	r3, #0
 80028d8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028da:	2300      	movs	r3, #0
 80028dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80028de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80028e2:	4619      	mov	r1, r3
 80028e4:	4862      	ldr	r0, [pc, #392]	@ (8002a70 <MX_GPIO_Init+0x608>)
 80028e6:	f002 fb31 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 80028ea:	2304      	movs	r3, #4
 80028ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80028ee:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80028f2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f4:	2300      	movs	r3, #0
 80028f6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 80028f8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80028fc:	4619      	mov	r1, r3
 80028fe:	485c      	ldr	r0, [pc, #368]	@ (8002a70 <MX_GPIO_Init+0x608>)
 8002900:	f002 fb24 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8002904:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002908:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800290a:	2300      	movs	r3, #0
 800290c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290e:	2300      	movs	r3, #0
 8002910:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8002912:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002916:	4619      	mov	r1, r3
 8002918:	4857      	ldr	r0, [pc, #348]	@ (8002a78 <MX_GPIO_Init+0x610>)
 800291a:	f002 fb17 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_A0_Pin FMC_A1_Pin FMC_A2_Pin FMC_A3_Pin
                           FMC_A4_Pin FMC_A5_Pin FMC_A6_Pin FMC_A9_Pin
                           FMC_A7_Pin FMC_A8_Pin FMC_SDNRAS_Pin */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 800291e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002922:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002924:	2302      	movs	r3, #2
 8002926:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002928:	2300      	movs	r3, #0
 800292a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800292c:	2303      	movs	r3, #3
 800292e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002930:	230c      	movs	r3, #12
 8002932:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002934:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002938:	4619      	mov	r1, r3
 800293a:	4850      	ldr	r0, [pc, #320]	@ (8002a7c <MX_GPIO_Init+0x614>)
 800293c:	f002 fb06 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_HSYNC_Pin LCD_VSYNC_Pin LCD_R0_Pin LCD_CLK_Pin */
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8002940:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8002944:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002946:	2302      	movs	r3, #2
 8002948:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294a:	2300      	movs	r3, #0
 800294c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294e:	2300      	movs	r3, #0
 8002950:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002952:	230e      	movs	r3, #14
 8002954:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002956:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800295a:	4619      	mov	r1, r3
 800295c:	4844      	ldr	r0, [pc, #272]	@ (8002a70 <MX_GPIO_Init+0x608>)
 800295e:	f002 faf5 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8002962:	2308      	movs	r3, #8
 8002964:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002966:	2301      	movs	r3, #1
 8002968:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296a:	2300      	movs	r3, #0
 800296c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800296e:	2300      	movs	r3, #0
 8002970:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8002972:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002976:	4619      	mov	r1, r3
 8002978:	483e      	ldr	r0, [pc, #248]	@ (8002a74 <MX_GPIO_Init+0x60c>)
 800297a:	f002 fae7 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 800297e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002982:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002984:	2302      	movs	r3, #2
 8002986:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002988:	2300      	movs	r3, #0
 800298a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800298c:	2300      	movs	r3, #0
 800298e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002990:	230d      	movs	r3, #13
 8002992:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8002994:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002998:	4619      	mov	r1, r3
 800299a:	4831      	ldr	r0, [pc, #196]	@ (8002a60 <MX_GPIO_Init+0x5f8>)
 800299c:	f002 fad6 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80029a0:	2310      	movs	r3, #16
 80029a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029a4:	2300      	movs	r3, #0
 80029a6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80029ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80029b0:	4619      	mov	r1, r3
 80029b2:	482d      	ldr	r0, [pc, #180]	@ (8002a68 <MX_GPIO_Init+0x600>)
 80029b4:	f002 faca 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 80029b8:	f248 0304 	movw	r3, #32772	@ 0x8004
 80029bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029be:	2300      	movs	r3, #0
 80029c0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c2:	2300      	movs	r3, #0
 80029c4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80029c6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80029ca:	4619      	mov	r1, r3
 80029cc:	482c      	ldr	r0, [pc, #176]	@ (8002a80 <MX_GPIO_Init+0x618>)
 80029ce:	f002 fabd 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 80029d2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80029d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029d8:	2301      	movs	r3, #1
 80029da:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029dc:	2300      	movs	r3, #0
 80029de:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e0:	2300      	movs	r3, #0
 80029e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80029e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80029e8:	4619      	mov	r1, r3
 80029ea:	4825      	ldr	r0, [pc, #148]	@ (8002a80 <MX_GPIO_Init+0x618>)
 80029ec:	f002 faae 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
                           DCMI_D1_Pin */
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 80029f0:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 80029f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |DCMI_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f6:	2302      	movs	r3, #2
 80029f8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fa:	2300      	movs	r3, #0
 80029fc:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029fe:	2300      	movs	r3, #0
 8002a00:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002a02:	230d      	movs	r3, #13
 8002a04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002a06:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	481c      	ldr	r0, [pc, #112]	@ (8002a80 <MX_GPIO_Init+0x618>)
 8002a0e:	f002 fa9d 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D10_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8002a12:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a18:	2302      	movs	r3, #2
 8002a1a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a20:	2300      	movs	r3, #0
 8002a22:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002a24:	2301      	movs	r3, #1
 8002a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8002a28:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	480f      	ldr	r0, [pc, #60]	@ (8002a6c <MX_GPIO_Init+0x604>)
 8002a30:	f002 fa8c 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8002a34:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002a3a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002a3e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a40:	2300      	movs	r3, #0
 8002a42:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8002a44:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a48:	4619      	mov	r1, r3
 8002a4a:	4809      	ldr	r0, [pc, #36]	@ (8002a70 <MX_GPIO_Init+0x608>)
 8002a4c:	f002 fa7e 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_RX_D0_Pin ARDUINO_TX_D1_Pin */
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8002a50:	23c0      	movs	r3, #192	@ 0xc0
 8002a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a54:	2302      	movs	r3, #2
 8002a56:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e011      	b.n	8002a84 <MX_GPIO_Init+0x61c>
 8002a60:	40021800 	.word	0x40021800
 8002a64:	40022400 	.word	0x40022400
 8002a68:	40020c00 	.word	0x40020c00
 8002a6c:	40020000 	.word	0x40020000
 8002a70:	40022000 	.word	0x40022000
 8002a74:	40022800 	.word	0x40022800
 8002a78:	40020800 	.word	0x40020800
 8002a7c:	40021400 	.word	0x40021400
 8002a80:	40021c00 	.word	0x40021c00
 8002a84:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002a86:	2308      	movs	r3, #8
 8002a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a8a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a8e:	4619      	mov	r1, r3
 8002a90:	488a      	ldr	r0, [pc, #552]	@ (8002cbc <MX_GPIO_Init+0x854>)
 8002a92:	f002 fa5b 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8002a96:	2310      	movs	r3, #16
 8002a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a9a:	2302      	movs	r3, #2
 8002a9c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002aa6:	230a      	movs	r3, #10
 8002aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8002aaa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002aae:	4619      	mov	r1, r3
 8002ab0:	4883      	ldr	r0, [pc, #524]	@ (8002cc0 <MX_GPIO_Init+0x858>)
 8002ab2:	f002 fa4b 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNME_Pin FMC_SDNE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002ab6:	2328      	movs	r3, #40	@ 0x28
 8002ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aba:	2302      	movs	r3, #2
 8002abc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002ac6:	230c      	movs	r3, #12
 8002ac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002aca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ace:	4619      	mov	r1, r3
 8002ad0:	487b      	ldr	r0, [pc, #492]	@ (8002cc0 <MX_GPIO_Init+0x858>)
 8002ad2:	f002 fa3b 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : DHT_Pin RMII_RXER_Pin */
  GPIO_InitStruct.Pin = DHT_Pin|RMII_RXER_Pin;
 8002ad6:	2384      	movs	r3, #132	@ 0x84
 8002ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ada:	2300      	movs	r3, #0
 8002adc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ae2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4876      	ldr	r0, [pc, #472]	@ (8002cc4 <MX_GPIO_Init+0x85c>)
 8002aea:	f002 fa2f 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D2_Pin|EXT_RST_Pin;
 8002aee:	2348      	movs	r3, #72	@ 0x48
 8002af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002af2:	2301      	movs	r3, #1
 8002af4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af6:	2300      	movs	r3, #0
 8002af8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002afa:	2300      	movs	r3, #0
 8002afc:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002afe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b02:	4619      	mov	r1, r3
 8002b04:	486f      	ldr	r0, [pc, #444]	@ (8002cc4 <MX_GPIO_Init+0x85c>)
 8002b06:	f002 fa21 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_A4_Pin ARDUINO_A5_Pin ARDUINO_A1_Pin ARDUINO_A2_Pin
                           ARDUINO_A3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8002b0a:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8002b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ARDUINO_A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b10:	2303      	movs	r3, #3
 8002b12:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b14:	2300      	movs	r3, #0
 8002b16:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002b18:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	486a      	ldr	r0, [pc, #424]	@ (8002cc8 <MX_GPIO_Init+0x860>)
 8002b20:	f002 fa14 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : FMC_SDCKE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8002b24:	2308      	movs	r3, #8
 8002b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b28:	2302      	movs	r3, #2
 8002b2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b30:	2303      	movs	r3, #3
 8002b32:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002b34:	230c      	movs	r3, #12
 8002b36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002b38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	485f      	ldr	r0, [pc, #380]	@ (8002cbc <MX_GPIO_Init+0x854>)
 8002b40:	f002 fa04 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8002b44:	2305      	movs	r3, #5
 8002b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b50:	2303      	movs	r3, #3
 8002b52:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002b54:	230a      	movs	r3, #10
 8002b56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b58:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	4857      	ldr	r0, [pc, #348]	@ (8002cbc <MX_GPIO_Init+0x854>)
 8002b60:	f002 f9f4 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002b64:	2332      	movs	r3, #50	@ 0x32
 8002b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b68:	2302      	movs	r3, #2
 8002b6a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b70:	2303      	movs	r3, #3
 8002b72:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002b74:	230b      	movs	r3, #11
 8002b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b78:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	484f      	ldr	r0, [pc, #316]	@ (8002cbc <MX_GPIO_Init+0x854>)
 8002b80:	f002 f9e4 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002b84:	2304      	movs	r3, #4
 8002b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b88:	2302      	movs	r3, #2
 8002b8a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b90:	2303      	movs	r3, #3
 8002b92:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002b94:	2309      	movs	r3, #9
 8002b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b98:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	484b      	ldr	r0, [pc, #300]	@ (8002ccc <MX_GPIO_Init+0x864>)
 8002ba0:	f002 f9d4 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8002ba4:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8002ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002baa:	2302      	movs	r3, #2
 8002bac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002bb6:	2309      	movs	r3, #9
 8002bb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4843      	ldr	r0, [pc, #268]	@ (8002cd0 <MX_GPIO_Init+0x868>)
 8002bc2:	f002 f9c3 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002bc6:	2386      	movs	r3, #134	@ 0x86
 8002bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002bd6:	230b      	movs	r3, #11
 8002bd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bda:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002bde:	4619      	mov	r1, r3
 8002be0:	483c      	ldr	r0, [pc, #240]	@ (8002cd4 <MX_GPIO_Init+0x86c>)
 8002be2:	f002 f9b3 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : WKUP_Pin */
  GPIO_InitStruct.Pin = WKUP_Pin;
 8002be6:	2301      	movs	r3, #1
 8002be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002bea:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002bee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(WKUP_GPIO_Port, &GPIO_InitStruct);
 8002bf4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	4836      	ldr	r0, [pc, #216]	@ (8002cd4 <MX_GPIO_Init+0x86c>)
 8002bfc:	f002 f9a6 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8002c00:	2350      	movs	r3, #80	@ 0x50
 8002c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c04:	2302      	movs	r3, #2
 8002c06:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8002c10:	230d      	movs	r3, #13
 8002c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c14:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c18:	4619      	mov	r1, r3
 8002c1a:	482e      	ldr	r0, [pc, #184]	@ (8002cd4 <MX_GPIO_Init+0x86c>)
 8002c1c:	f002 f996 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_SCL_Pin LCD_SDA_Pin */
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8002c20:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c26:	2312      	movs	r3, #18
 8002c28:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002c32:	2304      	movs	r3, #4
 8002c34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002c36:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	4820      	ldr	r0, [pc, #128]	@ (8002cc0 <MX_GPIO_Init+0x858>)
 8002c3e:	f002 f985 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8002c42:	2328      	movs	r3, #40	@ 0x28
 8002c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c46:	2302      	movs	r3, #2
 8002c48:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002c52:	230a      	movs	r3, #10
 8002c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c56:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	481d      	ldr	r0, [pc, #116]	@ (8002cd4 <MX_GPIO_Init+0x86c>)
 8002c5e:	f002 f975 	bl	8004f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D6_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8002c62:	2340      	movs	r3, #64	@ 0x40
 8002c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c66:	2302      	movs	r3, #2
 8002c68:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002c72:	2309      	movs	r3, #9
 8002c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8002c76:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	4810      	ldr	r0, [pc, #64]	@ (8002cc0 <MX_GPIO_Init+0x858>)
 8002c7e:	f002 f965 	bl	8004f4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8002c82:	2200      	movs	r2, #0
 8002c84:	2105      	movs	r1, #5
 8002c86:	2006      	movs	r0, #6
 8002c88:	f001 fd05 	bl	8004696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002c8c:	2006      	movs	r0, #6
 8002c8e:	f001 fd1e 	bl	80046ce <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8002c92:	2200      	movs	r2, #0
 8002c94:	2105      	movs	r1, #5
 8002c96:	2008      	movs	r0, #8
 8002c98:	f001 fcfd 	bl	8004696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002c9c:	2008      	movs	r0, #8
 8002c9e:	f001 fd16 	bl	80046ce <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	2105      	movs	r1, #5
 8002ca6:	200a      	movs	r0, #10
 8002ca8:	f001 fcf5 	bl	8004696 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002cac:	200a      	movs	r0, #10
 8002cae:	f001 fd0e 	bl	80046ce <HAL_NVIC_EnableIRQ>

}
 8002cb2:	bf00      	nop
 8002cb4:	3740      	adds	r7, #64	@ 0x40
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	40020800 	.word	0x40020800
 8002cc0:	40021c00 	.word	0x40021c00
 8002cc4:	40021800 	.word	0x40021800
 8002cc8:	40021400 	.word	0x40021400
 8002ccc:	40020400 	.word	0x40020400
 8002cd0:	40020c00 	.word	0x40020c00
 8002cd4:	40020000 	.word	0x40020000

08002cd8 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8002d4c <MX_I2C1_Init+0x74>)
 8002cde:	4a1c      	ldr	r2, [pc, #112]	@ (8002d50 <MX_I2C1_Init+0x78>)
 8002ce0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 8002ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8002d4c <MX_I2C1_Init+0x74>)
 8002ce4:	4a1b      	ldr	r2, [pc, #108]	@ (8002d54 <MX_I2C1_Init+0x7c>)
 8002ce6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002ce8:	4b18      	ldr	r3, [pc, #96]	@ (8002d4c <MX_I2C1_Init+0x74>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002cee:	4b17      	ldr	r3, [pc, #92]	@ (8002d4c <MX_I2C1_Init+0x74>)
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002cf4:	4b15      	ldr	r3, [pc, #84]	@ (8002d4c <MX_I2C1_Init+0x74>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002cfa:	4b14      	ldr	r3, [pc, #80]	@ (8002d4c <MX_I2C1_Init+0x74>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002d00:	4b12      	ldr	r3, [pc, #72]	@ (8002d4c <MX_I2C1_Init+0x74>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d06:	4b11      	ldr	r3, [pc, #68]	@ (8002d4c <MX_I2C1_Init+0x74>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8002d4c <MX_I2C1_Init+0x74>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002d12:	480e      	ldr	r0, [pc, #56]	@ (8002d4c <MX_I2C1_Init+0x74>)
 8002d14:	f002 fb10 	bl	8005338 <HAL_I2C_Init>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002d1e:	f000 fe4b 	bl	80039b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002d22:	2100      	movs	r1, #0
 8002d24:	4809      	ldr	r0, [pc, #36]	@ (8002d4c <MX_I2C1_Init+0x74>)
 8002d26:	f004 feed 	bl	8007b04 <HAL_I2CEx_ConfigAnalogFilter>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d001      	beq.n	8002d34 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002d30:	f000 fe42 	bl	80039b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002d34:	2100      	movs	r1, #0
 8002d36:	4805      	ldr	r0, [pc, #20]	@ (8002d4c <MX_I2C1_Init+0x74>)
 8002d38:	f004 ff2f 	bl	8007b9a <HAL_I2CEx_ConfigDigitalFilter>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002d42:	f000 fe39 	bl	80039b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002d46:	bf00      	nop
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	20000374 	.word	0x20000374
 8002d50:	40005400 	.word	0x40005400
 8002d54:	6000030d 	.word	0x6000030d

08002d58 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b0aa      	sub	sp, #168	@ 0xa8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d60:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	605a      	str	r2, [r3, #4]
 8002d6a:	609a      	str	r2, [r3, #8]
 8002d6c:	60da      	str	r2, [r3, #12]
 8002d6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d70:	f107 0310 	add.w	r3, r7, #16
 8002d74:	2284      	movs	r2, #132	@ 0x84
 8002d76:	2100      	movs	r1, #0
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f012 fd69 	bl	8015850 <memset>
  if(i2cHandle->Instance==I2C1)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a50      	ldr	r2, [pc, #320]	@ (8002ec4 <HAL_I2C_MspInit+0x16c>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	f040 8099 	bne.w	8002ebc <HAL_I2C_MspInit+0x164>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002d8a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002d8e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002d90:	2300      	movs	r3, #0
 8002d92:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d94:	f107 0310 	add.w	r3, r7, #16
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f005 fc35 	bl	8008608 <HAL_RCCEx_PeriphCLKConfig>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8002da4:	f000 fe08 	bl	80039b8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002da8:	4b47      	ldr	r3, [pc, #284]	@ (8002ec8 <HAL_I2C_MspInit+0x170>)
 8002daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dac:	4a46      	ldr	r2, [pc, #280]	@ (8002ec8 <HAL_I2C_MspInit+0x170>)
 8002dae:	f043 0302 	orr.w	r3, r3, #2
 8002db2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002db4:	4b44      	ldr	r3, [pc, #272]	@ (8002ec8 <HAL_I2C_MspInit+0x170>)
 8002db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db8:	f003 0302 	and.w	r3, r3, #2
 8002dbc:	60fb      	str	r3, [r7, #12]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8002dc0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002dc4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dc8:	2312      	movs	r3, #18
 8002dca:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002dda:	2304      	movs	r3, #4
 8002ddc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002de0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002de4:	4619      	mov	r1, r3
 8002de6:	4839      	ldr	r0, [pc, #228]	@ (8002ecc <HAL_I2C_MspInit+0x174>)
 8002de8:	f002 f8b0 	bl	8004f4c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002dec:	4b36      	ldr	r3, [pc, #216]	@ (8002ec8 <HAL_I2C_MspInit+0x170>)
 8002dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df0:	4a35      	ldr	r2, [pc, #212]	@ (8002ec8 <HAL_I2C_MspInit+0x170>)
 8002df2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002df6:	6413      	str	r3, [r2, #64]	@ 0x40
 8002df8:	4b33      	ldr	r3, [pc, #204]	@ (8002ec8 <HAL_I2C_MspInit+0x170>)
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dfc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e00:	60bb      	str	r3, [r7, #8]
 8002e02:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8002e04:	4b32      	ldr	r3, [pc, #200]	@ (8002ed0 <HAL_I2C_MspInit+0x178>)
 8002e06:	4a33      	ldr	r2, [pc, #204]	@ (8002ed4 <HAL_I2C_MspInit+0x17c>)
 8002e08:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002e0a:	4b31      	ldr	r3, [pc, #196]	@ (8002ed0 <HAL_I2C_MspInit+0x178>)
 8002e0c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e10:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e12:	4b2f      	ldr	r3, [pc, #188]	@ (8002ed0 <HAL_I2C_MspInit+0x178>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e18:	4b2d      	ldr	r3, [pc, #180]	@ (8002ed0 <HAL_I2C_MspInit+0x178>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e1e:	4b2c      	ldr	r3, [pc, #176]	@ (8002ed0 <HAL_I2C_MspInit+0x178>)
 8002e20:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e24:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e26:	4b2a      	ldr	r3, [pc, #168]	@ (8002ed0 <HAL_I2C_MspInit+0x178>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e2c:	4b28      	ldr	r3, [pc, #160]	@ (8002ed0 <HAL_I2C_MspInit+0x178>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002e32:	4b27      	ldr	r3, [pc, #156]	@ (8002ed0 <HAL_I2C_MspInit+0x178>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e38:	4b25      	ldr	r3, [pc, #148]	@ (8002ed0 <HAL_I2C_MspInit+0x178>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e3e:	4b24      	ldr	r3, [pc, #144]	@ (8002ed0 <HAL_I2C_MspInit+0x178>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002e44:	4822      	ldr	r0, [pc, #136]	@ (8002ed0 <HAL_I2C_MspInit+0x178>)
 8002e46:	f001 fc5d 	bl	8004704 <HAL_DMA_Init>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d001      	beq.n	8002e54 <HAL_I2C_MspInit+0xfc>
    {
      Error_Handler();
 8002e50:	f000 fdb2 	bl	80039b8 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	4a1e      	ldr	r2, [pc, #120]	@ (8002ed0 <HAL_I2C_MspInit+0x178>)
 8002e58:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002e5a:	4a1d      	ldr	r2, [pc, #116]	@ (8002ed0 <HAL_I2C_MspInit+0x178>)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8002e60:	4b1d      	ldr	r3, [pc, #116]	@ (8002ed8 <HAL_I2C_MspInit+0x180>)
 8002e62:	4a1e      	ldr	r2, [pc, #120]	@ (8002edc <HAL_I2C_MspInit+0x184>)
 8002e64:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8002e66:	4b1c      	ldr	r3, [pc, #112]	@ (8002ed8 <HAL_I2C_MspInit+0x180>)
 8002e68:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e6c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e6e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ed8 <HAL_I2C_MspInit+0x180>)
 8002e70:	2240      	movs	r2, #64	@ 0x40
 8002e72:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e74:	4b18      	ldr	r3, [pc, #96]	@ (8002ed8 <HAL_I2C_MspInit+0x180>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e7a:	4b17      	ldr	r3, [pc, #92]	@ (8002ed8 <HAL_I2C_MspInit+0x180>)
 8002e7c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e80:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e82:	4b15      	ldr	r3, [pc, #84]	@ (8002ed8 <HAL_I2C_MspInit+0x180>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e88:	4b13      	ldr	r3, [pc, #76]	@ (8002ed8 <HAL_I2C_MspInit+0x180>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002e8e:	4b12      	ldr	r3, [pc, #72]	@ (8002ed8 <HAL_I2C_MspInit+0x180>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e94:	4b10      	ldr	r3, [pc, #64]	@ (8002ed8 <HAL_I2C_MspInit+0x180>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ed8 <HAL_I2C_MspInit+0x180>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002ea0:	480d      	ldr	r0, [pc, #52]	@ (8002ed8 <HAL_I2C_MspInit+0x180>)
 8002ea2:	f001 fc2f 	bl	8004704 <HAL_DMA_Init>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <HAL_I2C_MspInit+0x158>
    {
      Error_Handler();
 8002eac:	f000 fd84 	bl	80039b8 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	4a09      	ldr	r2, [pc, #36]	@ (8002ed8 <HAL_I2C_MspInit+0x180>)
 8002eb4:	639a      	str	r2, [r3, #56]	@ 0x38
 8002eb6:	4a08      	ldr	r2, [pc, #32]	@ (8002ed8 <HAL_I2C_MspInit+0x180>)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002ebc:	bf00      	nop
 8002ebe:	37a8      	adds	r7, #168	@ 0xa8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	40005400 	.word	0x40005400
 8002ec8:	40023800 	.word	0x40023800
 8002ecc:	40020400 	.word	0x40020400
 8002ed0:	200003c8 	.word	0x200003c8
 8002ed4:	40026010 	.word	0x40026010
 8002ed8:	20000428 	.word	0x20000428
 8002edc:	400260a0 	.word	0x400260a0

08002ee0 <get_rtc_time_string>:
static void HealthTask(void *arg);
static void TimerDaemonTask(void *arg);

/* helper: get RTC timestamp (seconds since 1970 not implemented, provide simple YMDHMS) */
static void get_rtc_time_string(char *buf, size_t len)
{
 8002ee0:	b5b0      	push	{r4, r5, r7, lr}
 8002ee2:	b08e      	sub	sp, #56	@ 0x38
 8002ee4:	af06      	add	r7, sp, #24
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
    RTC_TimeTypeDef sTime;
    RTC_DateTypeDef sDate;
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002eea:	f107 030c 	add.w	r3, r7, #12
 8002eee:	2200      	movs	r2, #0
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	4810      	ldr	r0, [pc, #64]	@ (8002f34 <get_rtc_time_string+0x54>)
 8002ef4:	f006 f894 	bl	8009020 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // must call GetDate after GetTime
 8002ef8:	f107 0308 	add.w	r3, r7, #8
 8002efc:	2200      	movs	r2, #0
 8002efe:	4619      	mov	r1, r3
 8002f00:	480c      	ldr	r0, [pc, #48]	@ (8002f34 <get_rtc_time_string+0x54>)
 8002f02:	f006 f96f 	bl	80091e4 <HAL_RTC_GetDate>
    snprintf(buf, len, "%04u-%02u-%02u %02u:%02u:%02u",
             2000 + sDate.Year, sDate.Month, sDate.Date,
 8002f06:	7afb      	ldrb	r3, [r7, #11]
    snprintf(buf, len, "%04u-%02u-%02u %02u:%02u:%02u",
 8002f08:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
             2000 + sDate.Year, sDate.Month, sDate.Date,
 8002f0c:	7a7a      	ldrb	r2, [r7, #9]
 8002f0e:	7ab9      	ldrb	r1, [r7, #10]
             sTime.Hours, sTime.Minutes, sTime.Seconds);
 8002f10:	7b38      	ldrb	r0, [r7, #12]
 8002f12:	7b7c      	ldrb	r4, [r7, #13]
 8002f14:	7bbd      	ldrb	r5, [r7, #14]
    snprintf(buf, len, "%04u-%02u-%02u %02u:%02u:%02u",
 8002f16:	9504      	str	r5, [sp, #16]
 8002f18:	9403      	str	r4, [sp, #12]
 8002f1a:	9002      	str	r0, [sp, #8]
 8002f1c:	9101      	str	r1, [sp, #4]
 8002f1e:	9200      	str	r2, [sp, #0]
 8002f20:	4a05      	ldr	r2, [pc, #20]	@ (8002f38 <get_rtc_time_string+0x58>)
 8002f22:	6839      	ldr	r1, [r7, #0]
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f012 fb85 	bl	8015634 <sniprintf>
}
 8002f2a:	bf00      	nop
 8002f2c:	3720      	adds	r7, #32
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bdb0      	pop	{r4, r5, r7, pc}
 8002f32:	bf00      	nop
 8002f34:	200004a0 	.word	0x200004a0
 8002f38:	08017920 	.word	0x08017920

08002f3c <__io_putchar>:

/* printf redirection */
int __io_putchar(int ch) {
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
    uint8_t c = (uint8_t)ch;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	73fb      	strb	r3, [r7, #15]
    HAL_UART_Transmit(&huart1, &c, 1, HAL_MAX_DELAY);
 8002f4a:	f107 010f 	add.w	r1, r7, #15
 8002f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8002f52:	2201      	movs	r2, #1
 8002f54:	4803      	ldr	r0, [pc, #12]	@ (8002f64 <__io_putchar+0x28>)
 8002f56:	f009 faed 	bl	800c534 <HAL_UART_Transmit>
    return ch;
 8002f5a:	687b      	ldr	r3, [r7, #4]
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3710      	adds	r7, #16
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	200006cc 	.word	0x200006cc

08002f68 <HAL_I2C_MasterTxCpltCallback>:
int fputc(int ch, FILE *f) { return __io_putchar(ch); }

/* Forward HAL callbacks (single place) */
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
    MCP4725_DMA_TxCpltCallback(hi2c);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f7fe ff9f 	bl	8001eb4 <MCP4725_DMA_TxCpltCallback>
}
 8002f76:	bf00      	nop
 8002f78:	3708      	adds	r7, #8
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <HAL_I2C_MemRxCpltCallback>:
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b082      	sub	sp, #8
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	6078      	str	r0, [r7, #4]
    /* forward to driver callbacks which set flags/semaphores */
    ADS1115_DMA_RxCpltCallback(hi2c);      // driver should check hi2c pointer
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7fe f984 	bl	8001294 <ADS1115_DMA_RxCpltCallback>
    MPU6050_DMA_I2C_RxCpltCallback(hi2c);
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f7ff f9b7 	bl	8002300 <MPU6050_DMA_I2C_RxCpltCallback>
    MCP4725_DMA_RxCpltCallback(hi2c);      // if you implemented callback for write/read
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f7fe ffb8 	bl	8001f08 <MCP4725_DMA_RxCpltCallback>
}
 8002f98:	bf00      	nop
 8002f9a:	3708      	adds	r7, #8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
    ADS1115_DMA_ErrorCallback(hi2c);
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f7fe f9a1 	bl	80012f0 <ADS1115_DMA_ErrorCallback>
    MPU6050_DMA_I2C_ErrorCallback(hi2c);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7ff f9d4 	bl	800235c <MPU6050_DMA_I2C_ErrorCallback>
    MCP4725_DMA_ErrorCallback(hi2c);
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f7fe ffb3 	bl	8001f20 <MCP4725_DMA_ErrorCallback>
}
 8002fba:	bf00      	nop
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <HAL_SPI_TxCpltCallback>:

/* SPI TX complete -> forward to LoRa driver */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b082      	sub	sp, #8
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
    LoRa_SPI_TxCplt_Callback(hspi);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7fe fc84 	bl	80018d8 <LoRa_SPI_TxCplt_Callback>
}
 8002fd0:	bf00      	nop
 8002fd2:	3708      	adds	r7, #8
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <HAL_GPIO_EXTI_Callback>:

/* GPIO exti forwarder: DIO0 -> LoRa, Comparator (PA0) -> notify Acquisition */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	4603      	mov	r3, r0
 8002fe0:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == LORA_DIO0_Pin) {
 8002fe2:	88fb      	ldrh	r3, [r7, #6]
 8002fe4:	2b04      	cmp	r3, #4
 8002fe6:	d101      	bne.n	8002fec <HAL_GPIO_EXTI_Callback+0x14>
        LoRa_DIO0_Callback();
 8002fe8:	f7fe fc9c 	bl	8001924 <LoRa_DIO0_Callback>
    }
    /* comparator LM393 output wired to PA0 -> notify AcquisitionTask */
    if (GPIO_Pin == GPIO_PIN_0) {
 8002fec:	88fb      	ldrh	r3, [r7, #6]
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d101      	bne.n	8002ff6 <HAL_GPIO_EXTI_Callback+0x1e>
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60fb      	str	r3, [r7, #12]
           use osThreadFlagsSet from main context; to keep simple, we'll use a global flag and a semaphore. */
        /* Simpler approach: call HAL_GPIO_TogglePin or set a flag and wake via IRQ semaphore - implement below as example */
        /* Here just print debug (keep ISR short) */
        /* Do minimal work, main tasks will observe event via EXTI and driver states */
    }
}
 8002ff6:	bf00      	nop
 8002ff8:	3710      	adds	r7, #16
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
	...

08003000 <push_log_message>:

/* Utility: push log message to queue (allocates payload copy) */
static int push_log_message(LogType_t type, const void *buf, uint16_t len)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b08c      	sub	sp, #48	@ 0x30
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	6039      	str	r1, [r7, #0]
 800300a:	71fb      	strb	r3, [r7, #7]
 800300c:	4613      	mov	r3, r2
 800300e:	80bb      	strh	r3, [r7, #4]
    if (logQueue == NULL) return -1;
 8003010:	4b2a      	ldr	r3, [pc, #168]	@ (80030bc <push_log_message+0xbc>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d102      	bne.n	800301e <push_log_message+0x1e>
 8003018:	f04f 33ff 	mov.w	r3, #4294967295
 800301c:	e04a      	b.n	80030b4 <push_log_message+0xb4>
    LogMsg_t msg;
    msg.type = type;
 800301e:	79fb      	ldrb	r3, [r7, #7]
 8003020:	f887 3020 	strb.w	r3, [r7, #32]
    msg.len = len;
 8003024:	88bb      	ldrh	r3, [r7, #4]
 8003026:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    msg.data = NULL;
 8003028:	2300      	movs	r3, #0
 800302a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* allocate memory for payload */
    if (len > 0) {
 800302c:	88bb      	ldrh	r3, [r7, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d011      	beq.n	8003056 <push_log_message+0x56>
        msg.data = pvPortMalloc(len);
 8003032:	88bb      	ldrh	r3, [r7, #4]
 8003034:	4618      	mov	r0, r3
 8003036:	f011 fb03 	bl	8014640 <pvPortMalloc>
 800303a:	4603      	mov	r3, r0
 800303c:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (!msg.data) return -2;
 800303e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003040:	2b00      	cmp	r3, #0
 8003042:	d102      	bne.n	800304a <push_log_message+0x4a>
 8003044:	f06f 0301 	mvn.w	r3, #1
 8003048:	e034      	b.n	80030b4 <push_log_message+0xb4>
        memcpy(msg.data, buf, len);
 800304a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800304c:	88ba      	ldrh	r2, [r7, #4]
 800304e:	6839      	ldr	r1, [r7, #0]
 8003050:	4618      	mov	r0, r3
 8003052:	f012 fc8e 	bl	8015972 <memcpy>
    }
    /* set timestamp from RTC (seconds not implemented, use placeholder) */
    RTC_TimeTypeDef t; RTC_DateTypeDef d;
    HAL_RTC_GetTime(&hrtc, &t, RTC_FORMAT_BIN);
 8003056:	f107 030c 	add.w	r3, r7, #12
 800305a:	2200      	movs	r2, #0
 800305c:	4619      	mov	r1, r3
 800305e:	4818      	ldr	r0, [pc, #96]	@ (80030c0 <push_log_message+0xc0>)
 8003060:	f005 ffde 	bl	8009020 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &d, RTC_FORMAT_BIN);
 8003064:	f107 0308 	add.w	r3, r7, #8
 8003068:	2200      	movs	r2, #0
 800306a:	4619      	mov	r1, r3
 800306c:	4814      	ldr	r0, [pc, #80]	@ (80030c0 <push_log_message+0xc0>)
 800306e:	f006 f8b9 	bl	80091e4 <HAL_RTC_GetDate>
    /* simple encoded timestamp: HHMMSSDDMMYY */
    msg.timestamp = (t.Hours << 24) | (t.Minutes << 16) | (t.Seconds << 8) | (d.Date & 0xFF);
 8003072:	7b3b      	ldrb	r3, [r7, #12]
 8003074:	061a      	lsls	r2, r3, #24
 8003076:	7b7b      	ldrb	r3, [r7, #13]
 8003078:	041b      	lsls	r3, r3, #16
 800307a:	431a      	orrs	r2, r3
 800307c:	7bbb      	ldrb	r3, [r7, #14]
 800307e:	021b      	lsls	r3, r3, #8
 8003080:	4313      	orrs	r3, r2
 8003082:	7aba      	ldrb	r2, [r7, #10]
 8003084:	4313      	orrs	r3, r2
 8003086:	627b      	str	r3, [r7, #36]	@ 0x24

    if (osMessageQueuePut(logQueue, &msg, 0, 0) != osOK) {
 8003088:	4b0c      	ldr	r3, [pc, #48]	@ (80030bc <push_log_message+0xbc>)
 800308a:	6818      	ldr	r0, [r3, #0]
 800308c:	f107 0120 	add.w	r1, r7, #32
 8003090:	2300      	movs	r3, #0
 8003092:	2200      	movs	r2, #0
 8003094:	f00d ff6c 	bl	8010f70 <osMessageQueuePut>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d009      	beq.n	80030b2 <push_log_message+0xb2>
        /* queue full - free allocated */
        if (msg.data) vPortFree(msg.data);
 800309e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d003      	beq.n	80030ac <push_log_message+0xac>
 80030a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030a6:	4618      	mov	r0, r3
 80030a8:	f011 fb98 	bl	80147dc <vPortFree>
        return -3;
 80030ac:	f06f 0302 	mvn.w	r3, #2
 80030b0:	e000      	b.n	80030b4 <push_log_message+0xb4>
    }
    return 0;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3730      	adds	r7, #48	@ 0x30
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	2000049c 	.word	0x2000049c
 80030c0:	200004a0 	.word	0x200004a0

080030c4 <InitTask>:

/* -------------------- Task implementations -------------------- */

/* InitTask: lightweight init then exit (or suspend) */
static void InitTask(void *arg)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
    (void)arg;
    printf("InitTask: starting drivers\n");
 80030cc:	4825      	ldr	r0, [pc, #148]	@ (8003164 <InitTask+0xa0>)
 80030ce:	f012 faa9 	bl	8015624 <puts>

    /* Initialize drivers - ensure i2c_mutex and semaphores already created before calling these if drivers expect them */
    ADS1115_Init(&hi2c1, ADS1115_ADDRESS_GND, ADS_PGA_2_048, ADS_DR_250SPS);
 80030d2:	2305      	movs	r3, #5
 80030d4:	2202      	movs	r2, #2
 80030d6:	2148      	movs	r1, #72	@ 0x48
 80030d8:	4823      	ldr	r0, [pc, #140]	@ (8003168 <InitTask+0xa4>)
 80030da:	f7fd ff85 	bl	8000fe8 <ADS1115_Init>
    MPU6050_DMA_Init();
 80030de:	f7fe ff43 	bl	8001f68 <MPU6050_DMA_Init>
    MCP4725_Init(&hi2c1, 0x60); /* adjust addr if necessary */
 80030e2:	2160      	movs	r1, #96	@ 0x60
 80030e4:	4820      	ldr	r0, [pc, #128]	@ (8003168 <InitTask+0xa4>)
 80030e6:	f7fe fe11 	bl	8001d0c <MCP4725_Init>

    /* Link semaphores to drivers (driver headers must provide these) */
    ADS1115_SetSemaphore(sem_ads);
 80030ea:	4b20      	ldr	r3, [pc, #128]	@ (800316c <InitTask+0xa8>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7fd ffd8 	bl	80010a4 <ADS1115_SetSemaphore>
    MPU6050_SetSemaphore(sem_mpu);
 80030f4:	4b1e      	ldr	r3, [pc, #120]	@ (8003170 <InitTask+0xac>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7fe ffcf 	bl	800209c <MPU6050_SetSemaphore>
    MCP4725_SetSemaphore(sem_mcp);
 80030fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003174 <InitTask+0xb0>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4618      	mov	r0, r3
 8003104:	f7fe fe22 	bl	8001d4c <MCP4725_SetSemaphore>
    LoRa_SetTxSemaphore(sem_lora_tx);
 8003108:	4b1b      	ldr	r3, [pc, #108]	@ (8003178 <InitTask+0xb4>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4618      	mov	r0, r3
 800310e:	f7fe fbd3 	bl	80018b8 <LoRa_SetTxSemaphore>

    /* Link i2c mutex */
    ADS1115_SetI2CMutex(i2c_mutex);
 8003112:	4b1a      	ldr	r3, [pc, #104]	@ (800317c <InitTask+0xb8>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4618      	mov	r0, r3
 8003118:	f7fd ffd4 	bl	80010c4 <ADS1115_SetI2CMutex>
    MPU6050_SetI2CMutex(i2c_mutex);
 800311c:	4b17      	ldr	r3, [pc, #92]	@ (800317c <InitTask+0xb8>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4618      	mov	r0, r3
 8003122:	f7fe ffcb 	bl	80020bc <MPU6050_SetI2CMutex>
    MCP4725_SetI2CMutex(i2c_mutex);
 8003126:	4b15      	ldr	r3, [pc, #84]	@ (800317c <InitTask+0xb8>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4618      	mov	r0, r3
 800312c:	f7fe fe1e 	bl	8001d6c <MCP4725_SetI2CMutex>

    /* Init LoRa and set frequency */
    if (LoRa_Init() == 0) {
 8003130:	f7fe fc50 	bl	80019d4 <LoRa_Init>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d106      	bne.n	8003148 <InitTask+0x84>
        LoRa_SetFrequency(433000000);
 800313a:	4811      	ldr	r0, [pc, #68]	@ (8003180 <InitTask+0xbc>)
 800313c:	f7fe fcae 	bl	8001a9c <LoRa_SetFrequency>
        printf("InitTask: LoRa init OK\n");
 8003140:	4810      	ldr	r0, [pc, #64]	@ (8003184 <InitTask+0xc0>)
 8003142:	f012 fa6f 	bl	8015624 <puts>
 8003146:	e002      	b.n	800314e <InitTask+0x8a>
    } else {
        printf("InitTask: LoRa init failed\n");
 8003148:	480f      	ldr	r0, [pc, #60]	@ (8003188 <InitTask+0xc4>)
 800314a:	f012 fa6b 	bl	8015624 <puts>
    }

    /* Optionally create a test packet here or signal other tasks */
    printf("InitTask: done, suspending self\n");
 800314e:	480f      	ldr	r0, [pc, #60]	@ (800318c <InitTask+0xc8>)
 8003150:	f012 fa68 	bl	8015624 <puts>
    vTaskSuspend(NULL); /* suspend init task */
 8003154:	2000      	movs	r0, #0
 8003156:	f00f fbef 	bl	8012938 <vTaskSuspend>
}
 800315a:	bf00      	nop
 800315c:	3708      	adds	r7, #8
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	08017940 	.word	0x08017940
 8003168:	20000374 	.word	0x20000374
 800316c:	2000048c 	.word	0x2000048c
 8003170:	20000490 	.word	0x20000490
 8003174:	20000494 	.word	0x20000494
 8003178:	20000498 	.word	0x20000498
 800317c:	20000488 	.word	0x20000488
 8003180:	19cf0e40 	.word	0x19cf0e40
 8003184:	0801795c 	.word	0x0801795c
 8003188:	08017974 	.word	0x08017974
 800318c:	08017990 	.word	0x08017990

08003190 <AcquisitionTask>:

/* AcquisitionTask: highest priority. Woken by EXTI (external comparator) via osThreadFlags or by a queued event.
   This implementation demonstrates: when woken, perform ADS1115 + MPU read, push to log queue, attempt LoRa TX.
*/
static void AcquisitionTask(void *arg)
{
 8003190:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003194:	b0a1      	sub	sp, #132	@ 0x84
 8003196:	af06      	add	r7, sp, #24
 8003198:	6078      	str	r0, [r7, #4]
    (void)arg;
    const TickType_t wait = pdMS_TO_TICKS(2000);
 800319a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800319e:	667b      	str	r3, [r7, #100]	@ 0x64
    for (;;) {
        /* Wait for notification/flag - for simplicity use osThreadFlagsWait,
           but if you plan to notify from ISR use osThreadFlagsSet(task_id, flags).
           We'll sleep and check a simple hardware flag - replace with real notify */
        /* In real deployment: use direct-to-task notify from ISR. Here: poll (simple) */
        osThreadFlagsWait(0x0001, osFlagsWaitAny, osWaitForever); // placeholder; ISR should call osThreadFlagsSet(acqTask, 0x1)
 80031a0:	f04f 32ff 	mov.w	r2, #4294967295
 80031a4:	2100      	movs	r1, #0
 80031a6:	2001      	movs	r0, #1
 80031a8:	f00d faf8 	bl	801079c <osThreadFlagsWait>
        printf("AcquisitionTask: triggered\n");
 80031ac:	4854      	ldr	r0, [pc, #336]	@ (8003300 <AcquisitionTask+0x170>)
 80031ae:	f012 fa39 	bl	8015624 <puts>

        /* Read ADS1115 (blocking wrapper using DMA) */
        int16_t raw;
        if (ADS1115_ReadRaw_DMA_Blocking(&raw, 500) == 0) {
 80031b2:	f107 035a 	add.w	r3, r7, #90	@ 0x5a
 80031b6:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7fd ffd8 	bl	8001170 <ADS1115_ReadRaw_DMA_Blocking>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d112      	bne.n	80031ec <AcquisitionTask+0x5c>
            float volts = 0;
 80031c6:	f04f 0300 	mov.w	r3, #0
 80031ca:	663b      	str	r3, [r7, #96]	@ 0x60
            ADS1115_ReadVoltage_DMA_Blocking(& (float){0}, 1); // optionally get volts
 80031cc:	f04f 0300 	mov.w	r3, #0
 80031d0:	657b      	str	r3, [r7, #84]	@ 0x54
 80031d2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80031d6:	2101      	movs	r1, #1
 80031d8:	4618      	mov	r0, r3
 80031da:	f7fe f821 	bl	8001220 <ADS1115_ReadVoltage_DMA_Blocking>
            printf("Acq: ADS raw=%d\n", raw);
 80031de:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	@ 0x5a
 80031e2:	4619      	mov	r1, r3
 80031e4:	4847      	ldr	r0, [pc, #284]	@ (8003304 <AcquisitionTask+0x174>)
 80031e6:	f012 f9b5 	bl	8015554 <iprintf>
 80031ea:	e002      	b.n	80031f2 <AcquisitionTask+0x62>
        } else {
            printf("Acq: ADS1115 read failed\n");
 80031ec:	4846      	ldr	r0, [pc, #280]	@ (8003308 <AcquisitionTask+0x178>)
 80031ee:	f012 fa19 	bl	8015624 <puts>
        }

        /* Read IMU via DMA (start and wait for semaphore set by MPU callback) */
        if (osMutexAcquire(i2c_mutex, pdMS_TO_TICKS(200)) == osOK) {
 80031f2:	4b46      	ldr	r3, [pc, #280]	@ (800330c <AcquisitionTask+0x17c>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	21c8      	movs	r1, #200	@ 0xc8
 80031f8:	4618      	mov	r0, r3
 80031fa:	f00d fc2b 	bl	8010a54 <osMutexAcquire>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d179      	bne.n	80032f8 <AcquisitionTask+0x168>
            if (MPU6050_DMA_StartRead() == HAL_OK) {
 8003204:	f7fe ff6a 	bl	80020dc <MPU6050_DMA_StartRead>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d16b      	bne.n	80032e6 <AcquisitionTask+0x156>
                /* wait on sem_mpu (driver should give sem on RxCplt) */
                if (osSemaphoreAcquire(sem_mpu, wait) == osOK) {
 800320e:	4b40      	ldr	r3, [pc, #256]	@ (8003310 <AcquisitionTask+0x180>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8003214:	4618      	mov	r0, r3
 8003216:	f00d fd67 	bl	8010ce8 <osSemaphoreAcquire>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d15e      	bne.n	80032de <AcquisitionTask+0x14e>
                    MPU6050_Data_t d;
                    MPU6050_DMA_ProcessData(&d);
 8003220:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003224:	4618      	mov	r0, r3
 8003226:	f7fe ff8f 	bl	8002148 <MPU6050_DMA_ProcessData>
                    printf("Acq: IMU acc %.3f %.3f %.3f\n", d.acc_x_g, d.acc_y_g, d.acc_z_g);
 800322a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800322c:	4618      	mov	r0, r3
 800322e:	f7fd f9ab 	bl	8000588 <__aeabi_f2d>
 8003232:	4680      	mov	r8, r0
 8003234:	4689      	mov	r9, r1
 8003236:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003238:	4618      	mov	r0, r3
 800323a:	f7fd f9a5 	bl	8000588 <__aeabi_f2d>
 800323e:	4604      	mov	r4, r0
 8003240:	460d      	mov	r5, r1
 8003242:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003244:	4618      	mov	r0, r3
 8003246:	f7fd f99f 	bl	8000588 <__aeabi_f2d>
 800324a:	4602      	mov	r2, r0
 800324c:	460b      	mov	r3, r1
 800324e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003252:	e9cd 4500 	strd	r4, r5, [sp]
 8003256:	4642      	mov	r2, r8
 8003258:	464b      	mov	r3, r9
 800325a:	482e      	ldr	r0, [pc, #184]	@ (8003314 <AcquisitionTask+0x184>)
 800325c:	f012 f97a 	bl	8015554 <iprintf>
                    /* pack a small packet to send via LoRa and to log */
                    uint8_t payload[32];
                    int n = snprintf((char*)payload, sizeof(payload), "T%u A:%.3f,%.3f,%.3f",
                                     (unsigned)HAL_GetTick(), d.acc_x_g, d.acc_y_g, d.acc_z_g);
 8003260:	f001 f90e 	bl	8004480 <HAL_GetTick>
 8003264:	4606      	mov	r6, r0
 8003266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
                    int n = snprintf((char*)payload, sizeof(payload), "T%u A:%.3f,%.3f,%.3f",
 8003268:	4618      	mov	r0, r3
 800326a:	f7fd f98d 	bl	8000588 <__aeabi_f2d>
 800326e:	4604      	mov	r4, r0
 8003270:	460d      	mov	r5, r1
                                     (unsigned)HAL_GetTick(), d.acc_x_g, d.acc_y_g, d.acc_z_g);
 8003272:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                    int n = snprintf((char*)payload, sizeof(payload), "T%u A:%.3f,%.3f,%.3f",
 8003274:	4618      	mov	r0, r3
 8003276:	f7fd f987 	bl	8000588 <__aeabi_f2d>
 800327a:	4680      	mov	r8, r0
 800327c:	4689      	mov	r9, r1
                                     (unsigned)HAL_GetTick(), d.acc_x_g, d.acc_y_g, d.acc_z_g);
 800327e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
                    int n = snprintf((char*)payload, sizeof(payload), "T%u A:%.3f,%.3f,%.3f",
 8003280:	4618      	mov	r0, r3
 8003282:	f7fd f981 	bl	8000588 <__aeabi_f2d>
 8003286:	4602      	mov	r2, r0
 8003288:	460b      	mov	r3, r1
 800328a:	f107 0008 	add.w	r0, r7, #8
 800328e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003292:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003296:	e9cd 4500 	strd	r4, r5, [sp]
 800329a:	4633      	mov	r3, r6
 800329c:	4a1e      	ldr	r2, [pc, #120]	@ (8003318 <AcquisitionTask+0x188>)
 800329e:	2120      	movs	r1, #32
 80032a0:	f012 f9c8 	bl	8015634 <sniprintf>
 80032a4:	65f8      	str	r0, [r7, #92]	@ 0x5c
                    /* send via LoRa (non-blocking internal, but our LoRa_Transmit_DMA blocks until tx_done) */
                    if (LoRa_Transmit_DMA(payload, (uint16_t)n, 2000) == 0) {
 80032a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032a8:	b299      	uxth	r1, r3
 80032aa:	f107 0308 	add.w	r3, r7, #8
 80032ae:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7fe fc4a 	bl	8001b4c <LoRa_Transmit_DMA>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d103      	bne.n	80032c6 <AcquisitionTask+0x136>
                        printf("Acq: LoRa TX OK\n");
 80032be:	4817      	ldr	r0, [pc, #92]	@ (800331c <AcquisitionTask+0x18c>)
 80032c0:	f012 f9b0 	bl	8015624 <puts>
 80032c4:	e002      	b.n	80032cc <AcquisitionTask+0x13c>
                    } else {
                        printf("Acq: LoRa TX failed\n");
 80032c6:	4816      	ldr	r0, [pc, #88]	@ (8003320 <AcquisitionTask+0x190>)
 80032c8:	f012 f9ac 	bl	8015624 <puts>
                    }
                    /* push to log queue */
                    push_log_message(LOGTYPE_ACQ, payload, (uint16_t)n);
 80032cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	f107 0308 	add.w	r3, r7, #8
 80032d4:	4619      	mov	r1, r3
 80032d6:	2001      	movs	r0, #1
 80032d8:	f7ff fe92 	bl	8003000 <push_log_message>
 80032dc:	e006      	b.n	80032ec <AcquisitionTask+0x15c>
                } else {
                    printf("Acq: MPU timeout\n");
 80032de:	4811      	ldr	r0, [pc, #68]	@ (8003324 <AcquisitionTask+0x194>)
 80032e0:	f012 f9a0 	bl	8015624 <puts>
 80032e4:	e002      	b.n	80032ec <AcquisitionTask+0x15c>
                }
            } else {
                printf("Acq: MPU start read failed\n");
 80032e6:	4810      	ldr	r0, [pc, #64]	@ (8003328 <AcquisitionTask+0x198>)
 80032e8:	f012 f99c 	bl	8015624 <puts>
            }
            osMutexRelease(i2c_mutex);
 80032ec:	4b07      	ldr	r3, [pc, #28]	@ (800330c <AcquisitionTask+0x17c>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4618      	mov	r0, r3
 80032f2:	f00d fc0d 	bl	8010b10 <osMutexRelease>
 80032f6:	e753      	b.n	80031a0 <AcquisitionTask+0x10>
        } else {
            printf("Acq: i2c_mutex busy\n");
 80032f8:	480c      	ldr	r0, [pc, #48]	@ (800332c <AcquisitionTask+0x19c>)
 80032fa:	f012 f993 	bl	8015624 <puts>
    for (;;) {
 80032fe:	e74f      	b.n	80031a0 <AcquisitionTask+0x10>
 8003300:	080179b0 	.word	0x080179b0
 8003304:	080179cc 	.word	0x080179cc
 8003308:	080179e0 	.word	0x080179e0
 800330c:	20000488 	.word	0x20000488
 8003310:	20000490 	.word	0x20000490
 8003314:	080179fc 	.word	0x080179fc
 8003318:	08017a1c 	.word	0x08017a1c
 800331c:	08017a34 	.word	0x08017a34
 8003320:	08017a44 	.word	0x08017a44
 8003324:	08017a58 	.word	0x08017a58
 8003328:	08017a6c 	.word	0x08017a6c
 800332c:	08017a88 	.word	0x08017a88

08003330 <IMUTask>:
    }
}

/* IMUTask: separate consumer that may perform continuous IMU processing when acquisition is active */
static void IMUTask(void *arg)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b082      	sub	sp, #8
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
    (void)arg;
    for (;;) {
        /* Example: periodic health-check read of IMU or use another notify from acquisition */
        osDelay(1000);
 8003338:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800333c:	f00d fac2 	bl	80108c4 <osDelay>
 8003340:	e7fa      	b.n	8003338 <IMUTask+0x8>
	...

08003344 <CommTask>:
}

/* CommTask: responsible for higher-level LoRa RX processing, and responding to gateway commands.
   When LoRa IRQ indicates packet ready, call LoRa_read_payload etc. */
static void CommTask(void *arg)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b0c6      	sub	sp, #280	@ 0x118
 8003348:	af00      	add	r7, sp, #0
 800334a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800334e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003352:	6018      	str	r0, [r3, #0]
    (void)arg;
    uint8_t rxbuf[256];
    for (;;) {
        /* poll for RX ready */
        if (LoRa_receive_ready()) {
 8003354:	f7fe fc72 	bl	8001c3c <LoRa_receive_ready>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d055      	beq.n	800340a <CommTask+0xc6>
            int n = LoRa_read_payload(rxbuf, sizeof(rxbuf));
 800335e:	f107 030c 	add.w	r3, r7, #12
 8003362:	2100      	movs	r1, #0
 8003364:	4618      	mov	r0, r3
 8003366:	f7fe fc81 	bl	8001c6c <LoRa_read_payload>
 800336a:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
            if (n > 0) {
 800336e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003372:	2b00      	cmp	r3, #0
 8003374:	dd49      	ble.n	800340a <CommTask+0xc6>
                rxbuf[n] = 0;
 8003376:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800337a:	f5a3 7286 	sub.w	r2, r3, #268	@ 0x10c
 800337e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003382:	4413      	add	r3, r2
 8003384:	2200      	movs	r2, #0
 8003386:	701a      	strb	r2, [r3, #0]
                printf("CommTask: received %d bytes: %s\n", n, rxbuf);
 8003388:	f107 030c 	add.w	r3, r7, #12
 800338c:	461a      	mov	r2, r3
 800338e:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 8003392:	4820      	ldr	r0, [pc, #128]	@ (8003414 <CommTask+0xd0>)
 8003394:	f012 f8de 	bl	8015554 <iprintf>
                /* handle commands: change threshold -> write MCP4725 via I2C; collect SD files -> transmit back etc. */
                /* For example: if command starts with "TH:" followed by value -> parse and set MCP4725 */
                if (strncmp((char*)rxbuf, "TH:", 3) == 0) {
 8003398:	f107 030c 	add.w	r3, r7, #12
 800339c:	2203      	movs	r2, #3
 800339e:	491e      	ldr	r1, [pc, #120]	@ (8003418 <CommTask+0xd4>)
 80033a0:	4618      	mov	r0, r3
 80033a2:	f012 fa5d 	bl	8015860 <strncmp>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d12e      	bne.n	800340a <CommTask+0xc6>
                    int v = atoi((char*)&rxbuf[3]);
 80033ac:	f107 030c 	add.w	r3, r7, #12
 80033b0:	3303      	adds	r3, #3
 80033b2:	4618      	mov	r0, r3
 80033b4:	f011 fb2e 	bl	8014a14 <atoi>
 80033b8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
                    /* convert v into DAC raw (0..4095) depending on Vref 3.3V */
                    uint16_t dac = (uint16_t)((v/3.3f) * 4095.0f);
 80033bc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80033c0:	ee07 3a90 	vmov	s15, r3
 80033c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033c8:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800341c <CommTask+0xd8>
 80033cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033d0:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8003420 <CommTask+0xdc>
 80033d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033dc:	ee17 3a90 	vmov	r3, s15
 80033e0:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
                    if (osMutexAcquire(i2c_mutex, pdMS_TO_TICKS(200)) == osOK) {
 80033e4:	4b0f      	ldr	r3, [pc, #60]	@ (8003424 <CommTask+0xe0>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	21c8      	movs	r1, #200	@ 0xc8
 80033ea:	4618      	mov	r0, r3
 80033ec:	f00d fb32 	bl	8010a54 <osMutexAcquire>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d109      	bne.n	800340a <CommTask+0xc6>
                        MCP4725_SetValue(dac); /* assume blocking write */
 80033f6:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7fe fd4a 	bl	8001e94 <MCP4725_SetValue>
                        osMutexRelease(i2c_mutex);
 8003400:	4b08      	ldr	r3, [pc, #32]	@ (8003424 <CommTask+0xe0>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4618      	mov	r0, r3
 8003406:	f00d fb83 	bl	8010b10 <osMutexRelease>
                    }
                }
            }
        }
        osDelay(50);
 800340a:	2032      	movs	r0, #50	@ 0x32
 800340c:	f00d fa5a 	bl	80108c4 <osDelay>
        if (LoRa_receive_ready()) {
 8003410:	e7a0      	b.n	8003354 <CommTask+0x10>
 8003412:	bf00      	nop
 8003414:	08017a9c 	.word	0x08017a9c
 8003418:	08017ac0 	.word	0x08017ac0
 800341c:	40533333 	.word	0x40533333
 8003420:	457ff000 	.word	0x457ff000
 8003424:	20000488 	.word	0x20000488

08003428 <LoggingTask>:
    }
}

/* LoggingTask: sole task writing to SD card. Receives LogMsg_t from producers. */
static void LoggingTask(void *arg)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	f5ad 7d7e 	sub.w	sp, sp, #1016	@ 0x3f8
 800342e:	af02      	add	r7, sp, #8
 8003430:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8003434:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8003438:	6018      	str	r0, [r3, #0]
    (void)arg;
    LogMsg_t msg;
    FRESULT fres;
    for (;;) {
        if (osMessageQueueGet(logQueue, &msg, NULL, osWaitForever) == osOK) {
 800343a:	4b52      	ldr	r3, [pc, #328]	@ (8003584 <LoggingTask+0x15c>)
 800343c:	6818      	ldr	r0, [r3, #0]
 800343e:	f507 7177 	add.w	r1, r7, #988	@ 0x3dc
 8003442:	f04f 33ff 	mov.w	r3, #4294967295
 8003446:	2200      	movs	r2, #0
 8003448:	f00d fe06 	bl	8011058 <osMessageQueueGet>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d1f3      	bne.n	800343a <LoggingTask+0x12>
            /* prepare filename and folder using RTC */
            char timestr[64];
            get_rtc_time_string(timestr, sizeof(timestr));
 8003452:	f107 0308 	add.w	r3, r7, #8
 8003456:	2140      	movs	r1, #64	@ 0x40
 8003458:	4618      	mov	r0, r3
 800345a:	f7ff fd41 	bl	8002ee0 <get_rtc_time_string>
            char fname[128];
            /* choose folder by type */
            const char *folder = (msg.type == LOGTYPE_ACQ) ? "ACQ" :
 800345e:	f897 33dc 	ldrb.w	r3, [r7, #988]	@ 0x3dc
 8003462:	2b01      	cmp	r3, #1
 8003464:	d00d      	beq.n	8003482 <LoggingTask+0x5a>
                                 (msg.type == LOGTYPE_IMU) ? "IMU" :
 8003466:	f897 33dc 	ldrb.w	r3, [r7, #988]	@ 0x3dc
            const char *folder = (msg.type == LOGTYPE_ACQ) ? "ACQ" :
 800346a:	2b02      	cmp	r3, #2
 800346c:	d007      	beq.n	800347e <LoggingTask+0x56>
                                 (msg.type == LOGTYPE_HEALTH) ? "HLT" : "EVT";
 800346e:	f897 33dc 	ldrb.w	r3, [r7, #988]	@ 0x3dc
            const char *folder = (msg.type == LOGTYPE_ACQ) ? "ACQ" :
 8003472:	2b03      	cmp	r3, #3
 8003474:	d101      	bne.n	800347a <LoggingTask+0x52>
 8003476:	4b44      	ldr	r3, [pc, #272]	@ (8003588 <LoggingTask+0x160>)
 8003478:	e004      	b.n	8003484 <LoggingTask+0x5c>
 800347a:	4b44      	ldr	r3, [pc, #272]	@ (800358c <LoggingTask+0x164>)
 800347c:	e002      	b.n	8003484 <LoggingTask+0x5c>
 800347e:	4b44      	ldr	r3, [pc, #272]	@ (8003590 <LoggingTask+0x168>)
 8003480:	e000      	b.n	8003484 <LoggingTask+0x5c>
 8003482:	4b44      	ldr	r3, [pc, #272]	@ (8003594 <LoggingTask+0x16c>)
 8003484:	f8c7 33ec 	str.w	r3, [r7, #1004]	@ 0x3ec
            /* create folder and filename e.g., /ACQ/2025-10-31_12-00-00.log */
            snprintf(fname, sizeof(fname), "%s/%s.log", folder, timestr);
 8003488:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 800348c:	f107 0308 	add.w	r3, r7, #8
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	@ 0x3ec
 8003496:	4a40      	ldr	r2, [pc, #256]	@ (8003598 <LoggingTask+0x170>)
 8003498:	2180      	movs	r1, #128	@ 0x80
 800349a:	f012 f8cb 	bl	8015634 <sniprintf>

            /* open file for append */
            FIL f;
            /* create folder if necessary - f_mkdir */
            char folderpath[64];
            snprintf(folderpath, sizeof(folderpath), "%s", folder);
 800349e:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 80034a2:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	@ 0x3ec
 80034a6:	4a3d      	ldr	r2, [pc, #244]	@ (800359c <LoggingTask+0x174>)
 80034a8:	2140      	movs	r1, #64	@ 0x40
 80034aa:	f012 f8c3 	bl	8015634 <sniprintf>
            f_mkdir(folderpath); // ignore error if exists
 80034ae:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80034b2:	4618      	mov	r0, r3
 80034b4:	f00c fe88 	bl	80101c8 <f_mkdir>

            char filepath[160];
            snprintf(filepath, sizeof(filepath), "%s/%08lu.log", folder, (unsigned long)HAL_GetTick());
 80034b8:	f000 ffe2 	bl	8004480 <HAL_GetTick>
 80034bc:	4603      	mov	r3, r0
 80034be:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80034c2:	9300      	str	r3, [sp, #0]
 80034c4:	f8d7 33ec 	ldr.w	r3, [r7, #1004]	@ 0x3ec
 80034c8:	4a35      	ldr	r2, [pc, #212]	@ (80035a0 <LoggingTask+0x178>)
 80034ca:	21a0      	movs	r1, #160	@ 0xa0
 80034cc:	f012 f8b2 	bl	8015634 <sniprintf>
            if (f_open(&f, filepath, FA_CREATE_ALWAYS | FA_WRITE) == FR_OK) {
 80034d0:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 80034d4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80034d8:	220a      	movs	r2, #10
 80034da:	4618      	mov	r0, r3
 80034dc:	f00c fa57 	bl	800f98e <f_open>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d13c      	bne.n	8003560 <LoggingTask+0x138>
                UINT bw;
                /* write timestamp + data */
                f_write(&f, timestr, strlen(timestr), &bw);
 80034e6:	f107 0308 	add.w	r3, r7, #8
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7fc fee0 	bl	80002b0 <strlen>
 80034f0:	4602      	mov	r2, r0
 80034f2:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 80034f6:	f107 0108 	add.w	r1, r7, #8
 80034fa:	f507 70d4 	add.w	r0, r7, #424	@ 0x1a8
 80034fe:	f00c fc07 	bl	800fd10 <f_write>
                f_write(&f, " ", 1, &bw);
 8003502:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 8003506:	f507 70d4 	add.w	r0, r7, #424	@ 0x1a8
 800350a:	2201      	movs	r2, #1
 800350c:	4925      	ldr	r1, [pc, #148]	@ (80035a4 <LoggingTask+0x17c>)
 800350e:	f00c fbff 	bl	800fd10 <f_write>
                if (msg.len > 0 && msg.data) {
 8003512:	f8b7 33e8 	ldrh.w	r3, [r7, #1000]	@ 0x3e8
 8003516:	2b00      	cmp	r3, #0
 8003518:	d00e      	beq.n	8003538 <LoggingTask+0x110>
 800351a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00a      	beq.n	8003538 <LoggingTask+0x110>
                    f_write(&f, msg.data, msg.len, &bw);
 8003522:	f8d7 13e4 	ldr.w	r1, [r7, #996]	@ 0x3e4
 8003526:	f8b7 33e8 	ldrh.w	r3, [r7, #1000]	@ 0x3e8
 800352a:	461a      	mov	r2, r3
 800352c:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 8003530:	f507 70d4 	add.w	r0, r7, #424	@ 0x1a8
 8003534:	f00c fbec 	bl	800fd10 <f_write>
                }
                f_write(&f, "\r\n", 2, &bw);
 8003538:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 800353c:	f507 70d4 	add.w	r0, r7, #424	@ 0x1a8
 8003540:	2202      	movs	r2, #2
 8003542:	4919      	ldr	r1, [pc, #100]	@ (80035a8 <LoggingTask+0x180>)
 8003544:	f00c fbe4 	bl	800fd10 <f_write>
                f_close(&f);
 8003548:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800354c:	4618      	mov	r0, r3
 800354e:	f00c fe0c 	bl	801016a <f_close>
                printf("LoggingTask: wrote %s\n", filepath);
 8003552:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003556:	4619      	mov	r1, r3
 8003558:	4814      	ldr	r0, [pc, #80]	@ (80035ac <LoggingTask+0x184>)
 800355a:	f011 fffb 	bl	8015554 <iprintf>
 800355e:	e005      	b.n	800356c <LoggingTask+0x144>
            } else {
                printf("LoggingTask: f_open failed for %s\n", filepath);
 8003560:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003564:	4619      	mov	r1, r3
 8003566:	4812      	ldr	r0, [pc, #72]	@ (80035b0 <LoggingTask+0x188>)
 8003568:	f011 fff4 	bl	8015554 <iprintf>
            }
            if (msg.data) vPortFree(msg.data);
 800356c:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8003570:	2b00      	cmp	r3, #0
 8003572:	f43f af62 	beq.w	800343a <LoggingTask+0x12>
 8003576:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800357a:	4618      	mov	r0, r3
 800357c:	f011 f92e 	bl	80147dc <vPortFree>
        if (osMessageQueueGet(logQueue, &msg, NULL, osWaitForever) == osOK) {
 8003580:	e75b      	b.n	800343a <LoggingTask+0x12>
 8003582:	bf00      	nop
 8003584:	2000049c 	.word	0x2000049c
 8003588:	08017ac4 	.word	0x08017ac4
 800358c:	08017ac8 	.word	0x08017ac8
 8003590:	08017acc 	.word	0x08017acc
 8003594:	08017ad0 	.word	0x08017ad0
 8003598:	08017ad4 	.word	0x08017ad4
 800359c:	08017ae0 	.word	0x08017ae0
 80035a0:	08017ae4 	.word	0x08017ae4
 80035a4:	08017af4 	.word	0x08017af4
 80035a8:	08017af8 	.word	0x08017af8
 80035ac:	08017afc 	.word	0x08017afc
 80035b0:	08017b14 	.word	0x08017b14

080035b4 <HealthTask>:
    }
}

/* HealthTask: periodic health monitoring and DHT11 reading */
static void HealthTask(void *arg)
{
 80035b4:	b5b0      	push	{r4, r5, r7, lr}
 80035b6:	b09a      	sub	sp, #104	@ 0x68
 80035b8:	af04      	add	r7, sp, #16
 80035ba:	6078      	str	r0, [r7, #4]
    (void)arg;
    DHT_DataTypedef dht;
    for (;;) {
        /* read DHT */
        if (DWT_Delay_Init() == 0) {
 80035bc:	f7fd fefe 	bl	80013bc <DWT_Delay_Init>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d131      	bne.n	800362a <HealthTask+0x76>
            DHT_GetData(&dht);
 80035c6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7fe f824 	bl	8001618 <DHT_GetData>
            if (dht.valid) {
 80035d0:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d025      	beq.n	8003624 <HealthTask+0x70>
                char buf[64];
                int n = snprintf(buf, sizeof(buf), "T:%.1f H:%.1f", dht.Temperature, dht.Humidity);
 80035d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035da:	4618      	mov	r0, r3
 80035dc:	f7fc ffd4 	bl	8000588 <__aeabi_f2d>
 80035e0:	4604      	mov	r4, r0
 80035e2:	460d      	mov	r5, r1
 80035e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7fc ffce 	bl	8000588 <__aeabi_f2d>
 80035ec:	4602      	mov	r2, r0
 80035ee:	460b      	mov	r3, r1
 80035f0:	f107 0008 	add.w	r0, r7, #8
 80035f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80035f8:	e9cd 4500 	strd	r4, r5, [sp]
 80035fc:	4a0d      	ldr	r2, [pc, #52]	@ (8003634 <HealthTask+0x80>)
 80035fe:	2140      	movs	r1, #64	@ 0x40
 8003600:	f012 f818 	bl	8015634 <sniprintf>
 8003604:	6578      	str	r0, [r7, #84]	@ 0x54
                push_log_message(LOGTYPE_HEALTH, buf, (uint16_t)n);
 8003606:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003608:	b29a      	uxth	r2, r3
 800360a:	f107 0308 	add.w	r3, r7, #8
 800360e:	4619      	mov	r1, r3
 8003610:	2003      	movs	r0, #3
 8003612:	f7ff fcf5 	bl	8003000 <push_log_message>
                printf("Health: %s\n", buf);
 8003616:	f107 0308 	add.w	r3, r7, #8
 800361a:	4619      	mov	r1, r3
 800361c:	4806      	ldr	r0, [pc, #24]	@ (8003638 <HealthTask+0x84>)
 800361e:	f011 ff99 	bl	8015554 <iprintf>
 8003622:	e002      	b.n	800362a <HealthTask+0x76>
            } else {
                printf("Health: DHT read failed\n");
 8003624:	4805      	ldr	r0, [pc, #20]	@ (800363c <HealthTask+0x88>)
 8003626:	f011 fffd 	bl	8015624 <puts>
            }
        }
        /* battery check, memory, etc. could be added here */
        osDelay(120000); /* every 2 minutes */
 800362a:	4805      	ldr	r0, [pc, #20]	@ (8003640 <HealthTask+0x8c>)
 800362c:	f00d f94a 	bl	80108c4 <osDelay>
        if (DWT_Delay_Init() == 0) {
 8003630:	e7c4      	b.n	80035bc <HealthTask+0x8>
 8003632:	bf00      	nop
 8003634:	08017b38 	.word	0x08017b38
 8003638:	08017b48 	.word	0x08017b48
 800363c:	08017b54 	.word	0x08017b54
 8003640:	0001d4c0 	.word	0x0001d4c0

08003644 <TimerDaemonTask>:
    }
}

/* TimerDaemonTask: housekeeping timers & BOLT features */
static void TimerDaemonTask(void *arg)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
    (void)arg;
    for (;;) {
        /* Run periodic maintenance: rotate logs, check SD space, reschedule tasks, perform periodic calibration */
        osDelay(1000);
 800364c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003650:	f00d f938 	bl	80108c4 <osDelay>
 8003654:	e7fa      	b.n	800364c <TimerDaemonTask+0x8>
	...

08003658 <main>:
    }
}

/* -------------------- main() -------------------- */
int main(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b0c0      	sub	sp, #256	@ 0x100
 800365c:	af00      	add	r7, sp, #0
    /* HAL init */
    HAL_Init();
 800365e:	f000 febe 	bl	80043de <HAL_Init>
    SystemClock_Config();
 8003662:	f000 f931 	bl	80038c8 <SystemClock_Config>

    /* init peripherals from CubeMX */
    MX_GPIO_Init();
 8003666:	f7fe feff 	bl	8002468 <MX_GPIO_Init>
    MX_DMA_Init();
 800366a:	f7fe fe9f 	bl	80023ac <MX_DMA_Init>
    MX_I2C1_Init();
 800366e:	f7ff fb33 	bl	8002cd8 <MX_I2C1_Init>
    MX_USART1_UART_Init();
 8003672:	f000 fdd9 	bl	8004228 <MX_USART1_UART_Init>
    MX_SPI2_Init();
 8003676:	f000 fb6f 	bl	8003d58 <MX_SPI2_Init>
    MX_SDMMC1_SD_Init();
 800367a:	f000 fa3f 	bl	8003afc <MX_SDMMC1_SD_Init>
    MX_FATFS_Init();
 800367e:	f00a f987 	bl	800d990 <MX_FATFS_Init>
    MX_RTC_Init();
 8003682:	f000 f9a1 	bl	80039c8 <MX_RTC_Init>

    printf("System boot\n");
 8003686:	487b      	ldr	r0, [pc, #492]	@ (8003874 <main+0x21c>)
 8003688:	f011 ffcc 	bl	8015624 <puts>

    /* RTOS kernel init */
    osKernelInitialize();
 800368c:	f00c ff2c 	bl	80104e8 <osKernelInitialize>

    /* create synchronization objects BEFORE tasks that will use them */
    /* create i2c mutex */
    i2c_mutex = osMutexNew(NULL);
 8003690:	2000      	movs	r0, #0
 8003692:	f00d f945 	bl	8010920 <osMutexNew>
 8003696:	4603      	mov	r3, r0
 8003698:	4a77      	ldr	r2, [pc, #476]	@ (8003878 <main+0x220>)
 800369a:	6013      	str	r3, [r2, #0]

    /* semaphores - binary (count 0) */
    sem_ads = osSemaphoreNew(1, 0, NULL);
 800369c:	2200      	movs	r2, #0
 800369e:	2100      	movs	r1, #0
 80036a0:	2001      	movs	r0, #1
 80036a2:	f00d fa85 	bl	8010bb0 <osSemaphoreNew>
 80036a6:	4603      	mov	r3, r0
 80036a8:	4a74      	ldr	r2, [pc, #464]	@ (800387c <main+0x224>)
 80036aa:	6013      	str	r3, [r2, #0]
    sem_mpu = osSemaphoreNew(1, 0, NULL);
 80036ac:	2200      	movs	r2, #0
 80036ae:	2100      	movs	r1, #0
 80036b0:	2001      	movs	r0, #1
 80036b2:	f00d fa7d 	bl	8010bb0 <osSemaphoreNew>
 80036b6:	4603      	mov	r3, r0
 80036b8:	4a71      	ldr	r2, [pc, #452]	@ (8003880 <main+0x228>)
 80036ba:	6013      	str	r3, [r2, #0]
    sem_mcp = osSemaphoreNew(1, 0, NULL);
 80036bc:	2200      	movs	r2, #0
 80036be:	2100      	movs	r1, #0
 80036c0:	2001      	movs	r0, #1
 80036c2:	f00d fa75 	bl	8010bb0 <osSemaphoreNew>
 80036c6:	4603      	mov	r3, r0
 80036c8:	4a6e      	ldr	r2, [pc, #440]	@ (8003884 <main+0x22c>)
 80036ca:	6013      	str	r3, [r2, #0]
    sem_lora_tx = osSemaphoreNew(1, 0, NULL);
 80036cc:	2200      	movs	r2, #0
 80036ce:	2100      	movs	r1, #0
 80036d0:	2001      	movs	r0, #1
 80036d2:	f00d fa6d 	bl	8010bb0 <osSemaphoreNew>
 80036d6:	4603      	mov	r3, r0
 80036d8:	4a6b      	ldr	r2, [pc, #428]	@ (8003888 <main+0x230>)
 80036da:	6013      	str	r3, [r2, #0]

    /* message queue for logging */
    logQueue = osMessageQueueNew(32, sizeof(LogMsg_t), NULL);
 80036dc:	2200      	movs	r2, #0
 80036de:	2110      	movs	r1, #16
 80036e0:	2020      	movs	r0, #32
 80036e2:	f00d fbbf 	bl	8010e64 <osMessageQueueNew>
 80036e6:	4603      	mov	r3, r0
 80036e8:	4a68      	ldr	r2, [pc, #416]	@ (800388c <main+0x234>)
 80036ea:	6013      	str	r3, [r2, #0]

    /* create tasks */
    const osThreadAttr_t init_attr = { .name="InitTask", .priority=osPriorityHigh, .stack_size=2048 };
 80036ec:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80036f0:	2224      	movs	r2, #36	@ 0x24
 80036f2:	2100      	movs	r1, #0
 80036f4:	4618      	mov	r0, r3
 80036f6:	f012 f8ab 	bl	8015850 <memset>
 80036fa:	4b65      	ldr	r3, [pc, #404]	@ (8003890 <main+0x238>)
 80036fc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003700:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003704:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003708:	2328      	movs	r3, #40	@ 0x28
 800370a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    osThreadNew(InitTask, NULL, &init_attr);
 800370e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003712:	461a      	mov	r2, r3
 8003714:	2100      	movs	r1, #0
 8003716:	485f      	ldr	r0, [pc, #380]	@ (8003894 <main+0x23c>)
 8003718:	f00c ff9a 	bl	8010650 <osThreadNew>

    const osThreadAttr_t acq_attr = { .name="AcqTask", .priority=osPriorityRealtime, .stack_size=4096 };
 800371c:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8003720:	2224      	movs	r2, #36	@ 0x24
 8003722:	2100      	movs	r1, #0
 8003724:	4618      	mov	r0, r3
 8003726:	f012 f893 	bl	8015850 <memset>
 800372a:	4b5b      	ldr	r3, [pc, #364]	@ (8003898 <main+0x240>)
 800372c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003730:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003734:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003738:	2330      	movs	r3, #48	@ 0x30
 800373a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    osThreadNew(AcquisitionTask, NULL, &acq_attr);
 800373e:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8003742:	461a      	mov	r2, r3
 8003744:	2100      	movs	r1, #0
 8003746:	4855      	ldr	r0, [pc, #340]	@ (800389c <main+0x244>)
 8003748:	f00c ff82 	bl	8010650 <osThreadNew>

    const osThreadAttr_t imu_attr = { .name="IMUTask", .priority=osPriorityHigh, .stack_size=2048 };
 800374c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003750:	2224      	movs	r2, #36	@ 0x24
 8003752:	2100      	movs	r1, #0
 8003754:	4618      	mov	r0, r3
 8003756:	f012 f87b 	bl	8015850 <memset>
 800375a:	4b51      	ldr	r3, [pc, #324]	@ (80038a0 <main+0x248>)
 800375c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003760:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003764:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003768:	2328      	movs	r3, #40	@ 0x28
 800376a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    osThreadNew(IMUTask, NULL, &imu_attr);
 800376e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003772:	461a      	mov	r2, r3
 8003774:	2100      	movs	r1, #0
 8003776:	484b      	ldr	r0, [pc, #300]	@ (80038a4 <main+0x24c>)
 8003778:	f00c ff6a 	bl	8010650 <osThreadNew>

    const osThreadAttr_t comm_attr = { .name="CommTask", .priority=osPriorityAboveNormal, .stack_size=2048 };
 800377c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003780:	2224      	movs	r2, #36	@ 0x24
 8003782:	2100      	movs	r1, #0
 8003784:	4618      	mov	r0, r3
 8003786:	f012 f863 	bl	8015850 <memset>
 800378a:	4b47      	ldr	r3, [pc, #284]	@ (80038a8 <main+0x250>)
 800378c:	673b      	str	r3, [r7, #112]	@ 0x70
 800378e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003792:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003796:	2320      	movs	r3, #32
 8003798:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    osThreadNew(CommTask, NULL, &comm_attr);
 800379c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80037a0:	461a      	mov	r2, r3
 80037a2:	2100      	movs	r1, #0
 80037a4:	4841      	ldr	r0, [pc, #260]	@ (80038ac <main+0x254>)
 80037a6:	f00c ff53 	bl	8010650 <osThreadNew>

    const osThreadAttr_t log_attr = { .name="LogTask", .priority=osPriorityLow, .stack_size=4096 };
 80037aa:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80037ae:	2224      	movs	r2, #36	@ 0x24
 80037b0:	2100      	movs	r1, #0
 80037b2:	4618      	mov	r0, r3
 80037b4:	f012 f84c 	bl	8015850 <memset>
 80037b8:	4b3d      	ldr	r3, [pc, #244]	@ (80038b0 <main+0x258>)
 80037ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80037c2:	2308      	movs	r3, #8
 80037c4:	667b      	str	r3, [r7, #100]	@ 0x64
    osThreadNew(LoggingTask, NULL, &log_attr);
 80037c6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80037ca:	461a      	mov	r2, r3
 80037cc:	2100      	movs	r1, #0
 80037ce:	4839      	ldr	r0, [pc, #228]	@ (80038b4 <main+0x25c>)
 80037d0:	f00c ff3e 	bl	8010650 <osThreadNew>

    const osThreadAttr_t health_attr = { .name="HealthTask", .priority=osPriorityLow, .stack_size=2048 };
 80037d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80037d8:	2224      	movs	r2, #36	@ 0x24
 80037da:	2100      	movs	r1, #0
 80037dc:	4618      	mov	r0, r3
 80037de:	f012 f837 	bl	8015850 <memset>
 80037e2:	4b35      	ldr	r3, [pc, #212]	@ (80038b8 <main+0x260>)
 80037e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80037e6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80037ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037ec:	2308      	movs	r3, #8
 80037ee:	643b      	str	r3, [r7, #64]	@ 0x40
    osThreadNew(HealthTask, NULL, &health_attr);
 80037f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80037f4:	461a      	mov	r2, r3
 80037f6:	2100      	movs	r1, #0
 80037f8:	4830      	ldr	r0, [pc, #192]	@ (80038bc <main+0x264>)
 80037fa:	f00c ff29 	bl	8010650 <osThreadNew>

    const osThreadAttr_t timer_attr = { .name="TimerDaemon", .priority=osPriorityHigh, .stack_size=2048 };
 80037fe:	1d3b      	adds	r3, r7, #4
 8003800:	2224      	movs	r2, #36	@ 0x24
 8003802:	2100      	movs	r1, #0
 8003804:	4618      	mov	r0, r3
 8003806:	f012 f823 	bl	8015850 <memset>
 800380a:	4b2d      	ldr	r3, [pc, #180]	@ (80038c0 <main+0x268>)
 800380c:	607b      	str	r3, [r7, #4]
 800380e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003812:	61bb      	str	r3, [r7, #24]
 8003814:	2328      	movs	r3, #40	@ 0x28
 8003816:	61fb      	str	r3, [r7, #28]
    osThreadNew(TimerDaemonTask, NULL, &timer_attr);
 8003818:	1d3b      	adds	r3, r7, #4
 800381a:	461a      	mov	r2, r3
 800381c:	2100      	movs	r1, #0
 800381e:	4829      	ldr	r0, [pc, #164]	@ (80038c4 <main+0x26c>)
 8003820:	f00c ff16 	bl	8010650 <osThreadNew>

    /* register semaphores & mutex to drivers */
    ADS1115_SetSemaphore(sem_ads);
 8003824:	4b15      	ldr	r3, [pc, #84]	@ (800387c <main+0x224>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4618      	mov	r0, r3
 800382a:	f7fd fc3b 	bl	80010a4 <ADS1115_SetSemaphore>
    MPU6050_SetSemaphore(sem_mpu);
 800382e:	4b14      	ldr	r3, [pc, #80]	@ (8003880 <main+0x228>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4618      	mov	r0, r3
 8003834:	f7fe fc32 	bl	800209c <MPU6050_SetSemaphore>
    MCP4725_SetSemaphore(sem_mcp);
 8003838:	4b12      	ldr	r3, [pc, #72]	@ (8003884 <main+0x22c>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4618      	mov	r0, r3
 800383e:	f7fe fa85 	bl	8001d4c <MCP4725_SetSemaphore>
    LoRa_SetTxSemaphore(sem_lora_tx);
 8003842:	4b11      	ldr	r3, [pc, #68]	@ (8003888 <main+0x230>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4618      	mov	r0, r3
 8003848:	f7fe f836 	bl	80018b8 <LoRa_SetTxSemaphore>

    ADS1115_SetI2CMutex(i2c_mutex);
 800384c:	4b0a      	ldr	r3, [pc, #40]	@ (8003878 <main+0x220>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4618      	mov	r0, r3
 8003852:	f7fd fc37 	bl	80010c4 <ADS1115_SetI2CMutex>
    MPU6050_SetI2CMutex(i2c_mutex);
 8003856:	4b08      	ldr	r3, [pc, #32]	@ (8003878 <main+0x220>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4618      	mov	r0, r3
 800385c:	f7fe fc2e 	bl	80020bc <MPU6050_SetI2CMutex>
    MCP4725_SetI2CMutex(i2c_mutex);
 8003860:	4b05      	ldr	r3, [pc, #20]	@ (8003878 <main+0x220>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4618      	mov	r0, r3
 8003866:	f7fe fa81 	bl	8001d6c <MCP4725_SetI2CMutex>

    /* start scheduler */
    osKernelStart();
 800386a:	f00c fe93 	bl	8010594 <osKernelStart>

    /* should never reach here */
    for (;;) {}
 800386e:	bf00      	nop
 8003870:	e7fd      	b.n	800386e <main+0x216>
 8003872:	bf00      	nop
 8003874:	08017b6c 	.word	0x08017b6c
 8003878:	20000488 	.word	0x20000488
 800387c:	2000048c 	.word	0x2000048c
 8003880:	20000490 	.word	0x20000490
 8003884:	20000494 	.word	0x20000494
 8003888:	20000498 	.word	0x20000498
 800388c:	2000049c 	.word	0x2000049c
 8003890:	08017b78 	.word	0x08017b78
 8003894:	080030c5 	.word	0x080030c5
 8003898:	08017b84 	.word	0x08017b84
 800389c:	08003191 	.word	0x08003191
 80038a0:	08017b8c 	.word	0x08017b8c
 80038a4:	08003331 	.word	0x08003331
 80038a8:	08017b94 	.word	0x08017b94
 80038ac:	08003345 	.word	0x08003345
 80038b0:	08017ba0 	.word	0x08017ba0
 80038b4:	08003429 	.word	0x08003429
 80038b8:	08017ba8 	.word	0x08017ba8
 80038bc:	080035b5 	.word	0x080035b5
 80038c0:	08017bb4 	.word	0x08017bb4
 80038c4:	08003645 	.word	0x08003645

080038c8 <SystemClock_Config>:
}
void SystemClock_Config(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b094      	sub	sp, #80	@ 0x50
 80038cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80038ce:	f107 0320 	add.w	r3, r7, #32
 80038d2:	2230      	movs	r2, #48	@ 0x30
 80038d4:	2100      	movs	r1, #0
 80038d6:	4618      	mov	r0, r3
 80038d8:	f011 ffba 	bl	8015850 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80038dc:	f107 030c 	add.w	r3, r7, #12
 80038e0:	2200      	movs	r2, #0
 80038e2:	601a      	str	r2, [r3, #0]
 80038e4:	605a      	str	r2, [r3, #4]
 80038e6:	609a      	str	r2, [r3, #8]
 80038e8:	60da      	str	r2, [r3, #12]
 80038ea:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80038ec:	f004 f9a2 	bl	8007c34 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80038f0:	4b2f      	ldr	r3, [pc, #188]	@ (80039b0 <SystemClock_Config+0xe8>)
 80038f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038f4:	4a2e      	ldr	r2, [pc, #184]	@ (80039b0 <SystemClock_Config+0xe8>)
 80038f6:	f023 0318 	bic.w	r3, r3, #24
 80038fa:	6713      	str	r3, [r2, #112]	@ 0x70

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80038fc:	4b2c      	ldr	r3, [pc, #176]	@ (80039b0 <SystemClock_Config+0xe8>)
 80038fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003900:	4a2b      	ldr	r2, [pc, #172]	@ (80039b0 <SystemClock_Config+0xe8>)
 8003902:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003906:	6413      	str	r3, [r2, #64]	@ 0x40
 8003908:	4b29      	ldr	r3, [pc, #164]	@ (80039b0 <SystemClock_Config+0xe8>)
 800390a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003910:	60bb      	str	r3, [r7, #8]
 8003912:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003914:	4b27      	ldr	r3, [pc, #156]	@ (80039b4 <SystemClock_Config+0xec>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a26      	ldr	r2, [pc, #152]	@ (80039b4 <SystemClock_Config+0xec>)
 800391a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800391e:	6013      	str	r3, [r2, #0]
 8003920:	4b24      	ldr	r3, [pc, #144]	@ (80039b4 <SystemClock_Config+0xec>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003928:	607b      	str	r3, [r7, #4]
 800392a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800392c:	2305      	movs	r3, #5
 800392e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003930:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003934:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003936:	2301      	movs	r3, #1
 8003938:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800393a:	2302      	movs	r3, #2
 800393c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800393e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003942:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8003944:	2319      	movs	r3, #25
 8003946:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 8003948:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 800394c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800394e:	2302      	movs	r3, #2
 8003950:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8003952:	2309      	movs	r3, #9
 8003954:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003956:	f107 0320 	add.w	r3, r7, #32
 800395a:	4618      	mov	r0, r3
 800395c:	f004 f9ca 	bl	8007cf4 <HAL_RCC_OscConfig>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d001      	beq.n	800396a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8003966:	f000 f827 	bl	80039b8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800396a:	f004 f973 	bl	8007c54 <HAL_PWREx_EnableOverDrive>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8003974:	f000 f820 	bl	80039b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003978:	230f      	movs	r3, #15
 800397a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800397c:	2302      	movs	r3, #2
 800397e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003980:	2300      	movs	r3, #0
 8003982:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003984:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003988:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800398a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800398e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8003990:	f107 030c 	add.w	r3, r7, #12
 8003994:	2107      	movs	r1, #7
 8003996:	4618      	mov	r0, r3
 8003998:	f004 fc50 	bl	800823c <HAL_RCC_ClockConfig>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <SystemClock_Config+0xde>
  {
    Error_Handler();
 80039a2:	f000 f809 	bl	80039b8 <Error_Handler>
  }
}
 80039a6:	bf00      	nop
 80039a8:	3750      	adds	r7, #80	@ 0x50
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	40023800 	.word	0x40023800
 80039b4:	40007000 	.word	0x40007000

080039b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80039bc:	b672      	cpsid	i
}
 80039be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_Delay(200);
 80039c0:	20c8      	movs	r0, #200	@ 0xc8
 80039c2:	f000 fd69 	bl	8004498 <HAL_Delay>
 80039c6:	e7fb      	b.n	80039c0 <Error_Handler+0x8>

080039c8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80039ce:	1d3b      	adds	r3, r7, #4
 80039d0:	2200      	movs	r2, #0
 80039d2:	601a      	str	r2, [r3, #0]
 80039d4:	605a      	str	r2, [r3, #4]
 80039d6:	609a      	str	r2, [r3, #8]
 80039d8:	60da      	str	r2, [r3, #12]
 80039da:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80039dc:	2300      	movs	r3, #0
 80039de:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80039e0:	4b29      	ldr	r3, [pc, #164]	@ (8003a88 <MX_RTC_Init+0xc0>)
 80039e2:	4a2a      	ldr	r2, [pc, #168]	@ (8003a8c <MX_RTC_Init+0xc4>)
 80039e4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80039e6:	4b28      	ldr	r3, [pc, #160]	@ (8003a88 <MX_RTC_Init+0xc0>)
 80039e8:	2200      	movs	r2, #0
 80039ea:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80039ec:	4b26      	ldr	r3, [pc, #152]	@ (8003a88 <MX_RTC_Init+0xc0>)
 80039ee:	227f      	movs	r2, #127	@ 0x7f
 80039f0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80039f2:	4b25      	ldr	r3, [pc, #148]	@ (8003a88 <MX_RTC_Init+0xc0>)
 80039f4:	22ff      	movs	r2, #255	@ 0xff
 80039f6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80039f8:	4b23      	ldr	r3, [pc, #140]	@ (8003a88 <MX_RTC_Init+0xc0>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80039fe:	4b22      	ldr	r3, [pc, #136]	@ (8003a88 <MX_RTC_Init+0xc0>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003a04:	4b20      	ldr	r3, [pc, #128]	@ (8003a88 <MX_RTC_Init+0xc0>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003a0a:	481f      	ldr	r0, [pc, #124]	@ (8003a88 <MX_RTC_Init+0xc0>)
 8003a0c:	f005 f9ec 	bl	8008de8 <HAL_RTC_Init>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d001      	beq.n	8003a1a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8003a16:	f7ff ffcf 	bl	80039b8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8003a22:	2300      	movs	r3, #0
 8003a24:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003a26:	2300      	movs	r3, #0
 8003a28:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003a2e:	1d3b      	adds	r3, r7, #4
 8003a30:	2201      	movs	r2, #1
 8003a32:	4619      	mov	r1, r3
 8003a34:	4814      	ldr	r0, [pc, #80]	@ (8003a88 <MX_RTC_Init+0xc0>)
 8003a36:	f005 fa59 	bl	8008eec <HAL_RTC_SetTime>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d001      	beq.n	8003a44 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8003a40:	f7ff ffba 	bl	80039b8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003a44:	2301      	movs	r3, #1
 8003a46:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8003a50:	2300      	movs	r3, #0
 8003a52:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003a54:	463b      	mov	r3, r7
 8003a56:	2201      	movs	r2, #1
 8003a58:	4619      	mov	r1, r3
 8003a5a:	480b      	ldr	r0, [pc, #44]	@ (8003a88 <MX_RTC_Init+0xc0>)
 8003a5c:	f005 fb3e 	bl	80090dc <HAL_RTC_SetDate>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d001      	beq.n	8003a6a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8003a66:	f7ff ffa7 	bl	80039b8 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	2100      	movs	r1, #0
 8003a6e:	4806      	ldr	r0, [pc, #24]	@ (8003a88 <MX_RTC_Init+0xc0>)
 8003a70:	f005 fcc6 	bl	8009400 <HAL_RTCEx_SetWakeUpTimer_IT>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 8003a7a:	f7ff ff9d 	bl	80039b8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003a7e:	bf00      	nop
 8003a80:	3718      	adds	r7, #24
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	200004a0 	.word	0x200004a0
 8003a8c:	40002800 	.word	0x40002800

08003a90 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b0a4      	sub	sp, #144	@ 0x90
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a98:	f107 030c 	add.w	r3, r7, #12
 8003a9c:	2284      	movs	r2, #132	@ 0x84
 8003a9e:	2100      	movs	r1, #0
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f011 fed5 	bl	8015850 <memset>
  if(rtcHandle->Instance==RTC)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a12      	ldr	r2, [pc, #72]	@ (8003af4 <HAL_RTC_MspInit+0x64>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d11c      	bne.n	8003aea <HAL_RTC_MspInit+0x5a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003ab0:	2320      	movs	r3, #32
 8003ab2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003ab4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003aba:	f107 030c 	add.w	r3, r7, #12
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f004 fda2 	bl	8008608 <HAL_RCCEx_PeriphCLKConfig>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8003aca:	f7ff ff75 	bl	80039b8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003ace:	4b0a      	ldr	r3, [pc, #40]	@ (8003af8 <HAL_RTC_MspInit+0x68>)
 8003ad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ad2:	4a09      	ldr	r2, [pc, #36]	@ (8003af8 <HAL_RTC_MspInit+0x68>)
 8003ad4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ad8:	6713      	str	r3, [r2, #112]	@ 0x70

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 5, 0);
 8003ada:	2200      	movs	r2, #0
 8003adc:	2105      	movs	r1, #5
 8003ade:	2003      	movs	r0, #3
 8003ae0:	f000 fdd9 	bl	8004696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8003ae4:	2003      	movs	r0, #3
 8003ae6:	f000 fdf2 	bl	80046ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8003aea:	bf00      	nop
 8003aec:	3790      	adds	r7, #144	@ 0x90
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	40002800 	.word	0x40002800
 8003af8:	40023800 	.word	0x40023800

08003afc <MX_SDMMC1_SD_Init>:
DMA_HandleTypeDef hdma_sdmmc1_tx;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8003b00:	4b0c      	ldr	r3, [pc, #48]	@ (8003b34 <MX_SDMMC1_SD_Init+0x38>)
 8003b02:	4a0d      	ldr	r2, [pc, #52]	@ (8003b38 <MX_SDMMC1_SD_Init+0x3c>)
 8003b04:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8003b06:	4b0b      	ldr	r3, [pc, #44]	@ (8003b34 <MX_SDMMC1_SD_Init+0x38>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8003b0c:	4b09      	ldr	r3, [pc, #36]	@ (8003b34 <MX_SDMMC1_SD_Init+0x38>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8003b12:	4b08      	ldr	r3, [pc, #32]	@ (8003b34 <MX_SDMMC1_SD_Init+0x38>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8003b18:	4b06      	ldr	r3, [pc, #24]	@ (8003b34 <MX_SDMMC1_SD_Init+0x38>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8003b1e:	4b05      	ldr	r3, [pc, #20]	@ (8003b34 <MX_SDMMC1_SD_Init+0x38>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8003b24:	4b03      	ldr	r3, [pc, #12]	@ (8003b34 <MX_SDMMC1_SD_Init+0x38>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8003b2a:	bf00      	nop
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr
 8003b34:	200004c0 	.word	0x200004c0
 8003b38:	40012c00 	.word	0x40012c00

08003b3c <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b0ac      	sub	sp, #176	@ 0xb0
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b44:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003b48:	2200      	movs	r2, #0
 8003b4a:	601a      	str	r2, [r3, #0]
 8003b4c:	605a      	str	r2, [r3, #4]
 8003b4e:	609a      	str	r2, [r3, #8]
 8003b50:	60da      	str	r2, [r3, #12]
 8003b52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003b54:	f107 0318 	add.w	r3, r7, #24
 8003b58:	2284      	movs	r2, #132	@ 0x84
 8003b5a:	2100      	movs	r1, #0
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f011 fe77 	bl	8015850 <memset>
  if(sdHandle->Instance==SDMMC1)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a74      	ldr	r2, [pc, #464]	@ (8003d38 <HAL_SD_MspInit+0x1fc>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	f040 80e0 	bne.w	8003d2e <HAL_SD_MspInit+0x1f2>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 8003b6e:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 8003b72:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8003b74:	2300      	movs	r3, #0
 8003b76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003b80:	f107 0318 	add.w	r3, r7, #24
 8003b84:	4618      	mov	r0, r3
 8003b86:	f004 fd3f 	bl	8008608 <HAL_RCCEx_PeriphCLKConfig>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <HAL_SD_MspInit+0x58>
    {
      Error_Handler();
 8003b90:	f7ff ff12 	bl	80039b8 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8003b94:	4b69      	ldr	r3, [pc, #420]	@ (8003d3c <HAL_SD_MspInit+0x200>)
 8003b96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b98:	4a68      	ldr	r2, [pc, #416]	@ (8003d3c <HAL_SD_MspInit+0x200>)
 8003b9a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003b9e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ba0:	4b66      	ldr	r3, [pc, #408]	@ (8003d3c <HAL_SD_MspInit+0x200>)
 8003ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ba8:	617b      	str	r3, [r7, #20]
 8003baa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bac:	4b63      	ldr	r3, [pc, #396]	@ (8003d3c <HAL_SD_MspInit+0x200>)
 8003bae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb0:	4a62      	ldr	r2, [pc, #392]	@ (8003d3c <HAL_SD_MspInit+0x200>)
 8003bb2:	f043 0304 	orr.w	r3, r3, #4
 8003bb6:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bb8:	4b60      	ldr	r3, [pc, #384]	@ (8003d3c <HAL_SD_MspInit+0x200>)
 8003bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bbc:	f003 0304 	and.w	r3, r3, #4
 8003bc0:	613b      	str	r3, [r7, #16]
 8003bc2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003bc4:	4b5d      	ldr	r3, [pc, #372]	@ (8003d3c <HAL_SD_MspInit+0x200>)
 8003bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc8:	4a5c      	ldr	r2, [pc, #368]	@ (8003d3c <HAL_SD_MspInit+0x200>)
 8003bca:	f043 0308 	orr.w	r3, r3, #8
 8003bce:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bd0:	4b5a      	ldr	r3, [pc, #360]	@ (8003d3c <HAL_SD_MspInit+0x200>)
 8003bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd4:	f003 0308 	and.w	r3, r3, #8
 8003bd8:	60fb      	str	r3, [r7, #12]
 8003bda:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8003bdc:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8003be0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be4:	2302      	movs	r3, #2
 8003be6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bea:	2300      	movs	r3, #0
 8003bec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003bf6:	230c      	movs	r3, #12
 8003bf8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bfc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003c00:	4619      	mov	r1, r3
 8003c02:	484f      	ldr	r0, [pc, #316]	@ (8003d40 <HAL_SD_MspInit+0x204>)
 8003c04:	f001 f9a2 	bl	8004f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 8003c08:	2304      	movs	r3, #4
 8003c0a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c0e:	2302      	movs	r3, #2
 8003c10:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c14:	2300      	movs	r3, #0
 8003c16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003c20:	230c      	movs	r3, #12
 8003c22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 8003c26:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	4845      	ldr	r0, [pc, #276]	@ (8003d44 <HAL_SD_MspInit+0x208>)
 8003c2e:	f001 f98d 	bl	8004f4c <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 8003c32:	4b45      	ldr	r3, [pc, #276]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003c34:	4a45      	ldr	r2, [pc, #276]	@ (8003d4c <HAL_SD_MspInit+0x210>)
 8003c36:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 8003c38:	4b43      	ldr	r3, [pc, #268]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003c3a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003c3e:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c40:	4b41      	ldr	r3, [pc, #260]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c46:	4b40      	ldr	r3, [pc, #256]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003c48:	2200      	movs	r2, #0
 8003c4a:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003c4c:	4b3e      	ldr	r3, [pc, #248]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003c4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c52:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003c54:	4b3c      	ldr	r3, [pc, #240]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003c56:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003c5a:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003c5c:	4b3a      	ldr	r3, [pc, #232]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003c5e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003c62:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8003c64:	4b38      	ldr	r3, [pc, #224]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003c66:	2220      	movs	r2, #32
 8003c68:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003c6a:	4b37      	ldr	r3, [pc, #220]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003c70:	4b35      	ldr	r3, [pc, #212]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003c72:	2204      	movs	r2, #4
 8003c74:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003c76:	4b34      	ldr	r3, [pc, #208]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003c78:	2203      	movs	r2, #3
 8003c7a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 8003c7c:	4b32      	ldr	r3, [pc, #200]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003c7e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003c82:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003c84:	4b30      	ldr	r3, [pc, #192]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003c86:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003c8a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 8003c8c:	482e      	ldr	r0, [pc, #184]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003c8e:	f000 fd39 	bl	8004704 <HAL_DMA_Init>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d001      	beq.n	8003c9c <HAL_SD_MspInit+0x160>
    {
      Error_Handler();
 8003c98:	f7ff fe8e 	bl	80039b8 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdmmc1_rx);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4a2a      	ldr	r2, [pc, #168]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003ca0:	641a      	str	r2, [r3, #64]	@ 0x40
 8003ca2:	4a29      	ldr	r2, [pc, #164]	@ (8003d48 <HAL_SD_MspInit+0x20c>)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 8003ca8:	4b29      	ldr	r3, [pc, #164]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003caa:	4a2a      	ldr	r2, [pc, #168]	@ (8003d54 <HAL_SD_MspInit+0x218>)
 8003cac:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 8003cae:	4b28      	ldr	r3, [pc, #160]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003cb0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003cb4:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003cb6:	4b26      	ldr	r3, [pc, #152]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003cb8:	2240      	movs	r2, #64	@ 0x40
 8003cba:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cbc:	4b24      	ldr	r3, [pc, #144]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003cc2:	4b23      	ldr	r3, [pc, #140]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003cc4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003cc8:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003cca:	4b21      	ldr	r3, [pc, #132]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003ccc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003cd0:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003cd2:	4b1f      	ldr	r3, [pc, #124]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003cd4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003cd8:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8003cda:	4b1d      	ldr	r3, [pc, #116]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003cdc:	2220      	movs	r2, #32
 8003cde:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003ce0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003ce6:	4b1a      	ldr	r3, [pc, #104]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003ce8:	2204      	movs	r2, #4
 8003cea:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003cec:	4b18      	ldr	r3, [pc, #96]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003cee:	2203      	movs	r2, #3
 8003cf0:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 8003cf2:	4b17      	ldr	r3, [pc, #92]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003cf4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003cf8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003cfa:	4b15      	ldr	r3, [pc, #84]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003cfc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003d00:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 8003d02:	4813      	ldr	r0, [pc, #76]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003d04:	f000 fcfe 	bl	8004704 <HAL_DMA_Init>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d001      	beq.n	8003d12 <HAL_SD_MspInit+0x1d6>
    {
      Error_Handler();
 8003d0e:	f7ff fe53 	bl	80039b8 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdmmc1_tx);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a0e      	ldr	r2, [pc, #56]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003d16:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003d18:	4a0d      	ldr	r2, [pc, #52]	@ (8003d50 <HAL_SD_MspInit+0x214>)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 8003d1e:	2200      	movs	r2, #0
 8003d20:	2105      	movs	r1, #5
 8003d22:	2031      	movs	r0, #49	@ 0x31
 8003d24:	f000 fcb7 	bl	8004696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8003d28:	2031      	movs	r0, #49	@ 0x31
 8003d2a:	f000 fcd0 	bl	80046ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8003d2e:	bf00      	nop
 8003d30:	37b0      	adds	r7, #176	@ 0xb0
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	40012c00 	.word	0x40012c00
 8003d3c:	40023800 	.word	0x40023800
 8003d40:	40020800 	.word	0x40020800
 8003d44:	40020c00 	.word	0x40020c00
 8003d48:	20000544 	.word	0x20000544
 8003d4c:	40026458 	.word	0x40026458
 8003d50:	200005a4 	.word	0x200005a4
 8003d54:	400264a0 	.word	0x400264a0

08003d58 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003d5c:	4b1b      	ldr	r3, [pc, #108]	@ (8003dcc <MX_SPI2_Init+0x74>)
 8003d5e:	4a1c      	ldr	r2, [pc, #112]	@ (8003dd0 <MX_SPI2_Init+0x78>)
 8003d60:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003d62:	4b1a      	ldr	r3, [pc, #104]	@ (8003dcc <MX_SPI2_Init+0x74>)
 8003d64:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003d68:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003d6a:	4b18      	ldr	r3, [pc, #96]	@ (8003dcc <MX_SPI2_Init+0x74>)
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d70:	4b16      	ldr	r3, [pc, #88]	@ (8003dcc <MX_SPI2_Init+0x74>)
 8003d72:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003d76:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d78:	4b14      	ldr	r3, [pc, #80]	@ (8003dcc <MX_SPI2_Init+0x74>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d7e:	4b13      	ldr	r3, [pc, #76]	@ (8003dcc <MX_SPI2_Init+0x74>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003d84:	4b11      	ldr	r3, [pc, #68]	@ (8003dcc <MX_SPI2_Init+0x74>)
 8003d86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d8a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003d8c:	4b0f      	ldr	r3, [pc, #60]	@ (8003dcc <MX_SPI2_Init+0x74>)
 8003d8e:	2210      	movs	r2, #16
 8003d90:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d92:	4b0e      	ldr	r3, [pc, #56]	@ (8003dcc <MX_SPI2_Init+0x74>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d98:	4b0c      	ldr	r3, [pc, #48]	@ (8003dcc <MX_SPI2_Init+0x74>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8003dcc <MX_SPI2_Init+0x74>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003da4:	4b09      	ldr	r3, [pc, #36]	@ (8003dcc <MX_SPI2_Init+0x74>)
 8003da6:	2207      	movs	r2, #7
 8003da8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003daa:	4b08      	ldr	r3, [pc, #32]	@ (8003dcc <MX_SPI2_Init+0x74>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003db0:	4b06      	ldr	r3, [pc, #24]	@ (8003dcc <MX_SPI2_Init+0x74>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003db6:	4805      	ldr	r0, [pc, #20]	@ (8003dcc <MX_SPI2_Init+0x74>)
 8003db8:	f006 ff35 	bl	800ac26 <HAL_SPI_Init>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d001      	beq.n	8003dc6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8003dc2:	f7ff fdf9 	bl	80039b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003dc6:	bf00      	nop
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop
 8003dcc:	20000604 	.word	0x20000604
 8003dd0:	40003800 	.word	0x40003800

08003dd4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b08a      	sub	sp, #40	@ 0x28
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ddc:	f107 0314 	add.w	r3, r7, #20
 8003de0:	2200      	movs	r2, #0
 8003de2:	601a      	str	r2, [r3, #0]
 8003de4:	605a      	str	r2, [r3, #4]
 8003de6:	609a      	str	r2, [r3, #8]
 8003de8:	60da      	str	r2, [r3, #12]
 8003dea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a40      	ldr	r2, [pc, #256]	@ (8003ef4 <HAL_SPI_MspInit+0x120>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d179      	bne.n	8003eea <HAL_SPI_MspInit+0x116>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003df6:	4b40      	ldr	r3, [pc, #256]	@ (8003ef8 <HAL_SPI_MspInit+0x124>)
 8003df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfa:	4a3f      	ldr	r2, [pc, #252]	@ (8003ef8 <HAL_SPI_MspInit+0x124>)
 8003dfc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e00:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e02:	4b3d      	ldr	r3, [pc, #244]	@ (8003ef8 <HAL_SPI_MspInit+0x124>)
 8003e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e0a:	613b      	str	r3, [r7, #16]
 8003e0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8003e0e:	4b3a      	ldr	r3, [pc, #232]	@ (8003ef8 <HAL_SPI_MspInit+0x124>)
 8003e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e12:	4a39      	ldr	r2, [pc, #228]	@ (8003ef8 <HAL_SPI_MspInit+0x124>)
 8003e14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e18:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e1a:	4b37      	ldr	r3, [pc, #220]	@ (8003ef8 <HAL_SPI_MspInit+0x124>)
 8003e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e22:	60fb      	str	r3, [r7, #12]
 8003e24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e26:	4b34      	ldr	r3, [pc, #208]	@ (8003ef8 <HAL_SPI_MspInit+0x124>)
 8003e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e2a:	4a33      	ldr	r2, [pc, #204]	@ (8003ef8 <HAL_SPI_MspInit+0x124>)
 8003e2c:	f043 0302 	orr.w	r3, r3, #2
 8003e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e32:	4b31      	ldr	r3, [pc, #196]	@ (8003ef8 <HAL_SPI_MspInit+0x124>)
 8003e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e36:	f003 0302 	and.w	r3, r3, #2
 8003e3a:	60bb      	str	r3, [r7, #8]
 8003e3c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 8003e3e:	2302      	movs	r3, #2
 8003e40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e42:	2302      	movs	r3, #2
 8003e44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e46:	2300      	movs	r3, #0
 8003e48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003e4e:	2305      	movs	r3, #5
 8003e50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 8003e52:	f107 0314 	add.w	r3, r7, #20
 8003e56:	4619      	mov	r1, r3
 8003e58:	4828      	ldr	r0, [pc, #160]	@ (8003efc <HAL_SPI_MspInit+0x128>)
 8003e5a:	f001 f877 	bl	8004f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8003e5e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003e62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e64:	2302      	movs	r3, #2
 8003e66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003e70:	2305      	movs	r3, #5
 8003e72:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e74:	f107 0314 	add.w	r3, r7, #20
 8003e78:	4619      	mov	r1, r3
 8003e7a:	4821      	ldr	r0, [pc, #132]	@ (8003f00 <HAL_SPI_MspInit+0x12c>)
 8003e7c:	f001 f866 	bl	8004f4c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8003e80:	4b20      	ldr	r3, [pc, #128]	@ (8003f04 <HAL_SPI_MspInit+0x130>)
 8003e82:	4a21      	ldr	r2, [pc, #132]	@ (8003f08 <HAL_SPI_MspInit+0x134>)
 8003e84:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8003e86:	4b1f      	ldr	r3, [pc, #124]	@ (8003f04 <HAL_SPI_MspInit+0x130>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e8c:	4b1d      	ldr	r3, [pc, #116]	@ (8003f04 <HAL_SPI_MspInit+0x130>)
 8003e8e:	2240      	movs	r2, #64	@ 0x40
 8003e90:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e92:	4b1c      	ldr	r3, [pc, #112]	@ (8003f04 <HAL_SPI_MspInit+0x130>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003e98:	4b1a      	ldr	r3, [pc, #104]	@ (8003f04 <HAL_SPI_MspInit+0x130>)
 8003e9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e9e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ea0:	4b18      	ldr	r3, [pc, #96]	@ (8003f04 <HAL_SPI_MspInit+0x130>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ea6:	4b17      	ldr	r3, [pc, #92]	@ (8003f04 <HAL_SPI_MspInit+0x130>)
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8003eac:	4b15      	ldr	r3, [pc, #84]	@ (8003f04 <HAL_SPI_MspInit+0x130>)
 8003eae:	2200      	movs	r2, #0
 8003eb0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003eb2:	4b14      	ldr	r3, [pc, #80]	@ (8003f04 <HAL_SPI_MspInit+0x130>)
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003eb8:	4b12      	ldr	r3, [pc, #72]	@ (8003f04 <HAL_SPI_MspInit+0x130>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003ebe:	4811      	ldr	r0, [pc, #68]	@ (8003f04 <HAL_SPI_MspInit+0x130>)
 8003ec0:	f000 fc20 	bl	8004704 <HAL_DMA_Init>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d001      	beq.n	8003ece <HAL_SPI_MspInit+0xfa>
    {
      Error_Handler();
 8003eca:	f7ff fd75 	bl	80039b8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a0c      	ldr	r2, [pc, #48]	@ (8003f04 <HAL_SPI_MspInit+0x130>)
 8003ed2:	655a      	str	r2, [r3, #84]	@ 0x54
 8003ed4:	4a0b      	ldr	r2, [pc, #44]	@ (8003f04 <HAL_SPI_MspInit+0x130>)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8003eda:	2200      	movs	r2, #0
 8003edc:	2105      	movs	r1, #5
 8003ede:	2024      	movs	r0, #36	@ 0x24
 8003ee0:	f000 fbd9 	bl	8004696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8003ee4:	2024      	movs	r0, #36	@ 0x24
 8003ee6:	f000 fbf2 	bl	80046ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8003eea:	bf00      	nop
 8003eec:	3728      	adds	r7, #40	@ 0x28
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	40003800 	.word	0x40003800
 8003ef8:	40023800 	.word	0x40023800
 8003efc:	40022000 	.word	0x40022000
 8003f00:	40020400 	.word	0x40020400
 8003f04:	20000668 	.word	0x20000668
 8003f08:	40026070 	.word	0x40026070

08003f0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003f12:	4b11      	ldr	r3, [pc, #68]	@ (8003f58 <HAL_MspInit+0x4c>)
 8003f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f16:	4a10      	ldr	r2, [pc, #64]	@ (8003f58 <HAL_MspInit+0x4c>)
 8003f18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8003f58 <HAL_MspInit+0x4c>)
 8003f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f26:	607b      	str	r3, [r7, #4]
 8003f28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8003f58 <HAL_MspInit+0x4c>)
 8003f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f2e:	4a0a      	ldr	r2, [pc, #40]	@ (8003f58 <HAL_MspInit+0x4c>)
 8003f30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f34:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f36:	4b08      	ldr	r3, [pc, #32]	@ (8003f58 <HAL_MspInit+0x4c>)
 8003f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f3e:	603b      	str	r3, [r7, #0]
 8003f40:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003f42:	2200      	movs	r2, #0
 8003f44:	210f      	movs	r1, #15
 8003f46:	f06f 0001 	mvn.w	r0, #1
 8003f4a:	f000 fba4 	bl	8004696 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f4e:	bf00      	nop
 8003f50:	3708      	adds	r7, #8
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	40023800 	.word	0x40023800

08003f5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003f60:	bf00      	nop
 8003f62:	e7fd      	b.n	8003f60 <NMI_Handler+0x4>

08003f64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f68:	bf00      	nop
 8003f6a:	e7fd      	b.n	8003f68 <HardFault_Handler+0x4>

08003f6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f70:	bf00      	nop
 8003f72:	e7fd      	b.n	8003f70 <MemManage_Handler+0x4>

08003f74 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f74:	b480      	push	{r7}
 8003f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f78:	bf00      	nop
 8003f7a:	e7fd      	b.n	8003f78 <BusFault_Handler+0x4>

08003f7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f80:	bf00      	nop
 8003f82:	e7fd      	b.n	8003f80 <UsageFault_Handler+0x4>

08003f84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f84:	b480      	push	{r7}
 8003f86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f88:	bf00      	nop
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr

08003f92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f92:	b580      	push	{r7, lr}
 8003f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f96:	f000 fa5f 	bl	8004458 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003f9a:	f00f fa87 	bl	80134ac <xTaskGetSchedulerState>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d001      	beq.n	8003fa8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003fa4:	f010 f9d0 	bl	8014348 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003fa8:	bf00      	nop
 8003faa:	bd80      	pop	{r7, pc}

08003fac <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8003fb0:	4802      	ldr	r0, [pc, #8]	@ (8003fbc <RTC_WKUP_IRQHandler+0x10>)
 8003fb2:	f005 fae7 	bl	8009584 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8003fb6:	bf00      	nop
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	200004a0 	.word	0x200004a0

08003fc0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WKUP_Pin);
 8003fc4:	2001      	movs	r0, #1
 8003fc6:	f001 f99f 	bl	8005308 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003fca:	bf00      	nop
 8003fcc:	bd80      	pop	{r7, pc}

08003fce <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003fce:	b580      	push	{r7, lr}
 8003fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8003fd2:	2004      	movs	r0, #4
 8003fd4:	f001 f998 	bl	8005308 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003fd8:	bf00      	nop
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003fe0:	2010      	movs	r0, #16
 8003fe2:	f001 f991 	bl	8005308 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8003fe6:	bf00      	nop
 8003fe8:	bd80      	pop	{r7, pc}
	...

08003fec <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003ff0:	4802      	ldr	r0, [pc, #8]	@ (8003ffc <DMA1_Stream0_IRQHandler+0x10>)
 8003ff2:	f000 fd27 	bl	8004a44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003ff6:	bf00      	nop
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	200003c8 	.word	0x200003c8

08004000 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004004:	4802      	ldr	r0, [pc, #8]	@ (8004010 <DMA1_Stream4_IRQHandler+0x10>)
 8004006:	f000 fd1d 	bl	8004a44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800400a:	bf00      	nop
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	20000668 	.word	0x20000668

08004014 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8004018:	4802      	ldr	r0, [pc, #8]	@ (8004024 <DMA1_Stream6_IRQHandler+0x10>)
 800401a:	f000 fd13 	bl	8004a44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800401e:	bf00      	nop
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	20000428 	.word	0x20000428

08004028 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800402c:	4802      	ldr	r0, [pc, #8]	@ (8004038 <SPI2_IRQHandler+0x10>)
 800402e:	f007 fd81 	bl	800bb34 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8004032:	bf00      	nop
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	20000604 	.word	0x20000604

0800403c <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8004040:	4802      	ldr	r0, [pc, #8]	@ (800404c <SDMMC1_IRQHandler+0x10>)
 8004042:	f005 fd45 	bl	8009ad0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8004046:	bf00      	nop
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	200004c0 	.word	0x200004c0

08004050 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8004054:	4802      	ldr	r0, [pc, #8]	@ (8004060 <DMA2_Stream3_IRQHandler+0x10>)
 8004056:	f000 fcf5 	bl	8004a44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800405a:	bf00      	nop
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	20000544 	.word	0x20000544

08004064 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8004068:	4802      	ldr	r0, [pc, #8]	@ (8004074 <DMA2_Stream6_IRQHandler+0x10>)
 800406a:	f000 fceb 	bl	8004a44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800406e:	bf00      	nop
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	200005a4 	.word	0x200005a4

08004078 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004078:	b480      	push	{r7}
 800407a:	af00      	add	r7, sp, #0
  return 1;
 800407c:	2301      	movs	r3, #1
}
 800407e:	4618      	mov	r0, r3
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <_kill>:

int _kill(int pid, int sig)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004092:	f011 fc41 	bl	8015918 <__errno>
 8004096:	4603      	mov	r3, r0
 8004098:	2216      	movs	r2, #22
 800409a:	601a      	str	r2, [r3, #0]
  return -1;
 800409c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	3708      	adds	r7, #8
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}

080040a8 <_exit>:

void _exit (int status)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80040b0:	f04f 31ff 	mov.w	r1, #4294967295
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f7ff ffe7 	bl	8004088 <_kill>
  while (1) {}    /* Make sure we hang here */
 80040ba:	bf00      	nop
 80040bc:	e7fd      	b.n	80040ba <_exit+0x12>

080040be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80040be:	b580      	push	{r7, lr}
 80040c0:	b086      	sub	sp, #24
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	60f8      	str	r0, [r7, #12]
 80040c6:	60b9      	str	r1, [r7, #8]
 80040c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040ca:	2300      	movs	r3, #0
 80040cc:	617b      	str	r3, [r7, #20]
 80040ce:	e00a      	b.n	80040e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80040d0:	f3af 8000 	nop.w
 80040d4:	4601      	mov	r1, r0
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	1c5a      	adds	r2, r3, #1
 80040da:	60ba      	str	r2, [r7, #8]
 80040dc:	b2ca      	uxtb	r2, r1
 80040de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	3301      	adds	r3, #1
 80040e4:	617b      	str	r3, [r7, #20]
 80040e6:	697a      	ldr	r2, [r7, #20]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	dbf0      	blt.n	80040d0 <_read+0x12>
  }

  return len;
 80040ee:	687b      	ldr	r3, [r7, #4]
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3718      	adds	r7, #24
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004104:	2300      	movs	r3, #0
 8004106:	617b      	str	r3, [r7, #20]
 8004108:	e009      	b.n	800411e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	1c5a      	adds	r2, r3, #1
 800410e:	60ba      	str	r2, [r7, #8]
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	4618      	mov	r0, r3
 8004114:	f7fe ff12 	bl	8002f3c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	3301      	adds	r3, #1
 800411c:	617b      	str	r3, [r7, #20]
 800411e:	697a      	ldr	r2, [r7, #20]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	429a      	cmp	r2, r3
 8004124:	dbf1      	blt.n	800410a <_write+0x12>
  }
  return len;
 8004126:	687b      	ldr	r3, [r7, #4]
}
 8004128:	4618      	mov	r0, r3
 800412a:	3718      	adds	r7, #24
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <_close>:

int _close(int file)
{
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004138:	f04f 33ff 	mov.w	r3, #4294967295
}
 800413c:	4618      	mov	r0, r3
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004158:	605a      	str	r2, [r3, #4]
  return 0;
 800415a:	2300      	movs	r3, #0
}
 800415c:	4618      	mov	r0, r3
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <_isatty>:

int _isatty(int file)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004170:	2301      	movs	r3, #1
}
 8004172:	4618      	mov	r0, r3
 8004174:	370c      	adds	r7, #12
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr

0800417e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800417e:	b480      	push	{r7}
 8004180:	b085      	sub	sp, #20
 8004182:	af00      	add	r7, sp, #0
 8004184:	60f8      	str	r0, [r7, #12]
 8004186:	60b9      	str	r1, [r7, #8]
 8004188:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	3714      	adds	r7, #20
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr

08004198 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80041a0:	4a14      	ldr	r2, [pc, #80]	@ (80041f4 <_sbrk+0x5c>)
 80041a2:	4b15      	ldr	r3, [pc, #84]	@ (80041f8 <_sbrk+0x60>)
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80041ac:	4b13      	ldr	r3, [pc, #76]	@ (80041fc <_sbrk+0x64>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d102      	bne.n	80041ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80041b4:	4b11      	ldr	r3, [pc, #68]	@ (80041fc <_sbrk+0x64>)
 80041b6:	4a12      	ldr	r2, [pc, #72]	@ (8004200 <_sbrk+0x68>)
 80041b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80041ba:	4b10      	ldr	r3, [pc, #64]	@ (80041fc <_sbrk+0x64>)
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4413      	add	r3, r2
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d207      	bcs.n	80041d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80041c8:	f011 fba6 	bl	8015918 <__errno>
 80041cc:	4603      	mov	r3, r0
 80041ce:	220c      	movs	r2, #12
 80041d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80041d2:	f04f 33ff 	mov.w	r3, #4294967295
 80041d6:	e009      	b.n	80041ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80041d8:	4b08      	ldr	r3, [pc, #32]	@ (80041fc <_sbrk+0x64>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80041de:	4b07      	ldr	r3, [pc, #28]	@ (80041fc <_sbrk+0x64>)
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4413      	add	r3, r2
 80041e6:	4a05      	ldr	r2, [pc, #20]	@ (80041fc <_sbrk+0x64>)
 80041e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80041ea:	68fb      	ldr	r3, [r7, #12]
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3718      	adds	r7, #24
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	20050000 	.word	0x20050000
 80041f8:	00000800 	.word	0x00000800
 80041fc:	200006c8 	.word	0x200006c8
 8004200:	20011c38 	.word	0x20011c38

08004204 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004204:	b480      	push	{r7}
 8004206:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004208:	4b06      	ldr	r3, [pc, #24]	@ (8004224 <SystemInit+0x20>)
 800420a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800420e:	4a05      	ldr	r2, [pc, #20]	@ (8004224 <SystemInit+0x20>)
 8004210:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004214:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004218:	bf00      	nop
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	e000ed00 	.word	0xe000ed00

08004228 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800422c:	4b14      	ldr	r3, [pc, #80]	@ (8004280 <MX_USART1_UART_Init+0x58>)
 800422e:	4a15      	ldr	r2, [pc, #84]	@ (8004284 <MX_USART1_UART_Init+0x5c>)
 8004230:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004232:	4b13      	ldr	r3, [pc, #76]	@ (8004280 <MX_USART1_UART_Init+0x58>)
 8004234:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004238:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800423a:	4b11      	ldr	r3, [pc, #68]	@ (8004280 <MX_USART1_UART_Init+0x58>)
 800423c:	2200      	movs	r2, #0
 800423e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004240:	4b0f      	ldr	r3, [pc, #60]	@ (8004280 <MX_USART1_UART_Init+0x58>)
 8004242:	2200      	movs	r2, #0
 8004244:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004246:	4b0e      	ldr	r3, [pc, #56]	@ (8004280 <MX_USART1_UART_Init+0x58>)
 8004248:	2200      	movs	r2, #0
 800424a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800424c:	4b0c      	ldr	r3, [pc, #48]	@ (8004280 <MX_USART1_UART_Init+0x58>)
 800424e:	220c      	movs	r2, #12
 8004250:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004252:	4b0b      	ldr	r3, [pc, #44]	@ (8004280 <MX_USART1_UART_Init+0x58>)
 8004254:	2200      	movs	r2, #0
 8004256:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004258:	4b09      	ldr	r3, [pc, #36]	@ (8004280 <MX_USART1_UART_Init+0x58>)
 800425a:	2200      	movs	r2, #0
 800425c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800425e:	4b08      	ldr	r3, [pc, #32]	@ (8004280 <MX_USART1_UART_Init+0x58>)
 8004260:	2200      	movs	r2, #0
 8004262:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004264:	4b06      	ldr	r3, [pc, #24]	@ (8004280 <MX_USART1_UART_Init+0x58>)
 8004266:	2200      	movs	r2, #0
 8004268:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800426a:	4805      	ldr	r0, [pc, #20]	@ (8004280 <MX_USART1_UART_Init+0x58>)
 800426c:	f008 f914 	bl	800c498 <HAL_UART_Init>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d001      	beq.n	800427a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004276:	f7ff fb9f 	bl	80039b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800427a:	bf00      	nop
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	200006cc 	.word	0x200006cc
 8004284:	40011000 	.word	0x40011000

08004288 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b0ac      	sub	sp, #176	@ 0xb0
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004290:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004294:	2200      	movs	r2, #0
 8004296:	601a      	str	r2, [r3, #0]
 8004298:	605a      	str	r2, [r3, #4]
 800429a:	609a      	str	r2, [r3, #8]
 800429c:	60da      	str	r2, [r3, #12]
 800429e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80042a0:	f107 0318 	add.w	r3, r7, #24
 80042a4:	2284      	movs	r2, #132	@ 0x84
 80042a6:	2100      	movs	r1, #0
 80042a8:	4618      	mov	r0, r3
 80042aa:	f011 fad1 	bl	8015850 <memset>
  if(uartHandle->Instance==USART1)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a32      	ldr	r2, [pc, #200]	@ (800437c <HAL_UART_MspInit+0xf4>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d15c      	bne.n	8004372 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80042b8:	2340      	movs	r3, #64	@ 0x40
 80042ba:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80042bc:	2300      	movs	r3, #0
 80042be:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80042c0:	f107 0318 	add.w	r3, r7, #24
 80042c4:	4618      	mov	r0, r3
 80042c6:	f004 f99f 	bl	8008608 <HAL_RCCEx_PeriphCLKConfig>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d001      	beq.n	80042d4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80042d0:	f7ff fb72 	bl	80039b8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80042d4:	4b2a      	ldr	r3, [pc, #168]	@ (8004380 <HAL_UART_MspInit+0xf8>)
 80042d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042d8:	4a29      	ldr	r2, [pc, #164]	@ (8004380 <HAL_UART_MspInit+0xf8>)
 80042da:	f043 0310 	orr.w	r3, r3, #16
 80042de:	6453      	str	r3, [r2, #68]	@ 0x44
 80042e0:	4b27      	ldr	r3, [pc, #156]	@ (8004380 <HAL_UART_MspInit+0xf8>)
 80042e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042e4:	f003 0310 	and.w	r3, r3, #16
 80042e8:	617b      	str	r3, [r7, #20]
 80042ea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042ec:	4b24      	ldr	r3, [pc, #144]	@ (8004380 <HAL_UART_MspInit+0xf8>)
 80042ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f0:	4a23      	ldr	r2, [pc, #140]	@ (8004380 <HAL_UART_MspInit+0xf8>)
 80042f2:	f043 0302 	orr.w	r3, r3, #2
 80042f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80042f8:	4b21      	ldr	r3, [pc, #132]	@ (8004380 <HAL_UART_MspInit+0xf8>)
 80042fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fc:	f003 0302 	and.w	r3, r3, #2
 8004300:	613b      	str	r3, [r7, #16]
 8004302:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004304:	4b1e      	ldr	r3, [pc, #120]	@ (8004380 <HAL_UART_MspInit+0xf8>)
 8004306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004308:	4a1d      	ldr	r2, [pc, #116]	@ (8004380 <HAL_UART_MspInit+0xf8>)
 800430a:	f043 0301 	orr.w	r3, r3, #1
 800430e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004310:	4b1b      	ldr	r3, [pc, #108]	@ (8004380 <HAL_UART_MspInit+0xf8>)
 8004312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004314:	f003 0301 	and.w	r3, r3, #1
 8004318:	60fb      	str	r3, [r7, #12]
 800431a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800431c:	2380      	movs	r3, #128	@ 0x80
 800431e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004322:	2302      	movs	r3, #2
 8004324:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004328:	2300      	movs	r3, #0
 800432a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800432e:	2300      	movs	r3, #0
 8004330:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004334:	2307      	movs	r3, #7
 8004336:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800433a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800433e:	4619      	mov	r1, r3
 8004340:	4810      	ldr	r0, [pc, #64]	@ (8004384 <HAL_UART_MspInit+0xfc>)
 8004342:	f000 fe03 	bl	8004f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8004346:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800434a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800434e:	2302      	movs	r3, #2
 8004350:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004354:	2300      	movs	r3, #0
 8004356:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800435a:	2300      	movs	r3, #0
 800435c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004360:	2307      	movs	r3, #7
 8004362:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8004366:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800436a:	4619      	mov	r1, r3
 800436c:	4806      	ldr	r0, [pc, #24]	@ (8004388 <HAL_UART_MspInit+0x100>)
 800436e:	f000 fded 	bl	8004f4c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004372:	bf00      	nop
 8004374:	37b0      	adds	r7, #176	@ 0xb0
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	40011000 	.word	0x40011000
 8004380:	40023800 	.word	0x40023800
 8004384:	40020400 	.word	0x40020400
 8004388:	40020000 	.word	0x40020000

0800438c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800438c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80043c4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004390:	f7ff ff38 	bl	8004204 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004394:	480c      	ldr	r0, [pc, #48]	@ (80043c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004396:	490d      	ldr	r1, [pc, #52]	@ (80043cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004398:	4a0d      	ldr	r2, [pc, #52]	@ (80043d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800439a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800439c:	e002      	b.n	80043a4 <LoopCopyDataInit>

0800439e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800439e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80043a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80043a2:	3304      	adds	r3, #4

080043a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80043a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80043a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80043a8:	d3f9      	bcc.n	800439e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80043aa:	4a0a      	ldr	r2, [pc, #40]	@ (80043d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80043ac:	4c0a      	ldr	r4, [pc, #40]	@ (80043d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80043ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80043b0:	e001      	b.n	80043b6 <LoopFillZerobss>

080043b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80043b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80043b4:	3204      	adds	r2, #4

080043b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80043b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80043b8:	d3fb      	bcc.n	80043b2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80043ba:	f011 fab3 	bl	8015924 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80043be:	f7ff f94b 	bl	8003658 <main>
  bx  lr    
 80043c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80043c4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80043c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80043cc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80043d0:	08018050 	.word	0x08018050
  ldr r2, =_sbss
 80043d4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80043d8:	20011c38 	.word	0x20011c38

080043dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80043dc:	e7fe      	b.n	80043dc <ADC_IRQHandler>

080043de <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043de:	b580      	push	{r7, lr}
 80043e0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043e2:	2003      	movs	r0, #3
 80043e4:	f000 f94c 	bl	8004680 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80043e8:	200f      	movs	r0, #15
 80043ea:	f000 f805 	bl	80043f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80043ee:	f7ff fd8d 	bl	8003f0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004400:	4b12      	ldr	r3, [pc, #72]	@ (800444c <HAL_InitTick+0x54>)
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	4b12      	ldr	r3, [pc, #72]	@ (8004450 <HAL_InitTick+0x58>)
 8004406:	781b      	ldrb	r3, [r3, #0]
 8004408:	4619      	mov	r1, r3
 800440a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800440e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004412:	fbb2 f3f3 	udiv	r3, r2, r3
 8004416:	4618      	mov	r0, r3
 8004418:	f000 f967 	bl	80046ea <HAL_SYSTICK_Config>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e00e      	b.n	8004444 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2b0f      	cmp	r3, #15
 800442a:	d80a      	bhi.n	8004442 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800442c:	2200      	movs	r2, #0
 800442e:	6879      	ldr	r1, [r7, #4]
 8004430:	f04f 30ff 	mov.w	r0, #4294967295
 8004434:	f000 f92f 	bl	8004696 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004438:	4a06      	ldr	r2, [pc, #24]	@ (8004454 <HAL_InitTick+0x5c>)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800443e:	2300      	movs	r3, #0
 8004440:	e000      	b.n	8004444 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
}
 8004444:	4618      	mov	r0, r3
 8004446:	3708      	adds	r7, #8
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	20000004 	.word	0x20000004
 8004450:	2000000c 	.word	0x2000000c
 8004454:	20000008 	.word	0x20000008

08004458 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004458:	b480      	push	{r7}
 800445a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800445c:	4b06      	ldr	r3, [pc, #24]	@ (8004478 <HAL_IncTick+0x20>)
 800445e:	781b      	ldrb	r3, [r3, #0]
 8004460:	461a      	mov	r2, r3
 8004462:	4b06      	ldr	r3, [pc, #24]	@ (800447c <HAL_IncTick+0x24>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4413      	add	r3, r2
 8004468:	4a04      	ldr	r2, [pc, #16]	@ (800447c <HAL_IncTick+0x24>)
 800446a:	6013      	str	r3, [r2, #0]
}
 800446c:	bf00      	nop
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop
 8004478:	2000000c 	.word	0x2000000c
 800447c:	20000754 	.word	0x20000754

08004480 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004480:	b480      	push	{r7}
 8004482:	af00      	add	r7, sp, #0
  return uwTick;
 8004484:	4b03      	ldr	r3, [pc, #12]	@ (8004494 <HAL_GetTick+0x14>)
 8004486:	681b      	ldr	r3, [r3, #0]
}
 8004488:	4618      	mov	r0, r3
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop
 8004494:	20000754 	.word	0x20000754

08004498 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b084      	sub	sp, #16
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80044a0:	f7ff ffee 	bl	8004480 <HAL_GetTick>
 80044a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b0:	d005      	beq.n	80044be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80044b2:	4b0a      	ldr	r3, [pc, #40]	@ (80044dc <HAL_Delay+0x44>)
 80044b4:	781b      	ldrb	r3, [r3, #0]
 80044b6:	461a      	mov	r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	4413      	add	r3, r2
 80044bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80044be:	bf00      	nop
 80044c0:	f7ff ffde 	bl	8004480 <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d8f7      	bhi.n	80044c0 <HAL_Delay+0x28>
  {
  }
}
 80044d0:	bf00      	nop
 80044d2:	bf00      	nop
 80044d4:	3710      	adds	r7, #16
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	2000000c 	.word	0x2000000c

080044e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f003 0307 	and.w	r3, r3, #7
 80044ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004520 <__NVIC_SetPriorityGrouping+0x40>)
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044f6:	68ba      	ldr	r2, [r7, #8]
 80044f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80044fc:	4013      	ands	r3, r2
 80044fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004508:	4b06      	ldr	r3, [pc, #24]	@ (8004524 <__NVIC_SetPriorityGrouping+0x44>)
 800450a:	4313      	orrs	r3, r2
 800450c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800450e:	4a04      	ldr	r2, [pc, #16]	@ (8004520 <__NVIC_SetPriorityGrouping+0x40>)
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	60d3      	str	r3, [r2, #12]
}
 8004514:	bf00      	nop
 8004516:	3714      	adds	r7, #20
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr
 8004520:	e000ed00 	.word	0xe000ed00
 8004524:	05fa0000 	.word	0x05fa0000

08004528 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004528:	b480      	push	{r7}
 800452a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800452c:	4b04      	ldr	r3, [pc, #16]	@ (8004540 <__NVIC_GetPriorityGrouping+0x18>)
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	0a1b      	lsrs	r3, r3, #8
 8004532:	f003 0307 	and.w	r3, r3, #7
}
 8004536:	4618      	mov	r0, r3
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr
 8004540:	e000ed00 	.word	0xe000ed00

08004544 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	4603      	mov	r3, r0
 800454c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800454e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004552:	2b00      	cmp	r3, #0
 8004554:	db0b      	blt.n	800456e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004556:	79fb      	ldrb	r3, [r7, #7]
 8004558:	f003 021f 	and.w	r2, r3, #31
 800455c:	4907      	ldr	r1, [pc, #28]	@ (800457c <__NVIC_EnableIRQ+0x38>)
 800455e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004562:	095b      	lsrs	r3, r3, #5
 8004564:	2001      	movs	r0, #1
 8004566:	fa00 f202 	lsl.w	r2, r0, r2
 800456a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800456e:	bf00      	nop
 8004570:	370c      	adds	r7, #12
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	e000e100 	.word	0xe000e100

08004580 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004580:	b480      	push	{r7}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	4603      	mov	r3, r0
 8004588:	6039      	str	r1, [r7, #0]
 800458a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800458c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004590:	2b00      	cmp	r3, #0
 8004592:	db0a      	blt.n	80045aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	b2da      	uxtb	r2, r3
 8004598:	490c      	ldr	r1, [pc, #48]	@ (80045cc <__NVIC_SetPriority+0x4c>)
 800459a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800459e:	0112      	lsls	r2, r2, #4
 80045a0:	b2d2      	uxtb	r2, r2
 80045a2:	440b      	add	r3, r1
 80045a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045a8:	e00a      	b.n	80045c0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	b2da      	uxtb	r2, r3
 80045ae:	4908      	ldr	r1, [pc, #32]	@ (80045d0 <__NVIC_SetPriority+0x50>)
 80045b0:	79fb      	ldrb	r3, [r7, #7]
 80045b2:	f003 030f 	and.w	r3, r3, #15
 80045b6:	3b04      	subs	r3, #4
 80045b8:	0112      	lsls	r2, r2, #4
 80045ba:	b2d2      	uxtb	r2, r2
 80045bc:	440b      	add	r3, r1
 80045be:	761a      	strb	r2, [r3, #24]
}
 80045c0:	bf00      	nop
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	e000e100 	.word	0xe000e100
 80045d0:	e000ed00 	.word	0xe000ed00

080045d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b089      	sub	sp, #36	@ 0x24
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f003 0307 	and.w	r3, r3, #7
 80045e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	f1c3 0307 	rsb	r3, r3, #7
 80045ee:	2b04      	cmp	r3, #4
 80045f0:	bf28      	it	cs
 80045f2:	2304      	movcs	r3, #4
 80045f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	3304      	adds	r3, #4
 80045fa:	2b06      	cmp	r3, #6
 80045fc:	d902      	bls.n	8004604 <NVIC_EncodePriority+0x30>
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	3b03      	subs	r3, #3
 8004602:	e000      	b.n	8004606 <NVIC_EncodePriority+0x32>
 8004604:	2300      	movs	r3, #0
 8004606:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004608:	f04f 32ff 	mov.w	r2, #4294967295
 800460c:	69bb      	ldr	r3, [r7, #24]
 800460e:	fa02 f303 	lsl.w	r3, r2, r3
 8004612:	43da      	mvns	r2, r3
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	401a      	ands	r2, r3
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800461c:	f04f 31ff 	mov.w	r1, #4294967295
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	fa01 f303 	lsl.w	r3, r1, r3
 8004626:	43d9      	mvns	r1, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800462c:	4313      	orrs	r3, r2
         );
}
 800462e:	4618      	mov	r0, r3
 8004630:	3724      	adds	r7, #36	@ 0x24
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
	...

0800463c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	3b01      	subs	r3, #1
 8004648:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800464c:	d301      	bcc.n	8004652 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800464e:	2301      	movs	r3, #1
 8004650:	e00f      	b.n	8004672 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004652:	4a0a      	ldr	r2, [pc, #40]	@ (800467c <SysTick_Config+0x40>)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	3b01      	subs	r3, #1
 8004658:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800465a:	210f      	movs	r1, #15
 800465c:	f04f 30ff 	mov.w	r0, #4294967295
 8004660:	f7ff ff8e 	bl	8004580 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004664:	4b05      	ldr	r3, [pc, #20]	@ (800467c <SysTick_Config+0x40>)
 8004666:	2200      	movs	r2, #0
 8004668:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800466a:	4b04      	ldr	r3, [pc, #16]	@ (800467c <SysTick_Config+0x40>)
 800466c:	2207      	movs	r2, #7
 800466e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	3708      	adds	r7, #8
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	e000e010 	.word	0xe000e010

08004680 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f7ff ff29 	bl	80044e0 <__NVIC_SetPriorityGrouping>
}
 800468e:	bf00      	nop
 8004690:	3708      	adds	r7, #8
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}

08004696 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004696:	b580      	push	{r7, lr}
 8004698:	b086      	sub	sp, #24
 800469a:	af00      	add	r7, sp, #0
 800469c:	4603      	mov	r3, r0
 800469e:	60b9      	str	r1, [r7, #8]
 80046a0:	607a      	str	r2, [r7, #4]
 80046a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80046a4:	2300      	movs	r3, #0
 80046a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80046a8:	f7ff ff3e 	bl	8004528 <__NVIC_GetPriorityGrouping>
 80046ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	68b9      	ldr	r1, [r7, #8]
 80046b2:	6978      	ldr	r0, [r7, #20]
 80046b4:	f7ff ff8e 	bl	80045d4 <NVIC_EncodePriority>
 80046b8:	4602      	mov	r2, r0
 80046ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046be:	4611      	mov	r1, r2
 80046c0:	4618      	mov	r0, r3
 80046c2:	f7ff ff5d 	bl	8004580 <__NVIC_SetPriority>
}
 80046c6:	bf00      	nop
 80046c8:	3718      	adds	r7, #24
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}

080046ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046ce:	b580      	push	{r7, lr}
 80046d0:	b082      	sub	sp, #8
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	4603      	mov	r3, r0
 80046d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046dc:	4618      	mov	r0, r3
 80046de:	f7ff ff31 	bl	8004544 <__NVIC_EnableIRQ>
}
 80046e2:	bf00      	nop
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}

080046ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046ea:	b580      	push	{r7, lr}
 80046ec:	b082      	sub	sp, #8
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f7ff ffa2 	bl	800463c <SysTick_Config>
 80046f8:	4603      	mov	r3, r0
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3708      	adds	r7, #8
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}
	...

08004704 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800470c:	2300      	movs	r3, #0
 800470e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004710:	f7ff feb6 	bl	8004480 <HAL_GetTick>
 8004714:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d101      	bne.n	8004720 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	e099      	b.n	8004854 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2202      	movs	r2, #2
 8004724:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2200      	movs	r2, #0
 800472c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f022 0201 	bic.w	r2, r2, #1
 800473e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004740:	e00f      	b.n	8004762 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004742:	f7ff fe9d 	bl	8004480 <HAL_GetTick>
 8004746:	4602      	mov	r2, r0
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	2b05      	cmp	r3, #5
 800474e:	d908      	bls.n	8004762 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2220      	movs	r2, #32
 8004754:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2203      	movs	r2, #3
 800475a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	e078      	b.n	8004854 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0301 	and.w	r3, r3, #1
 800476c:	2b00      	cmp	r3, #0
 800476e:	d1e8      	bne.n	8004742 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004778:	697a      	ldr	r2, [r7, #20]
 800477a:	4b38      	ldr	r3, [pc, #224]	@ (800485c <HAL_DMA_Init+0x158>)
 800477c:	4013      	ands	r3, r2
 800477e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	685a      	ldr	r2, [r3, #4]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800478e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	691b      	ldr	r3, [r3, #16]
 8004794:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800479a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	699b      	ldr	r3, [r3, #24]
 80047a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6a1b      	ldr	r3, [r3, #32]
 80047ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80047ae:	697a      	ldr	r2, [r7, #20]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b8:	2b04      	cmp	r3, #4
 80047ba:	d107      	bne.n	80047cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c4:	4313      	orrs	r3, r2
 80047c6:	697a      	ldr	r2, [r7, #20]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	697a      	ldr	r2, [r7, #20]
 80047d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	f023 0307 	bic.w	r3, r3, #7
 80047e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f2:	2b04      	cmp	r3, #4
 80047f4:	d117      	bne.n	8004826 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047fa:	697a      	ldr	r2, [r7, #20]
 80047fc:	4313      	orrs	r3, r2
 80047fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00e      	beq.n	8004826 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f000 fb23 	bl	8004e54 <DMA_CheckFifoParam>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d008      	beq.n	8004826 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2240      	movs	r2, #64	@ 0x40
 8004818:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004822:	2301      	movs	r3, #1
 8004824:	e016      	b.n	8004854 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	697a      	ldr	r2, [r7, #20]
 800482c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 fada 	bl	8004de8 <DMA_CalcBaseAndBitshift>
 8004834:	4603      	mov	r3, r0
 8004836:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800483c:	223f      	movs	r2, #63	@ 0x3f
 800483e:	409a      	lsls	r2, r3
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2201      	movs	r2, #1
 800484e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004852:	2300      	movs	r3, #0
}
 8004854:	4618      	mov	r0, r3
 8004856:	3718      	adds	r7, #24
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	f010803f 	.word	0xf010803f

08004860 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b086      	sub	sp, #24
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	607a      	str	r2, [r7, #4]
 800486c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800486e:	2300      	movs	r3, #0
 8004870:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004876:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800487e:	2b01      	cmp	r3, #1
 8004880:	d101      	bne.n	8004886 <HAL_DMA_Start_IT+0x26>
 8004882:	2302      	movs	r3, #2
 8004884:	e048      	b.n	8004918 <HAL_DMA_Start_IT+0xb8>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2201      	movs	r2, #1
 800488a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004894:	b2db      	uxtb	r3, r3
 8004896:	2b01      	cmp	r3, #1
 8004898:	d137      	bne.n	800490a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2202      	movs	r2, #2
 800489e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2200      	movs	r2, #0
 80048a6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	687a      	ldr	r2, [r7, #4]
 80048ac:	68b9      	ldr	r1, [r7, #8]
 80048ae:	68f8      	ldr	r0, [r7, #12]
 80048b0:	f000 fa6c 	bl	8004d8c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048b8:	223f      	movs	r2, #63	@ 0x3f
 80048ba:	409a      	lsls	r2, r3
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 0216 	orr.w	r2, r2, #22
 80048ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	695a      	ldr	r2, [r3, #20]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80048de:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d007      	beq.n	80048f8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f042 0208 	orr.w	r2, r2, #8
 80048f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f042 0201 	orr.w	r2, r2, #1
 8004906:	601a      	str	r2, [r3, #0]
 8004908:	e005      	b.n	8004916 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004912:	2302      	movs	r3, #2
 8004914:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004916:	7dfb      	ldrb	r3, [r7, #23]
}
 8004918:	4618      	mov	r0, r3
 800491a:	3718      	adds	r7, #24
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}

08004920 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b084      	sub	sp, #16
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800492c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800492e:	f7ff fda7 	bl	8004480 <HAL_GetTick>
 8004932:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800493a:	b2db      	uxtb	r3, r3
 800493c:	2b02      	cmp	r3, #2
 800493e:	d008      	beq.n	8004952 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2280      	movs	r2, #128	@ 0x80
 8004944:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e052      	b.n	80049f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f022 0216 	bic.w	r2, r2, #22
 8004960:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	695a      	ldr	r2, [r3, #20]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004970:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004976:	2b00      	cmp	r3, #0
 8004978:	d103      	bne.n	8004982 <HAL_DMA_Abort+0x62>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800497e:	2b00      	cmp	r3, #0
 8004980:	d007      	beq.n	8004992 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f022 0208 	bic.w	r2, r2, #8
 8004990:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f022 0201 	bic.w	r2, r2, #1
 80049a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80049a2:	e013      	b.n	80049cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80049a4:	f7ff fd6c 	bl	8004480 <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	2b05      	cmp	r3, #5
 80049b0:	d90c      	bls.n	80049cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2220      	movs	r2, #32
 80049b6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2203      	movs	r2, #3
 80049bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2200      	movs	r2, #0
 80049c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80049c8:	2303      	movs	r3, #3
 80049ca:	e015      	b.n	80049f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1e4      	bne.n	80049a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049de:	223f      	movs	r2, #63	@ 0x3f
 80049e0:	409a      	lsls	r2, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2201      	movs	r2, #1
 80049ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80049f6:	2300      	movs	r3, #0
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3710      	adds	r7, #16
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d004      	beq.n	8004a1e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2280      	movs	r2, #128	@ 0x80
 8004a18:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e00c      	b.n	8004a38 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2205      	movs	r2, #5
 8004a22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 0201 	bic.w	r2, r2, #1
 8004a34:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004a36:	2300      	movs	r3, #0
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b086      	sub	sp, #24
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8004a50:	4b8e      	ldr	r3, [pc, #568]	@ (8004c8c <HAL_DMA_IRQHandler+0x248>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a8e      	ldr	r2, [pc, #568]	@ (8004c90 <HAL_DMA_IRQHandler+0x24c>)
 8004a56:	fba2 2303 	umull	r2, r3, r2, r3
 8004a5a:	0a9b      	lsrs	r3, r3, #10
 8004a5c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a62:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a6e:	2208      	movs	r2, #8
 8004a70:	409a      	lsls	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	4013      	ands	r3, r2
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d01a      	beq.n	8004ab0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0304 	and.w	r3, r3, #4
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d013      	beq.n	8004ab0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f022 0204 	bic.w	r2, r2, #4
 8004a96:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a9c:	2208      	movs	r2, #8
 8004a9e:	409a      	lsls	r2, r3
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aa8:	f043 0201 	orr.w	r2, r3, #1
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	409a      	lsls	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	4013      	ands	r3, r2
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d012      	beq.n	8004ae6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	695b      	ldr	r3, [r3, #20]
 8004ac6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00b      	beq.n	8004ae6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	409a      	lsls	r2, r3
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ade:	f043 0202 	orr.w	r2, r3, #2
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aea:	2204      	movs	r2, #4
 8004aec:	409a      	lsls	r2, r3
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	4013      	ands	r3, r2
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d012      	beq.n	8004b1c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0302 	and.w	r3, r3, #2
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d00b      	beq.n	8004b1c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b08:	2204      	movs	r2, #4
 8004b0a:	409a      	lsls	r2, r3
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b14:	f043 0204 	orr.w	r2, r3, #4
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b20:	2210      	movs	r2, #16
 8004b22:	409a      	lsls	r2, r3
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	4013      	ands	r3, r2
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d043      	beq.n	8004bb4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0308 	and.w	r3, r3, #8
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d03c      	beq.n	8004bb4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b3e:	2210      	movs	r2, #16
 8004b40:	409a      	lsls	r2, r3
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d018      	beq.n	8004b86 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d108      	bne.n	8004b74 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d024      	beq.n	8004bb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	4798      	blx	r3
 8004b72:	e01f      	b.n	8004bb4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d01b      	beq.n	8004bb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	4798      	blx	r3
 8004b84:	e016      	b.n	8004bb4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d107      	bne.n	8004ba4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f022 0208 	bic.w	r2, r2, #8
 8004ba2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d003      	beq.n	8004bb4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bb8:	2220      	movs	r2, #32
 8004bba:	409a      	lsls	r2, r3
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	f000 808f 	beq.w	8004ce4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0310 	and.w	r3, r3, #16
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	f000 8087 	beq.w	8004ce4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bda:	2220      	movs	r2, #32
 8004bdc:	409a      	lsls	r2, r3
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	2b05      	cmp	r3, #5
 8004bec:	d136      	bne.n	8004c5c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f022 0216 	bic.w	r2, r2, #22
 8004bfc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	695a      	ldr	r2, [r3, #20]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004c0c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d103      	bne.n	8004c1e <HAL_DMA_IRQHandler+0x1da>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d007      	beq.n	8004c2e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f022 0208 	bic.w	r2, r2, #8
 8004c2c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c32:	223f      	movs	r2, #63	@ 0x3f
 8004c34:	409a      	lsls	r2, r3
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d07e      	beq.n	8004d50 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	4798      	blx	r3
        }
        return;
 8004c5a:	e079      	b.n	8004d50 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d01d      	beq.n	8004ca6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d10d      	bne.n	8004c94 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d031      	beq.n	8004ce4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	4798      	blx	r3
 8004c88:	e02c      	b.n	8004ce4 <HAL_DMA_IRQHandler+0x2a0>
 8004c8a:	bf00      	nop
 8004c8c:	20000004 	.word	0x20000004
 8004c90:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d023      	beq.n	8004ce4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	4798      	blx	r3
 8004ca4:	e01e      	b.n	8004ce4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d10f      	bne.n	8004cd4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f022 0210 	bic.w	r2, r2, #16
 8004cc2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d003      	beq.n	8004ce4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d032      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cf0:	f003 0301 	and.w	r3, r3, #1
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d022      	beq.n	8004d3e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2205      	movs	r2, #5
 8004cfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f022 0201 	bic.w	r2, r2, #1
 8004d0e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	3301      	adds	r3, #1
 8004d14:	60bb      	str	r3, [r7, #8]
 8004d16:	697a      	ldr	r2, [r7, #20]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d307      	bcc.n	8004d2c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 0301 	and.w	r3, r3, #1
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d1f2      	bne.n	8004d10 <HAL_DMA_IRQHandler+0x2cc>
 8004d2a:	e000      	b.n	8004d2e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004d2c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2201      	movs	r2, #1
 8004d32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d005      	beq.n	8004d52 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	4798      	blx	r3
 8004d4e:	e000      	b.n	8004d52 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004d50:	bf00      	nop
    }
  }
}
 8004d52:	3718      	adds	r7, #24
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}

08004d58 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b083      	sub	sp, #12
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004d66:	b2db      	uxtb	r3, r3
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b085      	sub	sp, #20
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
 8004d98:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004da8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	683a      	ldr	r2, [r7, #0]
 8004db0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	2b40      	cmp	r3, #64	@ 0x40
 8004db8:	d108      	bne.n	8004dcc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	68ba      	ldr	r2, [r7, #8]
 8004dc8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004dca:	e007      	b.n	8004ddc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	60da      	str	r2, [r3, #12]
}
 8004ddc:	bf00      	nop
 8004dde:	3714      	adds	r7, #20
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr

08004de8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b085      	sub	sp, #20
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	3b10      	subs	r3, #16
 8004df8:	4a13      	ldr	r2, [pc, #76]	@ (8004e48 <DMA_CalcBaseAndBitshift+0x60>)
 8004dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8004dfe:	091b      	lsrs	r3, r3, #4
 8004e00:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004e02:	4a12      	ldr	r2, [pc, #72]	@ (8004e4c <DMA_CalcBaseAndBitshift+0x64>)
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	4413      	add	r3, r2
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2b03      	cmp	r3, #3
 8004e14:	d908      	bls.n	8004e28 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e50 <DMA_CalcBaseAndBitshift+0x68>)
 8004e1e:	4013      	ands	r3, r2
 8004e20:	1d1a      	adds	r2, r3, #4
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	659a      	str	r2, [r3, #88]	@ 0x58
 8004e26:	e006      	b.n	8004e36 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	4b08      	ldr	r3, [pc, #32]	@ (8004e50 <DMA_CalcBaseAndBitshift+0x68>)
 8004e30:	4013      	ands	r3, r2
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3714      	adds	r7, #20
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	aaaaaaab 	.word	0xaaaaaaab
 8004e4c:	08017c34 	.word	0x08017c34
 8004e50:	fffffc00 	.word	0xfffffc00

08004e54 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b085      	sub	sp, #20
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e64:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	699b      	ldr	r3, [r3, #24]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d11f      	bne.n	8004eae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	2b03      	cmp	r3, #3
 8004e72:	d856      	bhi.n	8004f22 <DMA_CheckFifoParam+0xce>
 8004e74:	a201      	add	r2, pc, #4	@ (adr r2, 8004e7c <DMA_CheckFifoParam+0x28>)
 8004e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e7a:	bf00      	nop
 8004e7c:	08004e8d 	.word	0x08004e8d
 8004e80:	08004e9f 	.word	0x08004e9f
 8004e84:	08004e8d 	.word	0x08004e8d
 8004e88:	08004f23 	.word	0x08004f23
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d046      	beq.n	8004f26 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e9c:	e043      	b.n	8004f26 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004ea6:	d140      	bne.n	8004f2a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004eac:	e03d      	b.n	8004f2a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	699b      	ldr	r3, [r3, #24]
 8004eb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004eb6:	d121      	bne.n	8004efc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	2b03      	cmp	r3, #3
 8004ebc:	d837      	bhi.n	8004f2e <DMA_CheckFifoParam+0xda>
 8004ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8004ec4 <DMA_CheckFifoParam+0x70>)
 8004ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec4:	08004ed5 	.word	0x08004ed5
 8004ec8:	08004edb 	.word	0x08004edb
 8004ecc:	08004ed5 	.word	0x08004ed5
 8004ed0:	08004eed 	.word	0x08004eed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ed8:	e030      	b.n	8004f3c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ede:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d025      	beq.n	8004f32 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004eea:	e022      	b.n	8004f32 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004ef4:	d11f      	bne.n	8004f36 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004efa:	e01c      	b.n	8004f36 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	2b02      	cmp	r3, #2
 8004f00:	d903      	bls.n	8004f0a <DMA_CheckFifoParam+0xb6>
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	2b03      	cmp	r3, #3
 8004f06:	d003      	beq.n	8004f10 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004f08:	e018      	b.n	8004f3c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	73fb      	strb	r3, [r7, #15]
      break;
 8004f0e:	e015      	b.n	8004f3c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00e      	beq.n	8004f3a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f20:	e00b      	b.n	8004f3a <DMA_CheckFifoParam+0xe6>
      break;
 8004f22:	bf00      	nop
 8004f24:	e00a      	b.n	8004f3c <DMA_CheckFifoParam+0xe8>
      break;
 8004f26:	bf00      	nop
 8004f28:	e008      	b.n	8004f3c <DMA_CheckFifoParam+0xe8>
      break;
 8004f2a:	bf00      	nop
 8004f2c:	e006      	b.n	8004f3c <DMA_CheckFifoParam+0xe8>
      break;
 8004f2e:	bf00      	nop
 8004f30:	e004      	b.n	8004f3c <DMA_CheckFifoParam+0xe8>
      break;
 8004f32:	bf00      	nop
 8004f34:	e002      	b.n	8004f3c <DMA_CheckFifoParam+0xe8>
      break;   
 8004f36:	bf00      	nop
 8004f38:	e000      	b.n	8004f3c <DMA_CheckFifoParam+0xe8>
      break;
 8004f3a:	bf00      	nop
    }
  } 
  
  return status; 
 8004f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3714      	adds	r7, #20
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop

08004f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b089      	sub	sp, #36	@ 0x24
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004f56:	2300      	movs	r3, #0
 8004f58:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004f62:	2300      	movs	r3, #0
 8004f64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8004f66:	2300      	movs	r3, #0
 8004f68:	61fb      	str	r3, [r7, #28]
 8004f6a:	e175      	b.n	8005258 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	fa02 f303 	lsl.w	r3, r2, r3
 8004f74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	697a      	ldr	r2, [r7, #20]
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004f80:	693a      	ldr	r2, [r7, #16]
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	f040 8164 	bne.w	8005252 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	f003 0303 	and.w	r3, r3, #3
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d005      	beq.n	8004fa2 <HAL_GPIO_Init+0x56>
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	f003 0303 	and.w	r3, r3, #3
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d130      	bne.n	8005004 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	2203      	movs	r2, #3
 8004fae:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb2:	43db      	mvns	r3, r3
 8004fb4:	69ba      	ldr	r2, [r7, #24]
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	68da      	ldr	r2, [r3, #12]
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	005b      	lsls	r3, r3, #1
 8004fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc6:	69ba      	ldr	r2, [r7, #24]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	69ba      	ldr	r2, [r7, #24]
 8004fd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004fd8:	2201      	movs	r2, #1
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe0:	43db      	mvns	r3, r3
 8004fe2:	69ba      	ldr	r2, [r7, #24]
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	091b      	lsrs	r3, r3, #4
 8004fee:	f003 0201 	and.w	r2, r3, #1
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff8:	69ba      	ldr	r2, [r7, #24]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	69ba      	ldr	r2, [r7, #24]
 8005002:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f003 0303 	and.w	r3, r3, #3
 800500c:	2b03      	cmp	r3, #3
 800500e:	d017      	beq.n	8005040 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	005b      	lsls	r3, r3, #1
 800501a:	2203      	movs	r2, #3
 800501c:	fa02 f303 	lsl.w	r3, r2, r3
 8005020:	43db      	mvns	r3, r3
 8005022:	69ba      	ldr	r2, [r7, #24]
 8005024:	4013      	ands	r3, r2
 8005026:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	689a      	ldr	r2, [r3, #8]
 800502c:	69fb      	ldr	r3, [r7, #28]
 800502e:	005b      	lsls	r3, r3, #1
 8005030:	fa02 f303 	lsl.w	r3, r2, r3
 8005034:	69ba      	ldr	r2, [r7, #24]
 8005036:	4313      	orrs	r3, r2
 8005038:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	69ba      	ldr	r2, [r7, #24]
 800503e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	f003 0303 	and.w	r3, r3, #3
 8005048:	2b02      	cmp	r3, #2
 800504a:	d123      	bne.n	8005094 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	08da      	lsrs	r2, r3, #3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	3208      	adds	r2, #8
 8005054:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005058:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	f003 0307 	and.w	r3, r3, #7
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	220f      	movs	r2, #15
 8005064:	fa02 f303 	lsl.w	r3, r2, r3
 8005068:	43db      	mvns	r3, r3
 800506a:	69ba      	ldr	r2, [r7, #24]
 800506c:	4013      	ands	r3, r2
 800506e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	691a      	ldr	r2, [r3, #16]
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	f003 0307 	and.w	r3, r3, #7
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	fa02 f303 	lsl.w	r3, r2, r3
 8005080:	69ba      	ldr	r2, [r7, #24]
 8005082:	4313      	orrs	r3, r2
 8005084:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	08da      	lsrs	r2, r3, #3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	3208      	adds	r2, #8
 800508e:	69b9      	ldr	r1, [r7, #24]
 8005090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800509a:	69fb      	ldr	r3, [r7, #28]
 800509c:	005b      	lsls	r3, r3, #1
 800509e:	2203      	movs	r2, #3
 80050a0:	fa02 f303 	lsl.w	r3, r2, r3
 80050a4:	43db      	mvns	r3, r3
 80050a6:	69ba      	ldr	r2, [r7, #24]
 80050a8:	4013      	ands	r3, r2
 80050aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	f003 0203 	and.w	r2, r3, #3
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	005b      	lsls	r3, r3, #1
 80050b8:	fa02 f303 	lsl.w	r3, r2, r3
 80050bc:	69ba      	ldr	r2, [r7, #24]
 80050be:	4313      	orrs	r3, r2
 80050c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	69ba      	ldr	r2, [r7, #24]
 80050c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	f000 80be 	beq.w	8005252 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050d6:	4b66      	ldr	r3, [pc, #408]	@ (8005270 <HAL_GPIO_Init+0x324>)
 80050d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050da:	4a65      	ldr	r2, [pc, #404]	@ (8005270 <HAL_GPIO_Init+0x324>)
 80050dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80050e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80050e2:	4b63      	ldr	r3, [pc, #396]	@ (8005270 <HAL_GPIO_Init+0x324>)
 80050e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050ea:	60fb      	str	r3, [r7, #12]
 80050ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80050ee:	4a61      	ldr	r2, [pc, #388]	@ (8005274 <HAL_GPIO_Init+0x328>)
 80050f0:	69fb      	ldr	r3, [r7, #28]
 80050f2:	089b      	lsrs	r3, r3, #2
 80050f4:	3302      	adds	r3, #2
 80050f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	f003 0303 	and.w	r3, r3, #3
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	220f      	movs	r2, #15
 8005106:	fa02 f303 	lsl.w	r3, r2, r3
 800510a:	43db      	mvns	r3, r3
 800510c:	69ba      	ldr	r2, [r7, #24]
 800510e:	4013      	ands	r3, r2
 8005110:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a58      	ldr	r2, [pc, #352]	@ (8005278 <HAL_GPIO_Init+0x32c>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d037      	beq.n	800518a <HAL_GPIO_Init+0x23e>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a57      	ldr	r2, [pc, #348]	@ (800527c <HAL_GPIO_Init+0x330>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d031      	beq.n	8005186 <HAL_GPIO_Init+0x23a>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	4a56      	ldr	r2, [pc, #344]	@ (8005280 <HAL_GPIO_Init+0x334>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d02b      	beq.n	8005182 <HAL_GPIO_Init+0x236>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	4a55      	ldr	r2, [pc, #340]	@ (8005284 <HAL_GPIO_Init+0x338>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d025      	beq.n	800517e <HAL_GPIO_Init+0x232>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	4a54      	ldr	r2, [pc, #336]	@ (8005288 <HAL_GPIO_Init+0x33c>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d01f      	beq.n	800517a <HAL_GPIO_Init+0x22e>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	4a53      	ldr	r2, [pc, #332]	@ (800528c <HAL_GPIO_Init+0x340>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d019      	beq.n	8005176 <HAL_GPIO_Init+0x22a>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	4a52      	ldr	r2, [pc, #328]	@ (8005290 <HAL_GPIO_Init+0x344>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d013      	beq.n	8005172 <HAL_GPIO_Init+0x226>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a51      	ldr	r2, [pc, #324]	@ (8005294 <HAL_GPIO_Init+0x348>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d00d      	beq.n	800516e <HAL_GPIO_Init+0x222>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a50      	ldr	r2, [pc, #320]	@ (8005298 <HAL_GPIO_Init+0x34c>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d007      	beq.n	800516a <HAL_GPIO_Init+0x21e>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4a4f      	ldr	r2, [pc, #316]	@ (800529c <HAL_GPIO_Init+0x350>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d101      	bne.n	8005166 <HAL_GPIO_Init+0x21a>
 8005162:	2309      	movs	r3, #9
 8005164:	e012      	b.n	800518c <HAL_GPIO_Init+0x240>
 8005166:	230a      	movs	r3, #10
 8005168:	e010      	b.n	800518c <HAL_GPIO_Init+0x240>
 800516a:	2308      	movs	r3, #8
 800516c:	e00e      	b.n	800518c <HAL_GPIO_Init+0x240>
 800516e:	2307      	movs	r3, #7
 8005170:	e00c      	b.n	800518c <HAL_GPIO_Init+0x240>
 8005172:	2306      	movs	r3, #6
 8005174:	e00a      	b.n	800518c <HAL_GPIO_Init+0x240>
 8005176:	2305      	movs	r3, #5
 8005178:	e008      	b.n	800518c <HAL_GPIO_Init+0x240>
 800517a:	2304      	movs	r3, #4
 800517c:	e006      	b.n	800518c <HAL_GPIO_Init+0x240>
 800517e:	2303      	movs	r3, #3
 8005180:	e004      	b.n	800518c <HAL_GPIO_Init+0x240>
 8005182:	2302      	movs	r3, #2
 8005184:	e002      	b.n	800518c <HAL_GPIO_Init+0x240>
 8005186:	2301      	movs	r3, #1
 8005188:	e000      	b.n	800518c <HAL_GPIO_Init+0x240>
 800518a:	2300      	movs	r3, #0
 800518c:	69fa      	ldr	r2, [r7, #28]
 800518e:	f002 0203 	and.w	r2, r2, #3
 8005192:	0092      	lsls	r2, r2, #2
 8005194:	4093      	lsls	r3, r2
 8005196:	69ba      	ldr	r2, [r7, #24]
 8005198:	4313      	orrs	r3, r2
 800519a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800519c:	4935      	ldr	r1, [pc, #212]	@ (8005274 <HAL_GPIO_Init+0x328>)
 800519e:	69fb      	ldr	r3, [r7, #28]
 80051a0:	089b      	lsrs	r3, r3, #2
 80051a2:	3302      	adds	r3, #2
 80051a4:	69ba      	ldr	r2, [r7, #24]
 80051a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80051aa:	4b3d      	ldr	r3, [pc, #244]	@ (80052a0 <HAL_GPIO_Init+0x354>)
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	43db      	mvns	r3, r3
 80051b4:	69ba      	ldr	r2, [r7, #24]
 80051b6:	4013      	ands	r3, r2
 80051b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d003      	beq.n	80051ce <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80051c6:	69ba      	ldr	r2, [r7, #24]
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80051ce:	4a34      	ldr	r2, [pc, #208]	@ (80052a0 <HAL_GPIO_Init+0x354>)
 80051d0:	69bb      	ldr	r3, [r7, #24]
 80051d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80051d4:	4b32      	ldr	r3, [pc, #200]	@ (80052a0 <HAL_GPIO_Init+0x354>)
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	43db      	mvns	r3, r3
 80051de:	69ba      	ldr	r2, [r7, #24]
 80051e0:	4013      	ands	r3, r2
 80051e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d003      	beq.n	80051f8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80051f0:	69ba      	ldr	r2, [r7, #24]
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80051f8:	4a29      	ldr	r2, [pc, #164]	@ (80052a0 <HAL_GPIO_Init+0x354>)
 80051fa:	69bb      	ldr	r3, [r7, #24]
 80051fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80051fe:	4b28      	ldr	r3, [pc, #160]	@ (80052a0 <HAL_GPIO_Init+0x354>)
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	43db      	mvns	r3, r3
 8005208:	69ba      	ldr	r2, [r7, #24]
 800520a:	4013      	ands	r3, r2
 800520c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005216:	2b00      	cmp	r3, #0
 8005218:	d003      	beq.n	8005222 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800521a:	69ba      	ldr	r2, [r7, #24]
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	4313      	orrs	r3, r2
 8005220:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005222:	4a1f      	ldr	r2, [pc, #124]	@ (80052a0 <HAL_GPIO_Init+0x354>)
 8005224:	69bb      	ldr	r3, [r7, #24]
 8005226:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005228:	4b1d      	ldr	r3, [pc, #116]	@ (80052a0 <HAL_GPIO_Init+0x354>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	43db      	mvns	r3, r3
 8005232:	69ba      	ldr	r2, [r7, #24]
 8005234:	4013      	ands	r3, r2
 8005236:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005240:	2b00      	cmp	r3, #0
 8005242:	d003      	beq.n	800524c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005244:	69ba      	ldr	r2, [r7, #24]
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	4313      	orrs	r3, r2
 800524a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800524c:	4a14      	ldr	r2, [pc, #80]	@ (80052a0 <HAL_GPIO_Init+0x354>)
 800524e:	69bb      	ldr	r3, [r7, #24]
 8005250:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	3301      	adds	r3, #1
 8005256:	61fb      	str	r3, [r7, #28]
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	2b0f      	cmp	r3, #15
 800525c:	f67f ae86 	bls.w	8004f6c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005260:	bf00      	nop
 8005262:	bf00      	nop
 8005264:	3724      	adds	r7, #36	@ 0x24
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop
 8005270:	40023800 	.word	0x40023800
 8005274:	40013800 	.word	0x40013800
 8005278:	40020000 	.word	0x40020000
 800527c:	40020400 	.word	0x40020400
 8005280:	40020800 	.word	0x40020800
 8005284:	40020c00 	.word	0x40020c00
 8005288:	40021000 	.word	0x40021000
 800528c:	40021400 	.word	0x40021400
 8005290:	40021800 	.word	0x40021800
 8005294:	40021c00 	.word	0x40021c00
 8005298:	40022000 	.word	0x40022000
 800529c:	40022400 	.word	0x40022400
 80052a0:	40013c00 	.word	0x40013c00

080052a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b085      	sub	sp, #20
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	460b      	mov	r3, r1
 80052ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	691a      	ldr	r2, [r3, #16]
 80052b4:	887b      	ldrh	r3, [r7, #2]
 80052b6:	4013      	ands	r3, r2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d002      	beq.n	80052c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80052bc:	2301      	movs	r3, #1
 80052be:	73fb      	strb	r3, [r7, #15]
 80052c0:	e001      	b.n	80052c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80052c2:	2300      	movs	r3, #0
 80052c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80052c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3714      	adds	r7, #20
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	460b      	mov	r3, r1
 80052de:	807b      	strh	r3, [r7, #2]
 80052e0:	4613      	mov	r3, r2
 80052e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80052e4:	787b      	ldrb	r3, [r7, #1]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d003      	beq.n	80052f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80052ea:	887a      	ldrh	r2, [r7, #2]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80052f0:	e003      	b.n	80052fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80052f2:	887b      	ldrh	r3, [r7, #2]
 80052f4:	041a      	lsls	r2, r3, #16
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	619a      	str	r2, [r3, #24]
}
 80052fa:	bf00      	nop
 80052fc:	370c      	adds	r7, #12
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
	...

08005308 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
 800530e:	4603      	mov	r3, r0
 8005310:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005312:	4b08      	ldr	r3, [pc, #32]	@ (8005334 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005314:	695a      	ldr	r2, [r3, #20]
 8005316:	88fb      	ldrh	r3, [r7, #6]
 8005318:	4013      	ands	r3, r2
 800531a:	2b00      	cmp	r3, #0
 800531c:	d006      	beq.n	800532c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800531e:	4a05      	ldr	r2, [pc, #20]	@ (8005334 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005320:	88fb      	ldrh	r3, [r7, #6]
 8005322:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005324:	88fb      	ldrh	r3, [r7, #6]
 8005326:	4618      	mov	r0, r3
 8005328:	f7fd fe56 	bl	8002fd8 <HAL_GPIO_EXTI_Callback>
  }
}
 800532c:	bf00      	nop
 800532e:	3708      	adds	r7, #8
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	40013c00 	.word	0x40013c00

08005338 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d101      	bne.n	800534a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e08b      	b.n	8005462 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005350:	b2db      	uxtb	r3, r3
 8005352:	2b00      	cmp	r3, #0
 8005354:	d106      	bne.n	8005364 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f7fd fcfa 	bl	8002d58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2224      	movs	r2, #36	@ 0x24
 8005368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f022 0201 	bic.w	r2, r2, #1
 800537a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	685a      	ldr	r2, [r3, #4]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005388:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	689a      	ldr	r2, [r3, #8]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005398:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d107      	bne.n	80053b2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	689a      	ldr	r2, [r3, #8]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80053ae:	609a      	str	r2, [r3, #8]
 80053b0:	e006      	b.n	80053c0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	689a      	ldr	r2, [r3, #8]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80053be:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	2b02      	cmp	r3, #2
 80053c6:	d108      	bne.n	80053da <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053d6:	605a      	str	r2, [r3, #4]
 80053d8:	e007      	b.n	80053ea <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	685a      	ldr	r2, [r3, #4]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80053e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	6859      	ldr	r1, [r3, #4]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	4b1d      	ldr	r3, [pc, #116]	@ (800546c <HAL_I2C_Init+0x134>)
 80053f6:	430b      	orrs	r3, r1
 80053f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68da      	ldr	r2, [r3, #12]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005408:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	691a      	ldr	r2, [r3, #16]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	695b      	ldr	r3, [r3, #20]
 8005412:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	699b      	ldr	r3, [r3, #24]
 800541a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	430a      	orrs	r2, r1
 8005422:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	69d9      	ldr	r1, [r3, #28]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6a1a      	ldr	r2, [r3, #32]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	430a      	orrs	r2, r1
 8005432:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f042 0201 	orr.w	r2, r2, #1
 8005442:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2220      	movs	r2, #32
 800544e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3708      	adds	r7, #8
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	02008000 	.word	0x02008000

08005470 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b08a      	sub	sp, #40	@ 0x28
 8005474:	af02      	add	r7, sp, #8
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	607a      	str	r2, [r7, #4]
 800547a:	461a      	mov	r2, r3
 800547c:	460b      	mov	r3, r1
 800547e:	817b      	strh	r3, [r7, #10]
 8005480:	4613      	mov	r3, r2
 8005482:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8005484:	2300      	movs	r3, #0
 8005486:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b20      	cmp	r3, #32
 8005492:	f040 80ef 	bne.w	8005674 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	699b      	ldr	r3, [r3, #24]
 800549c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054a4:	d101      	bne.n	80054aa <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 80054a6:	2302      	movs	r3, #2
 80054a8:	e0e5      	b.n	8005676 <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054b0:	2b01      	cmp	r3, #1
 80054b2:	d101      	bne.n	80054b8 <HAL_I2C_Master_Transmit_DMA+0x48>
 80054b4:	2302      	movs	r3, #2
 80054b6:	e0de      	b.n	8005676 <HAL_I2C_Master_Transmit_DMA+0x206>
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2221      	movs	r2, #33	@ 0x21
 80054c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2210      	movs	r2, #16
 80054cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	893a      	ldrh	r2, [r7, #8]
 80054e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	4a66      	ldr	r2, [pc, #408]	@ (8005680 <HAL_I2C_Master_Transmit_DMA+0x210>)
 80054e6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	4a66      	ldr	r2, [pc, #408]	@ (8005684 <HAL_I2C_Master_Transmit_DMA+0x214>)
 80054ec:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	2bff      	cmp	r3, #255	@ 0xff
 80054f6:	d906      	bls.n	8005506 <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	22ff      	movs	r2, #255	@ 0xff
 80054fc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80054fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005502:	61fb      	str	r3, [r7, #28]
 8005504:	e007      	b.n	8005516 <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800550a:	b29a      	uxth	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005510:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005514:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800551a:	2b00      	cmp	r3, #0
 800551c:	d01a      	beq.n	8005554 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005522:	781a      	ldrb	r2, [r3, #0]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800552e:	1c5a      	adds	r2, r3, #1
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005538:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800553e:	b29b      	uxth	r3, r3
 8005540:	3b01      	subs	r3, #1
 8005542:	b29a      	uxth	r2, r3
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800554c:	3b01      	subs	r3, #1
 800554e:	b29a      	uxth	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005558:	2b00      	cmp	r3, #0
 800555a:	d074      	beq.n	8005646 <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005560:	2b00      	cmp	r3, #0
 8005562:	d022      	beq.n	80055aa <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005568:	4a47      	ldr	r2, [pc, #284]	@ (8005688 <HAL_I2C_Master_Transmit_DMA+0x218>)
 800556a:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005570:	4a46      	ldr	r2, [pc, #280]	@ (800568c <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8005572:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005578:	2200      	movs	r2, #0
 800557a:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferAbortCallback = NULL;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005580:	2200      	movs	r2, #0
 8005582:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558c:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8005594:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800559a:	f7ff f961 	bl	8004860 <HAL_DMA_Start_IT>
 800559e:	4603      	mov	r3, r0
 80055a0:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80055a2:	7dfb      	ldrb	r3, [r7, #23]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d13a      	bne.n	800561e <HAL_I2C_Master_Transmit_DMA+0x1ae>
 80055a8:	e013      	b.n	80055d2 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2220      	movs	r2, #32
 80055ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055be:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e051      	b.n	8005676 <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	3301      	adds	r3, #1
 80055da:	b2da      	uxtb	r2, r3
 80055dc:	8979      	ldrh	r1, [r7, #10]
 80055de:	4b2c      	ldr	r3, [pc, #176]	@ (8005690 <HAL_I2C_Master_Transmit_DMA+0x220>)
 80055e0:	9300      	str	r3, [sp, #0]
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	68f8      	ldr	r0, [r7, #12]
 80055e6:	f002 f979 	bl	80078dc <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055ee:	b29a      	uxth	r2, r3
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	b29a      	uxth	r2, r3
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2200      	movs	r2, #0
 8005600:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8005604:	2110      	movs	r1, #16
 8005606:	68f8      	ldr	r0, [r7, #12]
 8005608:	f002 f99a 	bl	8007940 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800561a:	601a      	str	r2, [r3, #0]
 800561c:	e028      	b.n	8005670 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2220      	movs	r2, #32
 8005622:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2200      	movs	r2, #0
 800562a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005632:	f043 0210 	orr.w	r2, r3, #16
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2200      	movs	r2, #0
 800563e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e017      	b.n	8005676 <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	4a12      	ldr	r2, [pc, #72]	@ (8005694 <HAL_I2C_Master_Transmit_DMA+0x224>)
 800564a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 800564c:	69bb      	ldr	r3, [r7, #24]
 800564e:	b2da      	uxtb	r2, r3
 8005650:	8979      	ldrh	r1, [r7, #10]
 8005652:	4b0f      	ldr	r3, [pc, #60]	@ (8005690 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8005654:	9300      	str	r3, [sp, #0]
 8005656:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800565a:	68f8      	ldr	r0, [r7, #12]
 800565c:	f002 f93e 	bl	80078dc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005668:	2101      	movs	r1, #1
 800566a:	68f8      	ldr	r0, [r7, #12]
 800566c:	f002 f968 	bl	8007940 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8005670:	2300      	movs	r3, #0
 8005672:	e000      	b.n	8005676 <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8005674:	2302      	movs	r3, #2
  }
}
 8005676:	4618      	mov	r0, r3
 8005678:	3720      	adds	r7, #32
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	ffff0000 	.word	0xffff0000
 8005684:	080061e1 	.word	0x080061e1
 8005688:	0800735f 	.word	0x0800735f
 800568c:	080074a7 	.word	0x080074a7
 8005690:	80002000 	.word	0x80002000
 8005694:	08005d55 	.word	0x08005d55

08005698 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b088      	sub	sp, #32
 800569c:	af02      	add	r7, sp, #8
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	4608      	mov	r0, r1
 80056a2:	4611      	mov	r1, r2
 80056a4:	461a      	mov	r2, r3
 80056a6:	4603      	mov	r3, r0
 80056a8:	817b      	strh	r3, [r7, #10]
 80056aa:	460b      	mov	r3, r1
 80056ac:	813b      	strh	r3, [r7, #8]
 80056ae:	4613      	mov	r3, r2
 80056b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	2b20      	cmp	r3, #32
 80056bc:	f040 80f9 	bne.w	80058b2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80056c0:	6a3b      	ldr	r3, [r7, #32]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d002      	beq.n	80056cc <HAL_I2C_Mem_Write+0x34>
 80056c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d105      	bne.n	80056d8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056d2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80056d4:	2301      	movs	r3, #1
 80056d6:	e0ed      	b.n	80058b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d101      	bne.n	80056e6 <HAL_I2C_Mem_Write+0x4e>
 80056e2:	2302      	movs	r3, #2
 80056e4:	e0e6      	b.n	80058b4 <HAL_I2C_Mem_Write+0x21c>
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2201      	movs	r2, #1
 80056ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80056ee:	f7fe fec7 	bl	8004480 <HAL_GetTick>
 80056f2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	9300      	str	r3, [sp, #0]
 80056f8:	2319      	movs	r3, #25
 80056fa:	2201      	movs	r2, #1
 80056fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005700:	68f8      	ldr	r0, [r7, #12]
 8005702:	f001 ff28 	bl	8007556 <I2C_WaitOnFlagUntilTimeout>
 8005706:	4603      	mov	r3, r0
 8005708:	2b00      	cmp	r3, #0
 800570a:	d001      	beq.n	8005710 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e0d1      	b.n	80058b4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2221      	movs	r2, #33	@ 0x21
 8005714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2240      	movs	r2, #64	@ 0x40
 800571c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6a3a      	ldr	r2, [r7, #32]
 800572a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005730:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2200      	movs	r2, #0
 8005736:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005738:	88f8      	ldrh	r0, [r7, #6]
 800573a:	893a      	ldrh	r2, [r7, #8]
 800573c:	8979      	ldrh	r1, [r7, #10]
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	9301      	str	r3, [sp, #4]
 8005742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005744:	9300      	str	r3, [sp, #0]
 8005746:	4603      	mov	r3, r0
 8005748:	68f8      	ldr	r0, [r7, #12]
 800574a:	f001 f87b 	bl	8006844 <I2C_RequestMemoryWrite>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	d005      	beq.n	8005760 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2200      	movs	r2, #0
 8005758:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e0a9      	b.n	80058b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005764:	b29b      	uxth	r3, r3
 8005766:	2bff      	cmp	r3, #255	@ 0xff
 8005768:	d90e      	bls.n	8005788 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	22ff      	movs	r2, #255	@ 0xff
 800576e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005774:	b2da      	uxtb	r2, r3
 8005776:	8979      	ldrh	r1, [r7, #10]
 8005778:	2300      	movs	r3, #0
 800577a:	9300      	str	r3, [sp, #0]
 800577c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005780:	68f8      	ldr	r0, [r7, #12]
 8005782:	f002 f8ab 	bl	80078dc <I2C_TransferConfig>
 8005786:	e00f      	b.n	80057a8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800578c:	b29a      	uxth	r2, r3
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005796:	b2da      	uxtb	r2, r3
 8005798:	8979      	ldrh	r1, [r7, #10]
 800579a:	2300      	movs	r3, #0
 800579c:	9300      	str	r3, [sp, #0]
 800579e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80057a2:	68f8      	ldr	r0, [r7, #12]
 80057a4:	f002 f89a 	bl	80078dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057a8:	697a      	ldr	r2, [r7, #20]
 80057aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057ac:	68f8      	ldr	r0, [r7, #12]
 80057ae:	f001 ff2b 	bl	8007608 <I2C_WaitOnTXISFlagUntilTimeout>
 80057b2:	4603      	mov	r3, r0
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d001      	beq.n	80057bc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e07b      	b.n	80058b4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c0:	781a      	ldrb	r2, [r3, #0]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057cc:	1c5a      	adds	r2, r3, #1
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	3b01      	subs	r3, #1
 80057da:	b29a      	uxth	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057e4:	3b01      	subs	r3, #1
 80057e6:	b29a      	uxth	r2, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d034      	beq.n	8005860 <HAL_I2C_Mem_Write+0x1c8>
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d130      	bne.n	8005860 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	9300      	str	r3, [sp, #0]
 8005802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005804:	2200      	movs	r2, #0
 8005806:	2180      	movs	r1, #128	@ 0x80
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f001 fea4 	bl	8007556 <I2C_WaitOnFlagUntilTimeout>
 800580e:	4603      	mov	r3, r0
 8005810:	2b00      	cmp	r3, #0
 8005812:	d001      	beq.n	8005818 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005814:	2301      	movs	r3, #1
 8005816:	e04d      	b.n	80058b4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800581c:	b29b      	uxth	r3, r3
 800581e:	2bff      	cmp	r3, #255	@ 0xff
 8005820:	d90e      	bls.n	8005840 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	22ff      	movs	r2, #255	@ 0xff
 8005826:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800582c:	b2da      	uxtb	r2, r3
 800582e:	8979      	ldrh	r1, [r7, #10]
 8005830:	2300      	movs	r3, #0
 8005832:	9300      	str	r3, [sp, #0]
 8005834:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005838:	68f8      	ldr	r0, [r7, #12]
 800583a:	f002 f84f 	bl	80078dc <I2C_TransferConfig>
 800583e:	e00f      	b.n	8005860 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005844:	b29a      	uxth	r2, r3
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800584e:	b2da      	uxtb	r2, r3
 8005850:	8979      	ldrh	r1, [r7, #10]
 8005852:	2300      	movs	r3, #0
 8005854:	9300      	str	r3, [sp, #0]
 8005856:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f002 f83e 	bl	80078dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005864:	b29b      	uxth	r3, r3
 8005866:	2b00      	cmp	r3, #0
 8005868:	d19e      	bne.n	80057a8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800586a:	697a      	ldr	r2, [r7, #20]
 800586c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800586e:	68f8      	ldr	r0, [r7, #12]
 8005870:	f001 ff11 	bl	8007696 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005874:	4603      	mov	r3, r0
 8005876:	2b00      	cmp	r3, #0
 8005878:	d001      	beq.n	800587e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e01a      	b.n	80058b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	2220      	movs	r2, #32
 8005884:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	6859      	ldr	r1, [r3, #4]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	4b0a      	ldr	r3, [pc, #40]	@ (80058bc <HAL_I2C_Mem_Write+0x224>)
 8005892:	400b      	ands	r3, r1
 8005894:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2220      	movs	r2, #32
 800589a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80058ae:	2300      	movs	r3, #0
 80058b0:	e000      	b.n	80058b4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80058b2:	2302      	movs	r3, #2
  }
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3718      	adds	r7, #24
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	fe00e800 	.word	0xfe00e800

080058c0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b088      	sub	sp, #32
 80058c4:	af02      	add	r7, sp, #8
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	4608      	mov	r0, r1
 80058ca:	4611      	mov	r1, r2
 80058cc:	461a      	mov	r2, r3
 80058ce:	4603      	mov	r3, r0
 80058d0:	817b      	strh	r3, [r7, #10]
 80058d2:	460b      	mov	r3, r1
 80058d4:	813b      	strh	r3, [r7, #8]
 80058d6:	4613      	mov	r3, r2
 80058d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	2b20      	cmp	r3, #32
 80058e4:	f040 80fd 	bne.w	8005ae2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80058e8:	6a3b      	ldr	r3, [r7, #32]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d002      	beq.n	80058f4 <HAL_I2C_Mem_Read+0x34>
 80058ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d105      	bne.n	8005900 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058fa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e0f1      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005906:	2b01      	cmp	r3, #1
 8005908:	d101      	bne.n	800590e <HAL_I2C_Mem_Read+0x4e>
 800590a:	2302      	movs	r3, #2
 800590c:	e0ea      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x224>
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2201      	movs	r2, #1
 8005912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005916:	f7fe fdb3 	bl	8004480 <HAL_GetTick>
 800591a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	9300      	str	r3, [sp, #0]
 8005920:	2319      	movs	r3, #25
 8005922:	2201      	movs	r2, #1
 8005924:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005928:	68f8      	ldr	r0, [r7, #12]
 800592a:	f001 fe14 	bl	8007556 <I2C_WaitOnFlagUntilTimeout>
 800592e:	4603      	mov	r3, r0
 8005930:	2b00      	cmp	r3, #0
 8005932:	d001      	beq.n	8005938 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005934:	2301      	movs	r3, #1
 8005936:	e0d5      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2222      	movs	r2, #34	@ 0x22
 800593c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2240      	movs	r2, #64	@ 0x40
 8005944:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	6a3a      	ldr	r2, [r7, #32]
 8005952:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005958:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2200      	movs	r2, #0
 800595e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005960:	88f8      	ldrh	r0, [r7, #6]
 8005962:	893a      	ldrh	r2, [r7, #8]
 8005964:	8979      	ldrh	r1, [r7, #10]
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	9301      	str	r3, [sp, #4]
 800596a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800596c:	9300      	str	r3, [sp, #0]
 800596e:	4603      	mov	r3, r0
 8005970:	68f8      	ldr	r0, [r7, #12]
 8005972:	f000 ffbb 	bl	80068ec <I2C_RequestMemoryRead>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d005      	beq.n	8005988 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2200      	movs	r2, #0
 8005980:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	e0ad      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800598c:	b29b      	uxth	r3, r3
 800598e:	2bff      	cmp	r3, #255	@ 0xff
 8005990:	d90e      	bls.n	80059b0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2201      	movs	r2, #1
 8005996:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800599c:	b2da      	uxtb	r2, r3
 800599e:	8979      	ldrh	r1, [r7, #10]
 80059a0:	4b52      	ldr	r3, [pc, #328]	@ (8005aec <HAL_I2C_Mem_Read+0x22c>)
 80059a2:	9300      	str	r3, [sp, #0]
 80059a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80059a8:	68f8      	ldr	r0, [r7, #12]
 80059aa:	f001 ff97 	bl	80078dc <I2C_TransferConfig>
 80059ae:	e00f      	b.n	80059d0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059b4:	b29a      	uxth	r2, r3
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059be:	b2da      	uxtb	r2, r3
 80059c0:	8979      	ldrh	r1, [r7, #10]
 80059c2:	4b4a      	ldr	r3, [pc, #296]	@ (8005aec <HAL_I2C_Mem_Read+0x22c>)
 80059c4:	9300      	str	r3, [sp, #0]
 80059c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80059ca:	68f8      	ldr	r0, [r7, #12]
 80059cc:	f001 ff86 	bl	80078dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	9300      	str	r3, [sp, #0]
 80059d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059d6:	2200      	movs	r2, #0
 80059d8:	2104      	movs	r1, #4
 80059da:	68f8      	ldr	r0, [r7, #12]
 80059dc:	f001 fdbb 	bl	8007556 <I2C_WaitOnFlagUntilTimeout>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d001      	beq.n	80059ea <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e07c      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f4:	b2d2      	uxtb	r2, r2
 80059f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fc:	1c5a      	adds	r2, r3, #1
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a06:	3b01      	subs	r3, #1
 8005a08:	b29a      	uxth	r2, r3
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a12:	b29b      	uxth	r3, r3
 8005a14:	3b01      	subs	r3, #1
 8005a16:	b29a      	uxth	r2, r3
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d034      	beq.n	8005a90 <HAL_I2C_Mem_Read+0x1d0>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d130      	bne.n	8005a90 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	9300      	str	r3, [sp, #0]
 8005a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a34:	2200      	movs	r2, #0
 8005a36:	2180      	movs	r1, #128	@ 0x80
 8005a38:	68f8      	ldr	r0, [r7, #12]
 8005a3a:	f001 fd8c 	bl	8007556 <I2C_WaitOnFlagUntilTimeout>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d001      	beq.n	8005a48 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e04d      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	2bff      	cmp	r3, #255	@ 0xff
 8005a50:	d90e      	bls.n	8005a70 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2201      	movs	r2, #1
 8005a56:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a5c:	b2da      	uxtb	r2, r3
 8005a5e:	8979      	ldrh	r1, [r7, #10]
 8005a60:	2300      	movs	r3, #0
 8005a62:	9300      	str	r3, [sp, #0]
 8005a64:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005a68:	68f8      	ldr	r0, [r7, #12]
 8005a6a:	f001 ff37 	bl	80078dc <I2C_TransferConfig>
 8005a6e:	e00f      	b.n	8005a90 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a74:	b29a      	uxth	r2, r3
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a7e:	b2da      	uxtb	r2, r3
 8005a80:	8979      	ldrh	r1, [r7, #10]
 8005a82:	2300      	movs	r3, #0
 8005a84:	9300      	str	r3, [sp, #0]
 8005a86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005a8a:	68f8      	ldr	r0, [r7, #12]
 8005a8c:	f001 ff26 	bl	80078dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d19a      	bne.n	80059d0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a9a:	697a      	ldr	r2, [r7, #20]
 8005a9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a9e:	68f8      	ldr	r0, [r7, #12]
 8005aa0:	f001 fdf9 	bl	8007696 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d001      	beq.n	8005aae <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e01a      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	2220      	movs	r2, #32
 8005ab4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	6859      	ldr	r1, [r3, #4]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8005af0 <HAL_I2C_Mem_Read+0x230>)
 8005ac2:	400b      	ands	r3, r1
 8005ac4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2220      	movs	r2, #32
 8005aca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	e000      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005ae2:	2302      	movs	r3, #2
  }
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3718      	adds	r7, #24
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	80002400 	.word	0x80002400
 8005af0:	fe00e800 	.word	0xfe00e800

08005af4 <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b088      	sub	sp, #32
 8005af8:	af02      	add	r7, sp, #8
 8005afa:	60f8      	str	r0, [r7, #12]
 8005afc:	4608      	mov	r0, r1
 8005afe:	4611      	mov	r1, r2
 8005b00:	461a      	mov	r2, r3
 8005b02:	4603      	mov	r3, r0
 8005b04:	817b      	strh	r3, [r7, #10]
 8005b06:	460b      	mov	r3, r1
 8005b08:	813b      	strh	r3, [r7, #8]
 8005b0a:	4613      	mov	r3, r2
 8005b0c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	2b20      	cmp	r3, #32
 8005b18:	f040 80c2 	bne.w	8005ca0 <HAL_I2C_Mem_Read_DMA+0x1ac>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b1c:	6a3b      	ldr	r3, [r7, #32]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d002      	beq.n	8005b28 <HAL_I2C_Mem_Read_DMA+0x34>
 8005b22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d105      	bne.n	8005b34 <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b2e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	e0b6      	b.n	8005ca2 <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	699b      	ldr	r3, [r3, #24]
 8005b3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b42:	d101      	bne.n	8005b48 <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 8005b44:	2302      	movs	r3, #2
 8005b46:	e0ac      	b.n	8005ca2 <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d101      	bne.n	8005b56 <HAL_I2C_Mem_Read_DMA+0x62>
 8005b52:	2302      	movs	r3, #2
 8005b54:	e0a5      	b.n	8005ca2 <HAL_I2C_Mem_Read_DMA+0x1ae>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2222      	movs	r2, #34	@ 0x22
 8005b62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2240      	movs	r2, #64	@ 0x40
 8005b6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2200      	movs	r2, #0
 8005b72:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6a3a      	ldr	r2, [r7, #32]
 8005b78:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005b7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	4a4a      	ldr	r2, [pc, #296]	@ (8005cac <HAL_I2C_Mem_Read_DMA+0x1b8>)
 8005b84:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	4a49      	ldr	r2, [pc, #292]	@ (8005cb0 <HAL_I2C_Mem_Read_DMA+0x1bc>)
 8005b8a:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8005b8c:	897a      	ldrh	r2, [r7, #10]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	2bff      	cmp	r3, #255	@ 0xff
 8005b9a:	d903      	bls.n	8005ba4 <HAL_I2C_Mem_Read_DMA+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	22ff      	movs	r2, #255	@ 0xff
 8005ba0:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005ba2:	e004      	b.n	8005bae <HAL_I2C_Mem_Read_DMA+0xba>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005bae:	88fb      	ldrh	r3, [r7, #6]
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d109      	bne.n	8005bc8 <HAL_I2C_Mem_Read_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005bb4:	893b      	ldrh	r3, [r7, #8]
 8005bb6:	b2da      	uxtb	r2, r3
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8005bc4:	651a      	str	r2, [r3, #80]	@ 0x50
 8005bc6:	e00b      	b.n	8005be0 <HAL_I2C_Mem_Read_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005bc8:	893b      	ldrh	r3, [r7, #8]
 8005bca:	0a1b      	lsrs	r3, r3, #8
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	b2da      	uxtb	r2, r3
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8005bd6:	893b      	ldrh	r3, [r7, #8]
 8005bd8:	b2db      	uxtb	r3, r3
 8005bda:	461a      	mov	r2, r3
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmarx != NULL)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d020      	beq.n	8005c2a <HAL_I2C_Mem_Read_DMA+0x136>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bec:	4a31      	ldr	r2, [pc, #196]	@ (8005cb4 <HAL_I2C_Mem_Read_DMA+0x1c0>)
 8005bee:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bf4:	4a30      	ldr	r2, [pc, #192]	@ (8005cb8 <HAL_I2C_Mem_Read_DMA+0x1c4>)
 8005bf6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	641a      	str	r2, [r3, #64]	@ 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c04:	2200      	movs	r2, #0
 8005c06:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	3324      	adds	r3, #36	@ 0x24
 8005c12:	4619      	mov	r1, r3
 8005c14:	6a3a      	ldr	r2, [r7, #32]
                                       hi2c->XferSize);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8005c1a:	f7fe fe21 	bl	8004860 <HAL_DMA_Start_IT>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8005c22:	7dfb      	ldrb	r3, [r7, #23]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d127      	bne.n	8005c78 <HAL_I2C_Mem_Read_DMA+0x184>
 8005c28:	e013      	b.n	8005c52 <HAL_I2C_Mem_Read_DMA+0x15e>
      hi2c->State     = HAL_I2C_STATE_READY;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2220      	movs	r2, #32
 8005c2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2200      	movs	r2, #0
 8005c36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c3e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e027      	b.n	8005ca2 <HAL_I2C_Mem_Read_DMA+0x1ae>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005c52:	88fb      	ldrh	r3, [r7, #6]
 8005c54:	b2da      	uxtb	r2, r3
 8005c56:	8979      	ldrh	r1, [r7, #10]
 8005c58:	4b18      	ldr	r3, [pc, #96]	@ (8005cbc <HAL_I2C_Mem_Read_DMA+0x1c8>)
 8005c5a:	9300      	str	r3, [sp, #0]
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	68f8      	ldr	r0, [r7, #12]
 8005c60:	f001 fe3c 	bl	80078dc <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005c6c:	2101      	movs	r1, #1
 8005c6e:	68f8      	ldr	r0, [r7, #12]
 8005c70:	f001 fe66 	bl	8007940 <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8005c74:	2300      	movs	r3, #0
 8005c76:	e014      	b.n	8005ca2 <HAL_I2C_Mem_Read_DMA+0x1ae>
      hi2c->State     = HAL_I2C_STATE_READY;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	2220      	movs	r2, #32
 8005c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c8c:	f043 0210 	orr.w	r2, r3, #16
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e000      	b.n	8005ca2 <HAL_I2C_Mem_Read_DMA+0x1ae>
  }
  else
  {
    return HAL_BUSY;
 8005ca0:	2302      	movs	r3, #2
  }
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3718      	adds	r7, #24
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	ffff0000 	.word	0xffff0000
 8005cb0:	080063e5 	.word	0x080063e5
 8005cb4:	080073f5 	.word	0x080073f5
 8005cb8:	080074a7 	.word	0x080074a7
 8005cbc:	80002000 	.word	0x80002000

08005cc0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005cc8:	bf00      	nop
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	460b      	mov	r3, r1
 8005d06:	70fb      	strb	r3, [r7, #3]
 8005d08:	4613      	mov	r3, r2
 8005d0a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005d0c:	bf00      	nop
 8005d0e:	370c      	adds	r7, #12
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8005d20:	bf00      	nop
 8005d22:	370c      	adds	r7, #12
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005d34:	bf00      	nop
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005d48:	bf00      	nop
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b088      	sub	sp, #32
 8005d58:	af02      	add	r7, sp, #8
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d101      	bne.n	8005d72 <I2C_Master_ISR_IT+0x1e>
 8005d6e:	2302      	movs	r3, #2
 8005d70:	e12e      	b.n	8005fd0 <I2C_Master_ISR_IT+0x27c>
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2201      	movs	r2, #1
 8005d76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	091b      	lsrs	r3, r3, #4
 8005d7e:	f003 0301 	and.w	r3, r3, #1
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d013      	beq.n	8005dae <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	091b      	lsrs	r3, r3, #4
 8005d8a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00d      	beq.n	8005dae <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	2210      	movs	r2, #16
 8005d98:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d9e:	f043 0204 	orr.w	r2, r3, #4
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f001 fab5 	bl	8007316 <I2C_Flush_TXDR>
 8005dac:	e0fb      	b.n	8005fa6 <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	089b      	lsrs	r3, r3, #2
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d023      	beq.n	8005e02 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	089b      	lsrs	r3, r3, #2
 8005dbe:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d01d      	beq.n	8005e02 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	f023 0304 	bic.w	r3, r3, #4
 8005dcc:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd8:	b2d2      	uxtb	r2, r2
 8005dda:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de0:	1c5a      	adds	r2, r3, #1
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dea:	3b01      	subs	r3, #1
 8005dec:	b29a      	uxth	r2, r3
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005df6:	b29b      	uxth	r3, r3
 8005df8:	3b01      	subs	r3, #1
 8005dfa:	b29a      	uxth	r2, r3
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005e00:	e0d1      	b.n	8005fa6 <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	099b      	lsrs	r3, r3, #6
 8005e06:	f003 0301 	and.w	r3, r3, #1
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d12a      	bne.n	8005e64 <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	085b      	lsrs	r3, r3, #1
 8005e12:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d024      	beq.n	8005e64 <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	085b      	lsrs	r3, r3, #1
 8005e1e:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d01e      	beq.n	8005e64 <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	f000 80ba 	beq.w	8005fa6 <I2C_Master_ISR_IT+0x252>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e36:	781a      	ldrb	r2, [r3, #0]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e42:	1c5a      	adds	r2, r3, #1
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	b29a      	uxth	r2, r3
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	3b01      	subs	r3, #1
 8005e5c:	b29a      	uxth	r2, r3
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8005e62:	e0a0      	b.n	8005fa6 <I2C_Master_ISR_IT+0x252>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	09db      	lsrs	r3, r3, #7
 8005e68:	f003 0301 	and.w	r3, r3, #1
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d06b      	beq.n	8005f48 <I2C_Master_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	099b      	lsrs	r3, r3, #6
 8005e74:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d065      	beq.n	8005f48 <I2C_Master_ISR_IT+0x1f4>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d04e      	beq.n	8005f24 <I2C_Master_ISR_IT+0x1d0>
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d14a      	bne.n	8005f24 <I2C_Master_ISR_IT+0x1d0>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e9a:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ea0:	b29b      	uxth	r3, r3
 8005ea2:	2bff      	cmp	r3, #255	@ 0xff
 8005ea4:	d91c      	bls.n	8005ee0 <I2C_Master_ISR_IT+0x18c>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	699b      	ldr	r3, [r3, #24]
 8005eac:	0c1b      	lsrs	r3, r3, #16
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	f003 0301 	and.w	r3, r3, #1
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d103      	bne.n	8005ec2 <I2C_Master_ISR_IT+0x16e>
        {
          hi2c->XferSize = 1U;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005ec0:	e002      	b.n	8005ec8 <I2C_Master_ISR_IT+0x174>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	22ff      	movs	r2, #255	@ 0xff
 8005ec6:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ecc:	b2da      	uxtb	r2, r3
 8005ece:	8a79      	ldrh	r1, [r7, #18]
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	9300      	str	r3, [sp, #0]
 8005ed4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f001 fcff 	bl	80078dc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ede:	e032      	b.n	8005f46 <I2C_Master_ISR_IT+0x1f2>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ee4:	b29a      	uxth	r2, r3
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eee:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005ef2:	d00b      	beq.n	8005f0c <I2C_Master_ISR_IT+0x1b8>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ef8:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8005efe:	8a79      	ldrh	r1, [r7, #18]
 8005f00:	2000      	movs	r0, #0
 8005f02:	9000      	str	r0, [sp, #0]
 8005f04:	68f8      	ldr	r0, [r7, #12]
 8005f06:	f001 fce9 	bl	80078dc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f0a:	e01c      	b.n	8005f46 <I2C_Master_ISR_IT+0x1f2>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f10:	b2da      	uxtb	r2, r3
 8005f12:	8a79      	ldrh	r1, [r7, #18]
 8005f14:	2300      	movs	r3, #0
 8005f16:	9300      	str	r3, [sp, #0]
 8005f18:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f1c:	68f8      	ldr	r0, [r7, #12]
 8005f1e:	f001 fcdd 	bl	80078dc <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f22:	e010      	b.n	8005f46 <I2C_Master_ISR_IT+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f2e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f32:	d003      	beq.n	8005f3c <I2C_Master_ISR_IT+0x1e8>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8005f34:	68f8      	ldr	r0, [r7, #12]
 8005f36:	f000 fdb1 	bl	8006a9c <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005f3a:	e034      	b.n	8005fa6 <I2C_Master_ISR_IT+0x252>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005f3c:	2140      	movs	r1, #64	@ 0x40
 8005f3e:	68f8      	ldr	r0, [r7, #12]
 8005f40:	f001 f8d2 	bl	80070e8 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005f44:	e02f      	b.n	8005fa6 <I2C_Master_ISR_IT+0x252>
 8005f46:	e02e      	b.n	8005fa6 <I2C_Master_ISR_IT+0x252>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	099b      	lsrs	r3, r3, #6
 8005f4c:	f003 0301 	and.w	r3, r3, #1
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d028      	beq.n	8005fa6 <I2C_Master_ISR_IT+0x252>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	099b      	lsrs	r3, r3, #6
 8005f58:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d022      	beq.n	8005fa6 <I2C_Master_ISR_IT+0x252>
  {
    if (hi2c->XferCount == 0U)
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d119      	bne.n	8005f9e <I2C_Master_ISR_IT+0x24a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f74:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f78:	d015      	beq.n	8005fa6 <I2C_Master_ISR_IT+0x252>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f7e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005f82:	d108      	bne.n	8005f96 <I2C_Master_ISR_IT+0x242>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	685a      	ldr	r2, [r3, #4]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f92:	605a      	str	r2, [r3, #4]
 8005f94:	e007      	b.n	8005fa6 <I2C_Master_ISR_IT+0x252>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005f96:	68f8      	ldr	r0, [r7, #12]
 8005f98:	f000 fd80 	bl	8006a9c <I2C_ITMasterSeqCplt>
 8005f9c:	e003      	b.n	8005fa6 <I2C_Master_ISR_IT+0x252>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005f9e:	2140      	movs	r1, #64	@ 0x40
 8005fa0:	68f8      	ldr	r0, [r7, #12]
 8005fa2:	f001 f8a1 	bl	80070e8 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	095b      	lsrs	r3, r3, #5
 8005faa:	f003 0301 	and.w	r3, r3, #1
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d009      	beq.n	8005fc6 <I2C_Master_ISR_IT+0x272>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	095b      	lsrs	r3, r3, #5
 8005fb6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d003      	beq.n	8005fc6 <I2C_Master_ISR_IT+0x272>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8005fbe:	6979      	ldr	r1, [r7, #20]
 8005fc0:	68f8      	ldr	r0, [r7, #12]
 8005fc2:	f000 fe07 	bl	8006bd4 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005fce:	2300      	movs	r3, #0
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3718      	adds	r7, #24
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b086      	sub	sp, #24
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fe8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d101      	bne.n	8005ffc <I2C_Slave_ISR_IT+0x24>
 8005ff8:	2302      	movs	r3, #2
 8005ffa:	e0ed      	b.n	80061d8 <I2C_Slave_ISR_IT+0x200>
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	095b      	lsrs	r3, r3, #5
 8006008:	f003 0301 	and.w	r3, r3, #1
 800600c:	2b00      	cmp	r3, #0
 800600e:	d00a      	beq.n	8006026 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	095b      	lsrs	r3, r3, #5
 8006014:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006018:	2b00      	cmp	r3, #0
 800601a:	d004      	beq.n	8006026 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800601c:	6939      	ldr	r1, [r7, #16]
 800601e:	68f8      	ldr	r0, [r7, #12]
 8006020:	f000 fea2 	bl	8006d68 <I2C_ITSlaveCplt>
 8006024:	e0d3      	b.n	80061ce <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	091b      	lsrs	r3, r3, #4
 800602a:	f003 0301 	and.w	r3, r3, #1
 800602e:	2b00      	cmp	r3, #0
 8006030:	d04d      	beq.n	80060ce <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	091b      	lsrs	r3, r3, #4
 8006036:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800603a:	2b00      	cmp	r3, #0
 800603c:	d047      	beq.n	80060ce <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006042:	b29b      	uxth	r3, r3
 8006044:	2b00      	cmp	r3, #0
 8006046:	d128      	bne.n	800609a <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800604e:	b2db      	uxtb	r3, r3
 8006050:	2b28      	cmp	r3, #40	@ 0x28
 8006052:	d108      	bne.n	8006066 <I2C_Slave_ISR_IT+0x8e>
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800605a:	d104      	bne.n	8006066 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800605c:	6939      	ldr	r1, [r7, #16]
 800605e:	68f8      	ldr	r0, [r7, #12]
 8006060:	f000 ffec 	bl	800703c <I2C_ITListenCplt>
 8006064:	e032      	b.n	80060cc <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800606c:	b2db      	uxtb	r3, r3
 800606e:	2b29      	cmp	r3, #41	@ 0x29
 8006070:	d10e      	bne.n	8006090 <I2C_Slave_ISR_IT+0xb8>
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006078:	d00a      	beq.n	8006090 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2210      	movs	r2, #16
 8006080:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006082:	68f8      	ldr	r0, [r7, #12]
 8006084:	f001 f947 	bl	8007316 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f000 fd44 	bl	8006b16 <I2C_ITSlaveSeqCplt>
 800608e:	e01d      	b.n	80060cc <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	2210      	movs	r2, #16
 8006096:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8006098:	e096      	b.n	80061c8 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	2210      	movs	r2, #16
 80060a0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060a6:	f043 0204 	orr.w	r2, r3, #4
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d004      	beq.n	80060be <I2C_Slave_ISR_IT+0xe6>
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060ba:	f040 8085 	bne.w	80061c8 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060c2:	4619      	mov	r1, r3
 80060c4:	68f8      	ldr	r0, [r7, #12]
 80060c6:	f001 f80f 	bl	80070e8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80060ca:	e07d      	b.n	80061c8 <I2C_Slave_ISR_IT+0x1f0>
 80060cc:	e07c      	b.n	80061c8 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	089b      	lsrs	r3, r3, #2
 80060d2:	f003 0301 	and.w	r3, r3, #1
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d030      	beq.n	800613c <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	089b      	lsrs	r3, r3, #2
 80060de:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d02a      	beq.n	800613c <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d018      	beq.n	8006122 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060fa:	b2d2      	uxtb	r2, r2
 80060fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006102:	1c5a      	adds	r2, r3, #1
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800610c:	3b01      	subs	r3, #1
 800610e:	b29a      	uxth	r2, r3
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006118:	b29b      	uxth	r3, r3
 800611a:	3b01      	subs	r3, #1
 800611c:	b29a      	uxth	r2, r3
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006126:	b29b      	uxth	r3, r3
 8006128:	2b00      	cmp	r3, #0
 800612a:	d14f      	bne.n	80061cc <I2C_Slave_ISR_IT+0x1f4>
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006132:	d04b      	beq.n	80061cc <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8006134:	68f8      	ldr	r0, [r7, #12]
 8006136:	f000 fcee 	bl	8006b16 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800613a:	e047      	b.n	80061cc <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	08db      	lsrs	r3, r3, #3
 8006140:	f003 0301 	and.w	r3, r3, #1
 8006144:	2b00      	cmp	r3, #0
 8006146:	d00a      	beq.n	800615e <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	08db      	lsrs	r3, r3, #3
 800614c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006150:	2b00      	cmp	r3, #0
 8006152:	d004      	beq.n	800615e <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8006154:	6939      	ldr	r1, [r7, #16]
 8006156:	68f8      	ldr	r0, [r7, #12]
 8006158:	f000 fc1c 	bl	8006994 <I2C_ITAddrCplt>
 800615c:	e037      	b.n	80061ce <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	085b      	lsrs	r3, r3, #1
 8006162:	f003 0301 	and.w	r3, r3, #1
 8006166:	2b00      	cmp	r3, #0
 8006168:	d031      	beq.n	80061ce <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	085b      	lsrs	r3, r3, #1
 800616e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006172:	2b00      	cmp	r3, #0
 8006174:	d02b      	beq.n	80061ce <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800617a:	b29b      	uxth	r3, r3
 800617c:	2b00      	cmp	r3, #0
 800617e:	d018      	beq.n	80061b2 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006184:	781a      	ldrb	r2, [r3, #0]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006190:	1c5a      	adds	r2, r3, #1
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800619a:	b29b      	uxth	r3, r3
 800619c:	3b01      	subs	r3, #1
 800619e:	b29a      	uxth	r2, r3
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061a8:	3b01      	subs	r3, #1
 80061aa:	b29a      	uxth	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	851a      	strh	r2, [r3, #40]	@ 0x28
 80061b0:	e00d      	b.n	80061ce <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80061b8:	d002      	beq.n	80061c0 <I2C_Slave_ISR_IT+0x1e8>
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d106      	bne.n	80061ce <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80061c0:	68f8      	ldr	r0, [r7, #12]
 80061c2:	f000 fca8 	bl	8006b16 <I2C_ITSlaveSeqCplt>
 80061c6:	e002      	b.n	80061ce <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 80061c8:	bf00      	nop
 80061ca:	e000      	b.n	80061ce <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 80061cc:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2200      	movs	r2, #0
 80061d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80061d6:	2300      	movs	r3, #0
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3718      	adds	r7, #24
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}

080061e0 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b088      	sub	sp, #32
 80061e4:	af02      	add	r7, sp, #8
 80061e6:	60f8      	str	r0, [r7, #12]
 80061e8:	60b9      	str	r1, [r7, #8]
 80061ea:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d101      	bne.n	80061fa <I2C_Master_ISR_DMA+0x1a>
 80061f6:	2302      	movs	r3, #2
 80061f8:	e0f0      	b.n	80063dc <I2C_Master_ISR_DMA+0x1fc>
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2201      	movs	r2, #1
 80061fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	091b      	lsrs	r3, r3, #4
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	2b00      	cmp	r3, #0
 800620c:	d017      	beq.n	800623e <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	091b      	lsrs	r3, r3, #4
 8006212:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006216:	2b00      	cmp	r3, #0
 8006218:	d011      	beq.n	800623e <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	2210      	movs	r2, #16
 8006220:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006226:	f043 0204 	orr.w	r2, r3, #4
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800622e:	2120      	movs	r1, #32
 8006230:	68f8      	ldr	r0, [r7, #12]
 8006232:	f001 fb85 	bl	8007940 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006236:	68f8      	ldr	r0, [r7, #12]
 8006238:	f001 f86d 	bl	8007316 <I2C_Flush_TXDR>
 800623c:	e0c9      	b.n	80063d2 <I2C_Master_ISR_DMA+0x1f2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	09db      	lsrs	r3, r3, #7
 8006242:	f003 0301 	and.w	r3, r3, #1
 8006246:	2b00      	cmp	r3, #0
 8006248:	f000 8081 	beq.w	800634e <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	099b      	lsrs	r3, r3, #6
 8006250:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006254:	2b00      	cmp	r3, #0
 8006256:	d07a      	beq.n	800634e <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	681a      	ldr	r2, [r3, #0]
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006266:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800626c:	b29b      	uxth	r3, r3
 800626e:	2b00      	cmp	r3, #0
 8006270:	d05c      	beq.n	800632c <I2C_Master_ISR_DMA+0x14c>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	b29b      	uxth	r3, r3
 800627a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800627e:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006284:	b29b      	uxth	r3, r3
 8006286:	2bff      	cmp	r3, #255	@ 0xff
 8006288:	d914      	bls.n	80062b4 <I2C_Master_ISR_DMA+0xd4>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	699b      	ldr	r3, [r3, #24]
 8006290:	0c1b      	lsrs	r3, r3, #16
 8006292:	b2db      	uxtb	r3, r3
 8006294:	f003 0301 	and.w	r3, r3, #1
 8006298:	b2db      	uxtb	r3, r3
 800629a:	2b01      	cmp	r3, #1
 800629c:	d103      	bne.n	80062a6 <I2C_Master_ISR_DMA+0xc6>
        {
          hi2c->XferSize = 1U;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2201      	movs	r2, #1
 80062a2:	851a      	strh	r2, [r3, #40]	@ 0x28
 80062a4:	e002      	b.n	80062ac <I2C_Master_ISR_DMA+0xcc>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	22ff      	movs	r2, #255	@ 0xff
 80062aa:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 80062ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80062b0:	617b      	str	r3, [r7, #20]
 80062b2:	e010      	b.n	80062d6 <I2C_Master_ISR_DMA+0xf6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062b8:	b29a      	uxth	r2, r3
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80062c6:	d003      	beq.n	80062d0 <I2C_Master_ISR_DMA+0xf0>
        {
          xfermode = hi2c->XferOptions;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062cc:	617b      	str	r3, [r7, #20]
 80062ce:	e002      	b.n	80062d6 <I2C_Master_ISR_DMA+0xf6>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80062d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80062d4:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062da:	b2da      	uxtb	r2, r3
 80062dc:	8a79      	ldrh	r1, [r7, #18]
 80062de:	2300      	movs	r3, #0
 80062e0:	9300      	str	r3, [sp, #0]
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	68f8      	ldr	r0, [r7, #12]
 80062e6:	f001 faf9 	bl	80078dc <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062ee:	b29a      	uxth	r2, r3
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062f4:	1ad3      	subs	r3, r2, r3
 80062f6:	b29a      	uxth	r2, r3
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006302:	b2db      	uxtb	r3, r3
 8006304:	2b22      	cmp	r3, #34	@ 0x22
 8006306:	d108      	bne.n	800631a <I2C_Master_ISR_DMA+0x13a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	681a      	ldr	r2, [r3, #0]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006316:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006318:	e05b      	b.n	80063d2 <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006328:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800632a:	e052      	b.n	80063d2 <I2C_Master_ISR_DMA+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006336:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800633a:	d003      	beq.n	8006344 <I2C_Master_ISR_DMA+0x164>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800633c:	68f8      	ldr	r0, [r7, #12]
 800633e:	f000 fbad 	bl	8006a9c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8006342:	e046      	b.n	80063d2 <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006344:	2140      	movs	r1, #64	@ 0x40
 8006346:	68f8      	ldr	r0, [r7, #12]
 8006348:	f000 fece 	bl	80070e8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800634c:	e041      	b.n	80063d2 <I2C_Master_ISR_DMA+0x1f2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	099b      	lsrs	r3, r3, #6
 8006352:	f003 0301 	and.w	r3, r3, #1
 8006356:	2b00      	cmp	r3, #0
 8006358:	d029      	beq.n	80063ae <I2C_Master_ISR_DMA+0x1ce>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	099b      	lsrs	r3, r3, #6
 800635e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006362:	2b00      	cmp	r3, #0
 8006364:	d023      	beq.n	80063ae <I2C_Master_ISR_DMA+0x1ce>
  {
    if (hi2c->XferCount == 0U)
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800636a:	b29b      	uxth	r3, r3
 800636c:	2b00      	cmp	r3, #0
 800636e:	d119      	bne.n	80063a4 <I2C_Master_ISR_DMA+0x1c4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800637a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800637e:	d027      	beq.n	80063d0 <I2C_Master_ISR_DMA+0x1f0>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006384:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006388:	d108      	bne.n	800639c <I2C_Master_ISR_DMA+0x1bc>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	685a      	ldr	r2, [r3, #4]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006398:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800639a:	e019      	b.n	80063d0 <I2C_Master_ISR_DMA+0x1f0>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800639c:	68f8      	ldr	r0, [r7, #12]
 800639e:	f000 fb7d 	bl	8006a9c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80063a2:	e015      	b.n	80063d0 <I2C_Master_ISR_DMA+0x1f0>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80063a4:	2140      	movs	r1, #64	@ 0x40
 80063a6:	68f8      	ldr	r0, [r7, #12]
 80063a8:	f000 fe9e 	bl	80070e8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80063ac:	e010      	b.n	80063d0 <I2C_Master_ISR_DMA+0x1f0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	095b      	lsrs	r3, r3, #5
 80063b2:	f003 0301 	and.w	r3, r3, #1
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d00b      	beq.n	80063d2 <I2C_Master_ISR_DMA+0x1f2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	095b      	lsrs	r3, r3, #5
 80063be:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d005      	beq.n	80063d2 <I2C_Master_ISR_DMA+0x1f2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80063c6:	68b9      	ldr	r1, [r7, #8]
 80063c8:	68f8      	ldr	r0, [r7, #12]
 80063ca:	f000 fc03 	bl	8006bd4 <I2C_ITMasterCplt>
 80063ce:	e000      	b.n	80063d2 <I2C_Master_ISR_DMA+0x1f2>
    if (hi2c->XferCount == 0U)
 80063d0:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80063da:	2300      	movs	r3, #0
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3718      	adds	r7, #24
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}

080063e4 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b088      	sub	sp, #32
 80063e8:	af02      	add	r7, sp, #8
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	60b9      	str	r1, [r7, #8]
 80063ee:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80063f0:	4b94      	ldr	r3, [pc, #592]	@ (8006644 <I2C_Mem_ISR_DMA+0x260>)
 80063f2:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d101      	bne.n	8006402 <I2C_Mem_ISR_DMA+0x1e>
 80063fe:	2302      	movs	r3, #2
 8006400:	e139      	b.n	8006676 <I2C_Mem_ISR_DMA+0x292>
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2201      	movs	r2, #1
 8006406:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	091b      	lsrs	r3, r3, #4
 800640e:	f003 0301 	and.w	r3, r3, #1
 8006412:	2b00      	cmp	r3, #0
 8006414:	d017      	beq.n	8006446 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	091b      	lsrs	r3, r3, #4
 800641a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800641e:	2b00      	cmp	r3, #0
 8006420:	d011      	beq.n	8006446 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	2210      	movs	r2, #16
 8006428:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800642e:	f043 0204 	orr.w	r2, r3, #4
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006436:	2120      	movs	r1, #32
 8006438:	68f8      	ldr	r0, [r7, #12]
 800643a:	f001 fa81 	bl	8007940 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800643e:	68f8      	ldr	r0, [r7, #12]
 8006440:	f000 ff69 	bl	8007316 <I2C_Flush_TXDR>
 8006444:	e112      	b.n	800666c <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	085b      	lsrs	r3, r3, #1
 800644a:	f003 0301 	and.w	r3, r3, #1
 800644e:	2b00      	cmp	r3, #0
 8006450:	d00f      	beq.n	8006472 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	085b      	lsrs	r3, r3, #1
 8006456:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800645a:	2b00      	cmp	r3, #0
 800645c:	d009      	beq.n	8006472 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68fa      	ldr	r2, [r7, #12]
 8006464:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006466:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f04f 32ff 	mov.w	r2, #4294967295
 800646e:	651a      	str	r2, [r3, #80]	@ 0x50
 8006470:	e0fc      	b.n	800666c <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	09db      	lsrs	r3, r3, #7
 8006476:	f003 0301 	and.w	r3, r3, #1
 800647a:	2b00      	cmp	r3, #0
 800647c:	d06e      	beq.n	800655c <I2C_Mem_ISR_DMA+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	099b      	lsrs	r3, r3, #6
 8006482:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006486:	2b00      	cmp	r3, #0
 8006488:	d068      	beq.n	800655c <I2C_Mem_ISR_DMA+0x178>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800648a:	2101      	movs	r1, #1
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	f001 fadb 	bl	8007a48 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006492:	2110      	movs	r1, #16
 8006494:	68f8      	ldr	r0, [r7, #12]
 8006496:	f001 fa53 	bl	8007940 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800649e:	b29b      	uxth	r3, r3
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d056      	beq.n	8006552 <I2C_Mem_ISR_DMA+0x16e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	2bff      	cmp	r3, #255	@ 0xff
 80064ac:	d91e      	bls.n	80064ec <I2C_Mem_ISR_DMA+0x108>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	699b      	ldr	r3, [r3, #24]
 80064b4:	0c1b      	lsrs	r3, r3, #16
 80064b6:	b2db      	uxtb	r3, r3
 80064b8:	f003 0301 	and.w	r3, r3, #1
 80064bc:	b2db      	uxtb	r3, r3
 80064be:	2b01      	cmp	r3, #1
 80064c0:	d103      	bne.n	80064ca <I2C_Mem_ISR_DMA+0xe6>
        {
          hi2c->XferSize = 1U;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2201      	movs	r2, #1
 80064c6:	851a      	strh	r2, [r3, #40]	@ 0x28
 80064c8:	e002      	b.n	80064d0 <I2C_Mem_ISR_DMA+0xec>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	22ff      	movs	r2, #255	@ 0xff
 80064ce:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064d4:	b299      	uxth	r1, r3
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064da:	b2da      	uxtb	r2, r3
 80064dc:	2300      	movs	r3, #0
 80064de:	9300      	str	r3, [sp, #0]
 80064e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80064e4:	68f8      	ldr	r0, [r7, #12]
 80064e6:	f001 f9f9 	bl	80078dc <I2C_TransferConfig>
 80064ea:	e011      	b.n	8006510 <I2C_Mem_ISR_DMA+0x12c>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064f0:	b29a      	uxth	r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064fa:	b299      	uxth	r1, r3
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006500:	b2da      	uxtb	r2, r3
 8006502:	2300      	movs	r3, #0
 8006504:	9300      	str	r3, [sp, #0]
 8006506:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800650a:	68f8      	ldr	r0, [r7, #12]
 800650c:	f001 f9e6 	bl	80078dc <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006514:	b29a      	uxth	r2, r3
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800651a:	1ad3      	subs	r3, r2, r3
 800651c:	b29a      	uxth	r2, r3
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006528:	b2db      	uxtb	r3, r3
 800652a:	2b22      	cmp	r3, #34	@ 0x22
 800652c:	d108      	bne.n	8006540 <I2C_Mem_ISR_DMA+0x15c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800653c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800653e:	e095      	b.n	800666c <I2C_Mem_ISR_DMA+0x288>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800654e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006550:	e08c      	b.n	800666c <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006552:	2140      	movs	r1, #64	@ 0x40
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	f000 fdc7 	bl	80070e8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800655a:	e087      	b.n	800666c <I2C_Mem_ISR_DMA+0x288>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	099b      	lsrs	r3, r3, #6
 8006560:	f003 0301 	and.w	r3, r3, #1
 8006564:	2b00      	cmp	r3, #0
 8006566:	d071      	beq.n	800664c <I2C_Mem_ISR_DMA+0x268>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	099b      	lsrs	r3, r3, #6
 800656c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006570:	2b00      	cmp	r3, #0
 8006572:	d06b      	beq.n	800664c <I2C_Mem_ISR_DMA+0x268>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006574:	2101      	movs	r1, #1
 8006576:	68f8      	ldr	r0, [r7, #12]
 8006578:	f001 fa66 	bl	8007a48 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800657c:	2110      	movs	r1, #16
 800657e:	68f8      	ldr	r0, [r7, #12]
 8006580:	f001 f9de 	bl	8007940 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800658a:	b2db      	uxtb	r3, r3
 800658c:	2b22      	cmp	r3, #34	@ 0x22
 800658e:	d101      	bne.n	8006594 <I2C_Mem_ISR_DMA+0x1b0>
    {
      direction = I2C_GENERATE_START_READ;
 8006590:	4b2d      	ldr	r3, [pc, #180]	@ (8006648 <I2C_Mem_ISR_DMA+0x264>)
 8006592:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006598:	b29b      	uxth	r3, r3
 800659a:	2bff      	cmp	r3, #255	@ 0xff
 800659c:	d91e      	bls.n	80065dc <I2C_Mem_ISR_DMA+0x1f8>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	699b      	ldr	r3, [r3, #24]
 80065a4:	0c1b      	lsrs	r3, r3, #16
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	f003 0301 	and.w	r3, r3, #1
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d103      	bne.n	80065ba <I2C_Mem_ISR_DMA+0x1d6>
      {
        hi2c->XferSize = 1U;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2201      	movs	r2, #1
 80065b6:	851a      	strh	r2, [r3, #40]	@ 0x28
 80065b8:	e002      	b.n	80065c0 <I2C_Mem_ISR_DMA+0x1dc>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	22ff      	movs	r2, #255	@ 0xff
 80065be:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065c4:	b299      	uxth	r1, r3
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065ca:	b2da      	uxtb	r2, r3
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	9300      	str	r3, [sp, #0]
 80065d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80065d4:	68f8      	ldr	r0, [r7, #12]
 80065d6:	f001 f981 	bl	80078dc <I2C_TransferConfig>
 80065da:	e011      	b.n	8006600 <I2C_Mem_ISR_DMA+0x21c>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065e0:	b29a      	uxth	r2, r3
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065ea:	b299      	uxth	r1, r3
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065f0:	b2da      	uxtb	r2, r3
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	9300      	str	r3, [sp, #0]
 80065f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80065fa:	68f8      	ldr	r0, [r7, #12]
 80065fc:	f001 f96e 	bl	80078dc <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006604:	b29a      	uxth	r2, r3
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	b29a      	uxth	r2, r3
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006618:	b2db      	uxtb	r3, r3
 800661a:	2b22      	cmp	r3, #34	@ 0x22
 800661c:	d108      	bne.n	8006630 <I2C_Mem_ISR_DMA+0x24c>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800662c:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800662e:	e01d      	b.n	800666c <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800663e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006640:	e014      	b.n	800666c <I2C_Mem_ISR_DMA+0x288>
 8006642:	bf00      	nop
 8006644:	80002000 	.word	0x80002000
 8006648:	80002400 	.word	0x80002400
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	095b      	lsrs	r3, r3, #5
 8006650:	f003 0301 	and.w	r3, r3, #1
 8006654:	2b00      	cmp	r3, #0
 8006656:	d009      	beq.n	800666c <I2C_Mem_ISR_DMA+0x288>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	095b      	lsrs	r3, r3, #5
 800665c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006660:	2b00      	cmp	r3, #0
 8006662:	d003      	beq.n	800666c <I2C_Mem_ISR_DMA+0x288>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8006664:	68b9      	ldr	r1, [r7, #8]
 8006666:	68f8      	ldr	r0, [r7, #12]
 8006668:	f000 fab4 	bl	8006bd4 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2200      	movs	r2, #0
 8006670:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006674:	2300      	movs	r3, #0
}
 8006676:	4618      	mov	r0, r3
 8006678:	3718      	adds	r7, #24
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop

08006680 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b088      	sub	sp, #32
 8006684:	af00      	add	r7, sp, #0
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006690:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8006692:	2300      	movs	r3, #0
 8006694:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800669c:	2b01      	cmp	r3, #1
 800669e:	d101      	bne.n	80066a4 <I2C_Slave_ISR_DMA+0x24>
 80066a0:	2302      	movs	r3, #2
 80066a2:	e0ca      	b.n	800683a <I2C_Slave_ISR_DMA+0x1ba>
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	095b      	lsrs	r3, r3, #5
 80066b0:	f003 0301 	and.w	r3, r3, #1
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d00a      	beq.n	80066ce <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	095b      	lsrs	r3, r3, #5
 80066bc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d004      	beq.n	80066ce <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80066c4:	68b9      	ldr	r1, [r7, #8]
 80066c6:	68f8      	ldr	r0, [r7, #12]
 80066c8:	f000 fb4e 	bl	8006d68 <I2C_ITSlaveCplt>
 80066cc:	e0b0      	b.n	8006830 <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	091b      	lsrs	r3, r3, #4
 80066d2:	f003 0301 	and.w	r3, r3, #1
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	f000 809a 	beq.w	8006810 <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	091b      	lsrs	r3, r3, #4
 80066e0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	f000 8093 	beq.w	8006810 <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	0b9b      	lsrs	r3, r3, #14
 80066ee:	f003 0301 	and.w	r3, r3, #1
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d105      	bne.n	8006702 <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	0bdb      	lsrs	r3, r3, #15
 80066fa:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d07f      	beq.n	8006802 <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006706:	2b00      	cmp	r3, #0
 8006708:	d00d      	beq.n	8006726 <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	0bdb      	lsrs	r3, r3, #15
 800670e:	f003 0301 	and.w	r3, r3, #1
 8006712:	2b00      	cmp	r3, #0
 8006714:	d007      	beq.n	8006726 <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d101      	bne.n	8006726 <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 8006722:	2301      	movs	r3, #1
 8006724:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800672a:	2b00      	cmp	r3, #0
 800672c:	d00d      	beq.n	800674a <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	0b9b      	lsrs	r3, r3, #14
 8006732:	f003 0301 	and.w	r3, r3, #1
 8006736:	2b00      	cmp	r3, #0
 8006738:	d007      	beq.n	800674a <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d101      	bne.n	800674a <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 8006746:	2301      	movs	r3, #1
 8006748:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800674a:	69fb      	ldr	r3, [r7, #28]
 800674c:	2b01      	cmp	r3, #1
 800674e:	d128      	bne.n	80067a2 <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006756:	b2db      	uxtb	r3, r3
 8006758:	2b28      	cmp	r3, #40	@ 0x28
 800675a:	d108      	bne.n	800676e <I2C_Slave_ISR_DMA+0xee>
 800675c:	69bb      	ldr	r3, [r7, #24]
 800675e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006762:	d104      	bne.n	800676e <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8006764:	68b9      	ldr	r1, [r7, #8]
 8006766:	68f8      	ldr	r0, [r7, #12]
 8006768:	f000 fc68 	bl	800703c <I2C_ITListenCplt>
 800676c:	e048      	b.n	8006800 <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006774:	b2db      	uxtb	r3, r3
 8006776:	2b29      	cmp	r3, #41	@ 0x29
 8006778:	d10e      	bne.n	8006798 <I2C_Slave_ISR_DMA+0x118>
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006780:	d00a      	beq.n	8006798 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2210      	movs	r2, #16
 8006788:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800678a:	68f8      	ldr	r0, [r7, #12]
 800678c:	f000 fdc3 	bl	8007316 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8006790:	68f8      	ldr	r0, [r7, #12]
 8006792:	f000 f9c0 	bl	8006b16 <I2C_ITSlaveSeqCplt>
 8006796:	e033      	b.n	8006800 <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2210      	movs	r2, #16
 800679e:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80067a0:	e034      	b.n	800680c <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	2210      	movs	r2, #16
 80067a8:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067ae:	f043 0204 	orr.w	r2, r3, #4
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067bc:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80067be:	69bb      	ldr	r3, [r7, #24]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d003      	beq.n	80067cc <I2C_Slave_ISR_DMA+0x14c>
 80067c4:	69bb      	ldr	r3, [r7, #24]
 80067c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067ca:	d11f      	bne.n	800680c <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80067cc:	7dfb      	ldrb	r3, [r7, #23]
 80067ce:	2b21      	cmp	r3, #33	@ 0x21
 80067d0:	d002      	beq.n	80067d8 <I2C_Slave_ISR_DMA+0x158>
 80067d2:	7dfb      	ldrb	r3, [r7, #23]
 80067d4:	2b29      	cmp	r3, #41	@ 0x29
 80067d6:	d103      	bne.n	80067e0 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2221      	movs	r2, #33	@ 0x21
 80067dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80067de:	e008      	b.n	80067f2 <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80067e0:	7dfb      	ldrb	r3, [r7, #23]
 80067e2:	2b22      	cmp	r3, #34	@ 0x22
 80067e4:	d002      	beq.n	80067ec <I2C_Slave_ISR_DMA+0x16c>
 80067e6:	7dfb      	ldrb	r3, [r7, #23]
 80067e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80067ea:	d102      	bne.n	80067f2 <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2222      	movs	r2, #34	@ 0x22
 80067f0:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067f6:	4619      	mov	r1, r3
 80067f8:	68f8      	ldr	r0, [r7, #12]
 80067fa:	f000 fc75 	bl	80070e8 <I2C_ITError>
      if (treatdmanack == 1U)
 80067fe:	e005      	b.n	800680c <I2C_Slave_ISR_DMA+0x18c>
 8006800:	e004      	b.n	800680c <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2210      	movs	r2, #16
 8006808:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800680a:	e011      	b.n	8006830 <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 800680c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800680e:	e00f      	b.n	8006830 <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	08db      	lsrs	r3, r3, #3
 8006814:	f003 0301 	and.w	r3, r3, #1
 8006818:	2b00      	cmp	r3, #0
 800681a:	d009      	beq.n	8006830 <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	08db      	lsrs	r3, r3, #3
 8006820:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006824:	2b00      	cmp	r3, #0
 8006826:	d003      	beq.n	8006830 <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8006828:	68b9      	ldr	r1, [r7, #8]
 800682a:	68f8      	ldr	r0, [r7, #12]
 800682c:	f000 f8b2 	bl	8006994 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2200      	movs	r2, #0
 8006834:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006838:	2300      	movs	r3, #0
}
 800683a:	4618      	mov	r0, r3
 800683c:	3720      	adds	r7, #32
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}
	...

08006844 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b086      	sub	sp, #24
 8006848:	af02      	add	r7, sp, #8
 800684a:	60f8      	str	r0, [r7, #12]
 800684c:	4608      	mov	r0, r1
 800684e:	4611      	mov	r1, r2
 8006850:	461a      	mov	r2, r3
 8006852:	4603      	mov	r3, r0
 8006854:	817b      	strh	r3, [r7, #10]
 8006856:	460b      	mov	r3, r1
 8006858:	813b      	strh	r3, [r7, #8]
 800685a:	4613      	mov	r3, r2
 800685c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800685e:	88fb      	ldrh	r3, [r7, #6]
 8006860:	b2da      	uxtb	r2, r3
 8006862:	8979      	ldrh	r1, [r7, #10]
 8006864:	4b20      	ldr	r3, [pc, #128]	@ (80068e8 <I2C_RequestMemoryWrite+0xa4>)
 8006866:	9300      	str	r3, [sp, #0]
 8006868:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800686c:	68f8      	ldr	r0, [r7, #12]
 800686e:	f001 f835 	bl	80078dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006872:	69fa      	ldr	r2, [r7, #28]
 8006874:	69b9      	ldr	r1, [r7, #24]
 8006876:	68f8      	ldr	r0, [r7, #12]
 8006878:	f000 fec6 	bl	8007608 <I2C_WaitOnTXISFlagUntilTimeout>
 800687c:	4603      	mov	r3, r0
 800687e:	2b00      	cmp	r3, #0
 8006880:	d001      	beq.n	8006886 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	e02c      	b.n	80068e0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006886:	88fb      	ldrh	r3, [r7, #6]
 8006888:	2b01      	cmp	r3, #1
 800688a:	d105      	bne.n	8006898 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800688c:	893b      	ldrh	r3, [r7, #8]
 800688e:	b2da      	uxtb	r2, r3
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	629a      	str	r2, [r3, #40]	@ 0x28
 8006896:	e015      	b.n	80068c4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006898:	893b      	ldrh	r3, [r7, #8]
 800689a:	0a1b      	lsrs	r3, r3, #8
 800689c:	b29b      	uxth	r3, r3
 800689e:	b2da      	uxtb	r2, r3
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068a6:	69fa      	ldr	r2, [r7, #28]
 80068a8:	69b9      	ldr	r1, [r7, #24]
 80068aa:	68f8      	ldr	r0, [r7, #12]
 80068ac:	f000 feac 	bl	8007608 <I2C_WaitOnTXISFlagUntilTimeout>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d001      	beq.n	80068ba <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	e012      	b.n	80068e0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80068ba:	893b      	ldrh	r3, [r7, #8]
 80068bc:	b2da      	uxtb	r2, r3
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80068c4:	69fb      	ldr	r3, [r7, #28]
 80068c6:	9300      	str	r3, [sp, #0]
 80068c8:	69bb      	ldr	r3, [r7, #24]
 80068ca:	2200      	movs	r2, #0
 80068cc:	2180      	movs	r1, #128	@ 0x80
 80068ce:	68f8      	ldr	r0, [r7, #12]
 80068d0:	f000 fe41 	bl	8007556 <I2C_WaitOnFlagUntilTimeout>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d001      	beq.n	80068de <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e000      	b.n	80068e0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80068de:	2300      	movs	r3, #0
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	80002000 	.word	0x80002000

080068ec <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b086      	sub	sp, #24
 80068f0:	af02      	add	r7, sp, #8
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	4608      	mov	r0, r1
 80068f6:	4611      	mov	r1, r2
 80068f8:	461a      	mov	r2, r3
 80068fa:	4603      	mov	r3, r0
 80068fc:	817b      	strh	r3, [r7, #10]
 80068fe:	460b      	mov	r3, r1
 8006900:	813b      	strh	r3, [r7, #8]
 8006902:	4613      	mov	r3, r2
 8006904:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006906:	88fb      	ldrh	r3, [r7, #6]
 8006908:	b2da      	uxtb	r2, r3
 800690a:	8979      	ldrh	r1, [r7, #10]
 800690c:	4b20      	ldr	r3, [pc, #128]	@ (8006990 <I2C_RequestMemoryRead+0xa4>)
 800690e:	9300      	str	r3, [sp, #0]
 8006910:	2300      	movs	r3, #0
 8006912:	68f8      	ldr	r0, [r7, #12]
 8006914:	f000 ffe2 	bl	80078dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006918:	69fa      	ldr	r2, [r7, #28]
 800691a:	69b9      	ldr	r1, [r7, #24]
 800691c:	68f8      	ldr	r0, [r7, #12]
 800691e:	f000 fe73 	bl	8007608 <I2C_WaitOnTXISFlagUntilTimeout>
 8006922:	4603      	mov	r3, r0
 8006924:	2b00      	cmp	r3, #0
 8006926:	d001      	beq.n	800692c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	e02c      	b.n	8006986 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800692c:	88fb      	ldrh	r3, [r7, #6]
 800692e:	2b01      	cmp	r3, #1
 8006930:	d105      	bne.n	800693e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006932:	893b      	ldrh	r3, [r7, #8]
 8006934:	b2da      	uxtb	r2, r3
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	629a      	str	r2, [r3, #40]	@ 0x28
 800693c:	e015      	b.n	800696a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800693e:	893b      	ldrh	r3, [r7, #8]
 8006940:	0a1b      	lsrs	r3, r3, #8
 8006942:	b29b      	uxth	r3, r3
 8006944:	b2da      	uxtb	r2, r3
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800694c:	69fa      	ldr	r2, [r7, #28]
 800694e:	69b9      	ldr	r1, [r7, #24]
 8006950:	68f8      	ldr	r0, [r7, #12]
 8006952:	f000 fe59 	bl	8007608 <I2C_WaitOnTXISFlagUntilTimeout>
 8006956:	4603      	mov	r3, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d001      	beq.n	8006960 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	e012      	b.n	8006986 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006960:	893b      	ldrh	r3, [r7, #8]
 8006962:	b2da      	uxtb	r2, r3
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	9300      	str	r3, [sp, #0]
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	2200      	movs	r2, #0
 8006972:	2140      	movs	r1, #64	@ 0x40
 8006974:	68f8      	ldr	r0, [r7, #12]
 8006976:	f000 fdee 	bl	8007556 <I2C_WaitOnFlagUntilTimeout>
 800697a:	4603      	mov	r3, r0
 800697c:	2b00      	cmp	r3, #0
 800697e:	d001      	beq.n	8006984 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006980:	2301      	movs	r3, #1
 8006982:	e000      	b.n	8006986 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006984:	2300      	movs	r3, #0
}
 8006986:	4618      	mov	r0, r3
 8006988:	3710      	adds	r7, #16
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}
 800698e:	bf00      	nop
 8006990:	80002000 	.word	0x80002000

08006994 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b084      	sub	sp, #16
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
 800699c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80069aa:	2b28      	cmp	r3, #40	@ 0x28
 80069ac:	d16a      	bne.n	8006a84 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	699b      	ldr	r3, [r3, #24]
 80069b4:	0c1b      	lsrs	r3, r3, #16
 80069b6:	b2db      	uxtb	r3, r3
 80069b8:	f003 0301 	and.w	r3, r3, #1
 80069bc:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	699b      	ldr	r3, [r3, #24]
 80069c4:	0c1b      	lsrs	r3, r3, #16
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80069cc:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	b29b      	uxth	r3, r3
 80069d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069da:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80069e8:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	68db      	ldr	r3, [r3, #12]
 80069ee:	2b02      	cmp	r3, #2
 80069f0:	d138      	bne.n	8006a64 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80069f2:	897b      	ldrh	r3, [r7, #10]
 80069f4:	09db      	lsrs	r3, r3, #7
 80069f6:	b29a      	uxth	r2, r3
 80069f8:	89bb      	ldrh	r3, [r7, #12]
 80069fa:	4053      	eors	r3, r2
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	f003 0306 	and.w	r3, r3, #6
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d11c      	bne.n	8006a40 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8006a06:	897b      	ldrh	r3, [r7, #10]
 8006a08:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a0e:	1c5a      	adds	r2, r3, #1
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a18:	2b02      	cmp	r3, #2
 8006a1a:	d13b      	bne.n	8006a94 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	2208      	movs	r2, #8
 8006a28:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006a32:	89ba      	ldrh	r2, [r7, #12]
 8006a34:	7bfb      	ldrb	r3, [r7, #15]
 8006a36:	4619      	mov	r1, r3
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f7ff f95f 	bl	8005cfc <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006a3e:	e029      	b.n	8006a94 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8006a40:	893b      	ldrh	r3, [r7, #8]
 8006a42:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006a44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f000 fffd 	bl	8007a48 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006a56:	89ba      	ldrh	r2, [r7, #12]
 8006a58:	7bfb      	ldrb	r3, [r7, #15]
 8006a5a:	4619      	mov	r1, r3
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f7ff f94d 	bl	8005cfc <HAL_I2C_AddrCallback>
}
 8006a62:	e017      	b.n	8006a94 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006a64:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f000 ffed 	bl	8007a48 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006a76:	89ba      	ldrh	r2, [r7, #12]
 8006a78:	7bfb      	ldrb	r3, [r7, #15]
 8006a7a:	4619      	mov	r1, r3
 8006a7c:	6878      	ldr	r0, [r7, #4]
 8006a7e:	f7ff f93d 	bl	8005cfc <HAL_I2C_AddrCallback>
}
 8006a82:	e007      	b.n	8006a94 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	2208      	movs	r2, #8
 8006a8a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8006a94:	bf00      	nop
 8006a96:	3710      	adds	r7, #16
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b082      	sub	sp, #8
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	2b21      	cmp	r3, #33	@ 0x21
 8006ab6:	d115      	bne.n	8006ae4 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2220      	movs	r2, #32
 8006abc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2211      	movs	r2, #17
 8006ac4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006acc:	2101      	movs	r1, #1
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f000 ffba 	bl	8007a48 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f7fc fa43 	bl	8002f68 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006ae2:	e014      	b.n	8006b0e <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2220      	movs	r2, #32
 8006ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2212      	movs	r2, #18
 8006af0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006af8:	2102      	movs	r1, #2
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f000 ffa4 	bl	8007a48 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f7ff f8d9 	bl	8005cc0 <HAL_I2C_MasterRxCpltCallback>
}
 8006b0e:	bf00      	nop
 8006b10:	3708      	adds	r7, #8
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}

08006b16 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006b16:	b580      	push	{r7, lr}
 8006b18:	b084      	sub	sp, #16
 8006b1a:	af00      	add	r7, sp, #0
 8006b1c:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	0b9b      	lsrs	r3, r3, #14
 8006b32:	f003 0301 	and.w	r3, r3, #1
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d008      	beq.n	8006b4c <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	681a      	ldr	r2, [r3, #0]
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006b48:	601a      	str	r2, [r3, #0]
 8006b4a:	e00d      	b.n	8006b68 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	0bdb      	lsrs	r3, r3, #15
 8006b50:	f003 0301 	and.w	r3, r3, #1
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d007      	beq.n	8006b68 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006b66:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	2b29      	cmp	r3, #41	@ 0x29
 8006b72:	d112      	bne.n	8006b9a <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2228      	movs	r2, #40	@ 0x28
 8006b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2221      	movs	r2, #33	@ 0x21
 8006b80:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006b82:	2101      	movs	r1, #1
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f000 ff5f 	bl	8007a48 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f7ff f89e 	bl	8005cd4 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006b98:	e017      	b.n	8006bca <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ba4:	d111      	bne.n	8006bca <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2228      	movs	r2, #40	@ 0x28
 8006baa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2222      	movs	r2, #34	@ 0x22
 8006bb2:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006bb4:	2102      	movs	r1, #2
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f000 ff46 	bl	8007a48 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f7ff f88f 	bl	8005ce8 <HAL_I2C_SlaveRxCpltCallback>
}
 8006bca:	bf00      	nop
 8006bcc:	3710      	adds	r7, #16
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
	...

08006bd4 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b086      	sub	sp, #24
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
 8006bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	2220      	movs	r2, #32
 8006be8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bf0:	b2db      	uxtb	r3, r3
 8006bf2:	2b21      	cmp	r3, #33	@ 0x21
 8006bf4:	d107      	bne.n	8006c06 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006bf6:	2101      	movs	r1, #1
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f000 ff25 	bl	8007a48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2211      	movs	r2, #17
 8006c02:	631a      	str	r2, [r3, #48]	@ 0x30
 8006c04:	e00c      	b.n	8006c20 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	2b22      	cmp	r3, #34	@ 0x22
 8006c10:	d106      	bne.n	8006c20 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006c12:	2102      	movs	r1, #2
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f000 ff17 	bl	8007a48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2212      	movs	r2, #18
 8006c1e:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	6859      	ldr	r1, [r3, #4]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	4b4d      	ldr	r3, [pc, #308]	@ (8006d60 <I2C_ITMasterCplt+0x18c>)
 8006c2c:	400b      	ands	r3, r1
 8006c2e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a4a      	ldr	r2, [pc, #296]	@ (8006d64 <I2C_ITMasterCplt+0x190>)
 8006c3a:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	091b      	lsrs	r3, r3, #4
 8006c40:	f003 0301 	and.w	r3, r3, #1
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d009      	beq.n	8006c5c <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	2210      	movs	r2, #16
 8006c4e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c54:	f043 0204 	orr.w	r2, r3, #4
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c62:	b2db      	uxtb	r3, r3
 8006c64:	2b60      	cmp	r3, #96	@ 0x60
 8006c66:	d10b      	bne.n	8006c80 <I2C_ITMasterCplt+0xac>
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	089b      	lsrs	r3, r3, #2
 8006c6c:	f003 0301 	and.w	r3, r3, #1
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d005      	beq.n	8006c80 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c7a:	b2db      	uxtb	r3, r3
 8006c7c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8006c7e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f000 fb48 	bl	8007316 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c8a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	2b60      	cmp	r3, #96	@ 0x60
 8006c96:	d002      	beq.n	8006c9e <I2C_ITMasterCplt+0xca>
 8006c98:	693b      	ldr	r3, [r7, #16]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d006      	beq.n	8006cac <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 fa1f 	bl	80070e8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006caa:	e054      	b.n	8006d56 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cb2:	b2db      	uxtb	r3, r3
 8006cb4:	2b21      	cmp	r3, #33	@ 0x21
 8006cb6:	d124      	bne.n	8006d02 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2220      	movs	r2, #32
 8006cbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ccc:	b2db      	uxtb	r3, r3
 8006cce:	2b40      	cmp	r3, #64	@ 0x40
 8006cd0:	d10b      	bne.n	8006cea <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f7ff f822 	bl	8005d2c <HAL_I2C_MemTxCpltCallback>
}
 8006ce8:	e035      	b.n	8006d56 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2200      	movs	r2, #0
 8006cee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f7fc f934 	bl	8002f68 <HAL_I2C_MasterTxCpltCallback>
}
 8006d00:	e029      	b.n	8006d56 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d08:	b2db      	uxtb	r3, r3
 8006d0a:	2b22      	cmp	r3, #34	@ 0x22
 8006d0c:	d123      	bne.n	8006d56 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2220      	movs	r2, #32
 8006d12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	2b40      	cmp	r3, #64	@ 0x40
 8006d26:	d10b      	bne.n	8006d40 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2200      	movs	r2, #0
 8006d34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f7fc f920 	bl	8002f7e <HAL_I2C_MemRxCpltCallback>
}
 8006d3e:	e00a      	b.n	8006d56 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2200      	movs	r2, #0
 8006d44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f7fe ffb5 	bl	8005cc0 <HAL_I2C_MasterRxCpltCallback>
}
 8006d56:	bf00      	nop
 8006d58:	3718      	adds	r7, #24
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}
 8006d5e:	bf00      	nop
 8006d60:	fe00e800 	.word	0xfe00e800
 8006d64:	ffff0000 	.word	0xffff0000

08006d68 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b086      	sub	sp, #24
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d82:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d8a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2220      	movs	r2, #32
 8006d92:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006d94:	7afb      	ldrb	r3, [r7, #11]
 8006d96:	2b21      	cmp	r3, #33	@ 0x21
 8006d98:	d002      	beq.n	8006da0 <I2C_ITSlaveCplt+0x38>
 8006d9a:	7afb      	ldrb	r3, [r7, #11]
 8006d9c:	2b29      	cmp	r3, #41	@ 0x29
 8006d9e:	d108      	bne.n	8006db2 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006da0:	f248 0101 	movw	r1, #32769	@ 0x8001
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f000 fe4f 	bl	8007a48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2221      	movs	r2, #33	@ 0x21
 8006dae:	631a      	str	r2, [r3, #48]	@ 0x30
 8006db0:	e019      	b.n	8006de6 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006db2:	7afb      	ldrb	r3, [r7, #11]
 8006db4:	2b22      	cmp	r3, #34	@ 0x22
 8006db6:	d002      	beq.n	8006dbe <I2C_ITSlaveCplt+0x56>
 8006db8:	7afb      	ldrb	r3, [r7, #11]
 8006dba:	2b2a      	cmp	r3, #42	@ 0x2a
 8006dbc:	d108      	bne.n	8006dd0 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006dbe:	f248 0102 	movw	r1, #32770	@ 0x8002
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f000 fe40 	bl	8007a48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2222      	movs	r2, #34	@ 0x22
 8006dcc:	631a      	str	r2, [r3, #48]	@ 0x30
 8006dce:	e00a      	b.n	8006de6 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8006dd0:	7afb      	ldrb	r3, [r7, #11]
 8006dd2:	2b28      	cmp	r3, #40	@ 0x28
 8006dd4:	d107      	bne.n	8006de6 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8006dd6:	f248 0103 	movw	r1, #32771	@ 0x8003
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f000 fe34 	bl	8007a48 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2200      	movs	r2, #0
 8006de4:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	685a      	ldr	r2, [r3, #4]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006df4:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	6859      	ldr	r1, [r3, #4]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	4b8c      	ldr	r3, [pc, #560]	@ (8007034 <I2C_ITSlaveCplt+0x2cc>)
 8006e02:	400b      	ands	r3, r1
 8006e04:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f000 fa85 	bl	8007316 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	0b9b      	lsrs	r3, r3, #14
 8006e10:	f003 0301 	and.w	r3, r3, #1
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d013      	beq.n	8006e40 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006e26:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d020      	beq.n	8006e72 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	b29a      	uxth	r2, r3
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006e3e:	e018      	b.n	8006e72 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	0bdb      	lsrs	r3, r3, #15
 8006e44:	f003 0301 	and.w	r3, r3, #1
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d012      	beq.n	8006e72 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006e5a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d006      	beq.n	8006e72 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	b29a      	uxth	r2, r3
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	089b      	lsrs	r3, r3, #2
 8006e76:	f003 0301 	and.w	r3, r3, #1
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d020      	beq.n	8006ec0 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	f023 0304 	bic.w	r3, r3, #4
 8006e84:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e90:	b2d2      	uxtb	r2, r2
 8006e92:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e98:	1c5a      	adds	r2, r3, #1
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d00c      	beq.n	8006ec0 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eaa:	3b01      	subs	r3, #1
 8006eac:	b29a      	uxth	r2, r3
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d005      	beq.n	8006ed6 <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ece:	f043 0204 	orr.w	r2, r3, #4
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	091b      	lsrs	r3, r3, #4
 8006eda:	f003 0301 	and.w	r3, r3, #1
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d04a      	beq.n	8006f78 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	091b      	lsrs	r3, r3, #4
 8006ee6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d044      	beq.n	8006f78 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ef2:	b29b      	uxth	r3, r3
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d128      	bne.n	8006f4a <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006efe:	b2db      	uxtb	r3, r3
 8006f00:	2b28      	cmp	r3, #40	@ 0x28
 8006f02:	d108      	bne.n	8006f16 <I2C_ITSlaveCplt+0x1ae>
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f0a:	d104      	bne.n	8006f16 <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006f0c:	6979      	ldr	r1, [r7, #20]
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 f894 	bl	800703c <I2C_ITListenCplt>
 8006f14:	e030      	b.n	8006f78 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f1c:	b2db      	uxtb	r3, r3
 8006f1e:	2b29      	cmp	r3, #41	@ 0x29
 8006f20:	d10e      	bne.n	8006f40 <I2C_ITSlaveCplt+0x1d8>
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006f28:	d00a      	beq.n	8006f40 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	2210      	movs	r2, #16
 8006f30:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f000 f9ef 	bl	8007316 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	f7ff fdec 	bl	8006b16 <I2C_ITSlaveSeqCplt>
 8006f3e:	e01b      	b.n	8006f78 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2210      	movs	r2, #16
 8006f46:	61da      	str	r2, [r3, #28]
 8006f48:	e016      	b.n	8006f78 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	2210      	movs	r2, #16
 8006f50:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f56:	f043 0204 	orr.w	r2, r3, #4
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d003      	beq.n	8006f6c <I2C_ITSlaveCplt+0x204>
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f6a:	d105      	bne.n	8006f78 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f70:	4619      	mov	r1, r3
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 f8b8 	bl	80070e8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2200      	movs	r2, #0
 8006f84:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d010      	beq.n	8006fb0 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f92:	4619      	mov	r1, r3
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 f8a7 	bl	80070e8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	2b28      	cmp	r3, #40	@ 0x28
 8006fa4:	d141      	bne.n	800702a <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8006fa6:	6979      	ldr	r1, [r7, #20]
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 f847 	bl	800703c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006fae:	e03c      	b.n	800702a <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006fb8:	d014      	beq.n	8006fe4 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f7ff fdab 	bl	8006b16 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	4a1d      	ldr	r2, [pc, #116]	@ (8007038 <I2C_ITSlaveCplt+0x2d0>)
 8006fc4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2220      	movs	r2, #32
 8006fca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f7fe fe9b 	bl	8005d18 <HAL_I2C_ListenCpltCallback>
}
 8006fe2:	e022      	b.n	800702a <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	2b22      	cmp	r3, #34	@ 0x22
 8006fee:	d10e      	bne.n	800700e <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2220      	movs	r2, #32
 8006ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f7fe fe6e 	bl	8005ce8 <HAL_I2C_SlaveRxCpltCallback>
}
 800700c:	e00d      	b.n	800702a <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2220      	movs	r2, #32
 8007012:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2200      	movs	r2, #0
 800701a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2200      	movs	r2, #0
 8007020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f7fe fe55 	bl	8005cd4 <HAL_I2C_SlaveTxCpltCallback>
}
 800702a:	bf00      	nop
 800702c:	3718      	adds	r7, #24
 800702e:	46bd      	mov	sp, r7
 8007030:	bd80      	pop	{r7, pc}
 8007032:	bf00      	nop
 8007034:	fe00e800 	.word	0xfe00e800
 8007038:	ffff0000 	.word	0xffff0000

0800703c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b082      	sub	sp, #8
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a26      	ldr	r2, [pc, #152]	@ (80070e4 <I2C_ITListenCplt+0xa8>)
 800704a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2220      	movs	r2, #32
 8007056:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2200      	movs	r2, #0
 8007066:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	089b      	lsrs	r3, r3, #2
 800706c:	f003 0301 	and.w	r3, r3, #1
 8007070:	2b00      	cmp	r3, #0
 8007072:	d022      	beq.n	80070ba <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800707e:	b2d2      	uxtb	r2, r2
 8007080:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007086:	1c5a      	adds	r2, r3, #1
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007090:	2b00      	cmp	r3, #0
 8007092:	d012      	beq.n	80070ba <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007098:	3b01      	subs	r3, #1
 800709a:	b29a      	uxth	r2, r3
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070a4:	b29b      	uxth	r3, r3
 80070a6:	3b01      	subs	r3, #1
 80070a8:	b29a      	uxth	r2, r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070b2:	f043 0204 	orr.w	r2, r3, #4
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80070ba:	f248 0103 	movw	r1, #32771	@ 0x8003
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f000 fcc2 	bl	8007a48 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	2210      	movs	r2, #16
 80070ca:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f7fe fe1f 	bl	8005d18 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80070da:	bf00      	nop
 80070dc:	3708      	adds	r7, #8
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}
 80070e2:	bf00      	nop
 80070e4:	ffff0000 	.word	0xffff0000

080070e8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b084      	sub	sp, #16
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
 80070f0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070f8:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2200      	movs	r2, #0
 80070fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4a6d      	ldr	r2, [pc, #436]	@ (80072bc <I2C_ITError+0x1d4>)
 8007106:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2200      	movs	r2, #0
 800710c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	431a      	orrs	r2, r3
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800711a:	7bfb      	ldrb	r3, [r7, #15]
 800711c:	2b28      	cmp	r3, #40	@ 0x28
 800711e:	d005      	beq.n	800712c <I2C_ITError+0x44>
 8007120:	7bfb      	ldrb	r3, [r7, #15]
 8007122:	2b29      	cmp	r3, #41	@ 0x29
 8007124:	d002      	beq.n	800712c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8007126:	7bfb      	ldrb	r3, [r7, #15]
 8007128:	2b2a      	cmp	r3, #42	@ 0x2a
 800712a:	d10b      	bne.n	8007144 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800712c:	2103      	movs	r1, #3
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 fc8a 	bl	8007a48 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2228      	movs	r2, #40	@ 0x28
 8007138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	4a60      	ldr	r2, [pc, #384]	@ (80072c0 <I2C_ITError+0x1d8>)
 8007140:	635a      	str	r2, [r3, #52]	@ 0x34
 8007142:	e030      	b.n	80071a6 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007144:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f000 fc7d 	bl	8007a48 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f000 f8e1 	bl	8007316 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800715a:	b2db      	uxtb	r3, r3
 800715c:	2b60      	cmp	r3, #96	@ 0x60
 800715e:	d01f      	beq.n	80071a0 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2220      	movs	r2, #32
 8007164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	699b      	ldr	r3, [r3, #24]
 800716e:	f003 0320 	and.w	r3, r3, #32
 8007172:	2b20      	cmp	r3, #32
 8007174:	d114      	bne.n	80071a0 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	699b      	ldr	r3, [r3, #24]
 800717c:	f003 0310 	and.w	r3, r3, #16
 8007180:	2b10      	cmp	r3, #16
 8007182:	d109      	bne.n	8007198 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2210      	movs	r2, #16
 800718a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007190:	f043 0204 	orr.w	r2, r3, #4
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	2220      	movs	r2, #32
 800719e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071aa:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d039      	beq.n	8007228 <I2C_ITError+0x140>
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	2b11      	cmp	r3, #17
 80071b8:	d002      	beq.n	80071c0 <I2C_ITError+0xd8>
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	2b21      	cmp	r3, #33	@ 0x21
 80071be:	d133      	bne.n	8007228 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071ce:	d107      	bne.n	80071e0 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	681a      	ldr	r2, [r3, #0]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80071de:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071e4:	4618      	mov	r0, r3
 80071e6:	f7fd fdb7 	bl	8004d58 <HAL_DMA_GetState>
 80071ea:	4603      	mov	r3, r0
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d017      	beq.n	8007220 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071f4:	4a33      	ldr	r2, [pc, #204]	@ (80072c4 <I2C_ITError+0x1dc>)
 80071f6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007204:	4618      	mov	r0, r3
 8007206:	f7fd fbfb 	bl	8004a00 <HAL_DMA_Abort_IT>
 800720a:	4603      	mov	r3, r0
 800720c:	2b00      	cmp	r3, #0
 800720e:	d04d      	beq.n	80072ac <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007214:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800721a:	4610      	mov	r0, r2
 800721c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800721e:	e045      	b.n	80072ac <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f000 f851 	bl	80072c8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007226:	e041      	b.n	80072ac <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800722c:	2b00      	cmp	r3, #0
 800722e:	d039      	beq.n	80072a4 <I2C_ITError+0x1bc>
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	2b12      	cmp	r3, #18
 8007234:	d002      	beq.n	800723c <I2C_ITError+0x154>
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	2b22      	cmp	r3, #34	@ 0x22
 800723a:	d133      	bne.n	80072a4 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007246:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800724a:	d107      	bne.n	800725c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	681a      	ldr	r2, [r3, #0]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800725a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007260:	4618      	mov	r0, r3
 8007262:	f7fd fd79 	bl	8004d58 <HAL_DMA_GetState>
 8007266:	4603      	mov	r3, r0
 8007268:	2b01      	cmp	r3, #1
 800726a:	d017      	beq.n	800729c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007270:	4a14      	ldr	r2, [pc, #80]	@ (80072c4 <I2C_ITError+0x1dc>)
 8007272:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2200      	movs	r2, #0
 8007278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007280:	4618      	mov	r0, r3
 8007282:	f7fd fbbd 	bl	8004a00 <HAL_DMA_Abort_IT>
 8007286:	4603      	mov	r3, r0
 8007288:	2b00      	cmp	r3, #0
 800728a:	d011      	beq.n	80072b0 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007290:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007296:	4610      	mov	r0, r2
 8007298:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800729a:	e009      	b.n	80072b0 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f000 f813 	bl	80072c8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80072a2:	e005      	b.n	80072b0 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 f80f 	bl	80072c8 <I2C_TreatErrorCallback>
  }
}
 80072aa:	e002      	b.n	80072b2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80072ac:	bf00      	nop
 80072ae:	e000      	b.n	80072b2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80072b0:	bf00      	nop
}
 80072b2:	bf00      	nop
 80072b4:	3710      	adds	r7, #16
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
 80072ba:	bf00      	nop
 80072bc:	ffff0000 	.word	0xffff0000
 80072c0:	08005fd9 	.word	0x08005fd9
 80072c4:	0800751b 	.word	0x0800751b

080072c8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b082      	sub	sp, #8
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072d6:	b2db      	uxtb	r3, r3
 80072d8:	2b60      	cmp	r3, #96	@ 0x60
 80072da:	d10e      	bne.n	80072fa <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2220      	movs	r2, #32
 80072e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2200      	movs	r2, #0
 80072ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f7fe fd24 	bl	8005d40 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80072f8:	e009      	b.n	800730e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2200      	movs	r2, #0
 80072fe:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2200      	movs	r2, #0
 8007304:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f7fb fe49 	bl	8002fa0 <HAL_I2C_ErrorCallback>
}
 800730e:	bf00      	nop
 8007310:	3708      	adds	r7, #8
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}

08007316 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007316:	b480      	push	{r7}
 8007318:	b083      	sub	sp, #12
 800731a:	af00      	add	r7, sp, #0
 800731c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	699b      	ldr	r3, [r3, #24]
 8007324:	f003 0302 	and.w	r3, r3, #2
 8007328:	2b02      	cmp	r3, #2
 800732a:	d103      	bne.n	8007334 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2200      	movs	r2, #0
 8007332:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	699b      	ldr	r3, [r3, #24]
 800733a:	f003 0301 	and.w	r3, r3, #1
 800733e:	2b01      	cmp	r3, #1
 8007340:	d007      	beq.n	8007352 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	699a      	ldr	r2, [r3, #24]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f042 0201 	orr.w	r2, r2, #1
 8007350:	619a      	str	r2, [r3, #24]
  }
}
 8007352:	bf00      	nop
 8007354:	370c      	adds	r7, #12
 8007356:	46bd      	mov	sp, r7
 8007358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735c:	4770      	bx	lr

0800735e <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800735e:	b580      	push	{r7, lr}
 8007360:	b084      	sub	sp, #16
 8007362:	af00      	add	r7, sp, #0
 8007364:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800736a:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	681a      	ldr	r2, [r3, #0]
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800737a:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007380:	b29b      	uxth	r3, r3
 8007382:	2b00      	cmp	r3, #0
 8007384:	d104      	bne.n	8007390 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007386:	2120      	movs	r1, #32
 8007388:	68f8      	ldr	r0, [r7, #12]
 800738a:	f000 fad9 	bl	8007940 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800738e:	e02d      	b.n	80073ec <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007394:	68fa      	ldr	r2, [r7, #12]
 8007396:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8007398:	441a      	add	r2, r3
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073a2:	b29b      	uxth	r3, r3
 80073a4:	2bff      	cmp	r3, #255	@ 0xff
 80073a6:	d903      	bls.n	80073b0 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	22ff      	movs	r2, #255	@ 0xff
 80073ac:	851a      	strh	r2, [r3, #40]	@ 0x28
 80073ae:	e004      	b.n	80073ba <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073b4:	b29a      	uxth	r2, r3
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073c2:	4619      	mov	r1, r3
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	3328      	adds	r3, #40	@ 0x28
 80073ca:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80073d0:	f7fd fa46 	bl	8004860 <HAL_DMA_Start_IT>
 80073d4:	4603      	mov	r3, r0
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d004      	beq.n	80073e4 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80073da:	2110      	movs	r1, #16
 80073dc:	68f8      	ldr	r0, [r7, #12]
 80073de:	f7ff fe83 	bl	80070e8 <I2C_ITError>
}
 80073e2:	e003      	b.n	80073ec <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80073e4:	2140      	movs	r1, #64	@ 0x40
 80073e6:	68f8      	ldr	r0, [r7, #12]
 80073e8:	f000 faaa 	bl	8007940 <I2C_Enable_IRQ>
}
 80073ec:	bf00      	nop
 80073ee:	3710      	adds	r7, #16
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b084      	sub	sp, #16
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007400:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	681a      	ldr	r2, [r3, #0]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007410:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007416:	b29b      	uxth	r3, r3
 8007418:	2b00      	cmp	r3, #0
 800741a:	d104      	bne.n	8007426 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800741c:	2120      	movs	r1, #32
 800741e:	68f8      	ldr	r0, [r7, #12]
 8007420:	f000 fa8e 	bl	8007940 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8007424:	e03b      	b.n	800749e <I2C_DMAMasterReceiveCplt+0xaa>
    hi2c->pBuffPtr += hi2c->XferSize;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800742a:	68fa      	ldr	r2, [r7, #12]
 800742c:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800742e:	441a      	add	r2, r3
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007438:	b29b      	uxth	r3, r3
 800743a:	2bff      	cmp	r3, #255	@ 0xff
 800743c:	d911      	bls.n	8007462 <I2C_DMAMasterReceiveCplt+0x6e>
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	699b      	ldr	r3, [r3, #24]
 8007444:	0c1b      	lsrs	r3, r3, #16
 8007446:	b2db      	uxtb	r3, r3
 8007448:	f003 0301 	and.w	r3, r3, #1
 800744c:	b2db      	uxtb	r3, r3
 800744e:	2b01      	cmp	r3, #1
 8007450:	d103      	bne.n	800745a <I2C_DMAMasterReceiveCplt+0x66>
        hi2c->XferSize = 1U;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2201      	movs	r2, #1
 8007456:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007458:	e008      	b.n	800746c <I2C_DMAMasterReceiveCplt+0x78>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	22ff      	movs	r2, #255	@ 0xff
 800745e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007460:	e004      	b.n	800746c <I2C_DMAMasterReceiveCplt+0x78>
      hi2c->XferSize = hi2c->XferCount;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007466:	b29a      	uxth	r2, r3
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	3324      	adds	r3, #36	@ 0x24
 8007476:	4619      	mov	r1, r3
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800747c:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8007482:	f7fd f9ed 	bl	8004860 <HAL_DMA_Start_IT>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	d004      	beq.n	8007496 <I2C_DMAMasterReceiveCplt+0xa2>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800748c:	2110      	movs	r1, #16
 800748e:	68f8      	ldr	r0, [r7, #12]
 8007490:	f7ff fe2a 	bl	80070e8 <I2C_ITError>
}
 8007494:	e003      	b.n	800749e <I2C_DMAMasterReceiveCplt+0xaa>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8007496:	2140      	movs	r1, #64	@ 0x40
 8007498:	68f8      	ldr	r0, [r7, #12]
 800749a:	f000 fa51 	bl	8007940 <I2C_Enable_IRQ>
}
 800749e:	bf00      	nop
 80074a0:	3710      	adds	r7, #16
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}

080074a6 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80074a6:	b580      	push	{r7, lr}
 80074a8:	b084      	sub	sp, #16
 80074aa:	af00      	add	r7, sp, #0
 80074ac:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 80074ae:	2300      	movs	r3, #0
 80074b0:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b6:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d007      	beq.n	80074d0 <I2C_DMAError+0x2a>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d101      	bne.n	80074d0 <I2C_DMAError+0x2a>
    {
      treatdmaerror = 1U;
 80074cc:	2301      	movs	r3, #1
 80074ce:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d007      	beq.n	80074e8 <I2C_DMAError+0x42>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d101      	bne.n	80074e8 <I2C_DMAError+0x42>
    {
      treatdmaerror = 1U;
 80074e4:	2301      	movs	r3, #1
 80074e6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f7fd fc43 	bl	8004d74 <HAL_DMA_GetError>
 80074ee:	4603      	mov	r3, r0
 80074f0:	2b02      	cmp	r3, #2
 80074f2:	d00e      	beq.n	8007512 <I2C_DMAError+0x6c>
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00b      	beq.n	8007512 <I2C_DMAError+0x6c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	685a      	ldr	r2, [r3, #4]
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007508:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800750a:	2110      	movs	r1, #16
 800750c:	68b8      	ldr	r0, [r7, #8]
 800750e:	f7ff fdeb 	bl	80070e8 <I2C_ITError>
  }
}
 8007512:	bf00      	nop
 8007514:	3710      	adds	r7, #16
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}

0800751a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800751a:	b580      	push	{r7, lr}
 800751c:	b084      	sub	sp, #16
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007526:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800752c:	2b00      	cmp	r3, #0
 800752e:	d003      	beq.n	8007538 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007534:	2200      	movs	r2, #0
 8007536:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800753c:	2b00      	cmp	r3, #0
 800753e:	d003      	beq.n	8007548 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007544:	2200      	movs	r2, #0
 8007546:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8007548:	68f8      	ldr	r0, [r7, #12]
 800754a:	f7ff febd 	bl	80072c8 <I2C_TreatErrorCallback>
}
 800754e:	bf00      	nop
 8007550:	3710      	adds	r7, #16
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}

08007556 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007556:	b580      	push	{r7, lr}
 8007558:	b084      	sub	sp, #16
 800755a:	af00      	add	r7, sp, #0
 800755c:	60f8      	str	r0, [r7, #12]
 800755e:	60b9      	str	r1, [r7, #8]
 8007560:	603b      	str	r3, [r7, #0]
 8007562:	4613      	mov	r3, r2
 8007564:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007566:	e03b      	b.n	80075e0 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007568:	69ba      	ldr	r2, [r7, #24]
 800756a:	6839      	ldr	r1, [r7, #0]
 800756c:	68f8      	ldr	r0, [r7, #12]
 800756e:	f000 f8d5 	bl	800771c <I2C_IsErrorOccurred>
 8007572:	4603      	mov	r3, r0
 8007574:	2b00      	cmp	r3, #0
 8007576:	d001      	beq.n	800757c <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007578:	2301      	movs	r3, #1
 800757a:	e041      	b.n	8007600 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007582:	d02d      	beq.n	80075e0 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007584:	f7fc ff7c 	bl	8004480 <HAL_GetTick>
 8007588:	4602      	mov	r2, r0
 800758a:	69bb      	ldr	r3, [r7, #24]
 800758c:	1ad3      	subs	r3, r2, r3
 800758e:	683a      	ldr	r2, [r7, #0]
 8007590:	429a      	cmp	r2, r3
 8007592:	d302      	bcc.n	800759a <I2C_WaitOnFlagUntilTimeout+0x44>
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d122      	bne.n	80075e0 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	699a      	ldr	r2, [r3, #24]
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	4013      	ands	r3, r2
 80075a4:	68ba      	ldr	r2, [r7, #8]
 80075a6:	429a      	cmp	r2, r3
 80075a8:	bf0c      	ite	eq
 80075aa:	2301      	moveq	r3, #1
 80075ac:	2300      	movne	r3, #0
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	461a      	mov	r2, r3
 80075b2:	79fb      	ldrb	r3, [r7, #7]
 80075b4:	429a      	cmp	r2, r3
 80075b6:	d113      	bne.n	80075e0 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075bc:	f043 0220 	orr.w	r2, r3, #32
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2220      	movs	r2, #32
 80075c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2200      	movs	r2, #0
 80075d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2200      	movs	r2, #0
 80075d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80075dc:	2301      	movs	r3, #1
 80075de:	e00f      	b.n	8007600 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	699a      	ldr	r2, [r3, #24]
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	4013      	ands	r3, r2
 80075ea:	68ba      	ldr	r2, [r7, #8]
 80075ec:	429a      	cmp	r2, r3
 80075ee:	bf0c      	ite	eq
 80075f0:	2301      	moveq	r3, #1
 80075f2:	2300      	movne	r3, #0
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	461a      	mov	r2, r3
 80075f8:	79fb      	ldrb	r3, [r7, #7]
 80075fa:	429a      	cmp	r2, r3
 80075fc:	d0b4      	beq.n	8007568 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075fe:	2300      	movs	r3, #0
}
 8007600:	4618      	mov	r0, r3
 8007602:	3710      	adds	r7, #16
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b084      	sub	sp, #16
 800760c:	af00      	add	r7, sp, #0
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007614:	e033      	b.n	800767e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007616:	687a      	ldr	r2, [r7, #4]
 8007618:	68b9      	ldr	r1, [r7, #8]
 800761a:	68f8      	ldr	r0, [r7, #12]
 800761c:	f000 f87e 	bl	800771c <I2C_IsErrorOccurred>
 8007620:	4603      	mov	r3, r0
 8007622:	2b00      	cmp	r3, #0
 8007624:	d001      	beq.n	800762a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	e031      	b.n	800768e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007630:	d025      	beq.n	800767e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007632:	f7fc ff25 	bl	8004480 <HAL_GetTick>
 8007636:	4602      	mov	r2, r0
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	1ad3      	subs	r3, r2, r3
 800763c:	68ba      	ldr	r2, [r7, #8]
 800763e:	429a      	cmp	r2, r3
 8007640:	d302      	bcc.n	8007648 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d11a      	bne.n	800767e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	699b      	ldr	r3, [r3, #24]
 800764e:	f003 0302 	and.w	r3, r3, #2
 8007652:	2b02      	cmp	r3, #2
 8007654:	d013      	beq.n	800767e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800765a:	f043 0220 	orr.w	r2, r3, #32
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2220      	movs	r2, #32
 8007666:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	2200      	movs	r2, #0
 800766e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2200      	movs	r2, #0
 8007676:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	e007      	b.n	800768e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	699b      	ldr	r3, [r3, #24]
 8007684:	f003 0302 	and.w	r3, r3, #2
 8007688:	2b02      	cmp	r3, #2
 800768a:	d1c4      	bne.n	8007616 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800768c:	2300      	movs	r3, #0
}
 800768e:	4618      	mov	r0, r3
 8007690:	3710      	adds	r7, #16
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}

08007696 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007696:	b580      	push	{r7, lr}
 8007698:	b084      	sub	sp, #16
 800769a:	af00      	add	r7, sp, #0
 800769c:	60f8      	str	r0, [r7, #12]
 800769e:	60b9      	str	r1, [r7, #8]
 80076a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80076a2:	e02f      	b.n	8007704 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80076a4:	687a      	ldr	r2, [r7, #4]
 80076a6:	68b9      	ldr	r1, [r7, #8]
 80076a8:	68f8      	ldr	r0, [r7, #12]
 80076aa:	f000 f837 	bl	800771c <I2C_IsErrorOccurred>
 80076ae:	4603      	mov	r3, r0
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d001      	beq.n	80076b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	e02d      	b.n	8007714 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076b8:	f7fc fee2 	bl	8004480 <HAL_GetTick>
 80076bc:	4602      	mov	r2, r0
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	1ad3      	subs	r3, r2, r3
 80076c2:	68ba      	ldr	r2, [r7, #8]
 80076c4:	429a      	cmp	r2, r3
 80076c6:	d302      	bcc.n	80076ce <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d11a      	bne.n	8007704 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	699b      	ldr	r3, [r3, #24]
 80076d4:	f003 0320 	and.w	r3, r3, #32
 80076d8:	2b20      	cmp	r3, #32
 80076da:	d013      	beq.n	8007704 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076e0:	f043 0220 	orr.w	r2, r3, #32
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2220      	movs	r2, #32
 80076ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2200      	movs	r2, #0
 80076f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2200      	movs	r2, #0
 80076fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	e007      	b.n	8007714 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	699b      	ldr	r3, [r3, #24]
 800770a:	f003 0320 	and.w	r3, r3, #32
 800770e:	2b20      	cmp	r3, #32
 8007710:	d1c8      	bne.n	80076a4 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007712:	2300      	movs	r3, #0
}
 8007714:	4618      	mov	r0, r3
 8007716:	3710      	adds	r7, #16
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}

0800771c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b08a      	sub	sp, #40	@ 0x28
 8007720:	af00      	add	r7, sp, #0
 8007722:	60f8      	str	r0, [r7, #12]
 8007724:	60b9      	str	r1, [r7, #8]
 8007726:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007728:	2300      	movs	r3, #0
 800772a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	699b      	ldr	r3, [r3, #24]
 8007734:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007736:	2300      	movs	r3, #0
 8007738:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800773e:	69bb      	ldr	r3, [r7, #24]
 8007740:	f003 0310 	and.w	r3, r3, #16
 8007744:	2b00      	cmp	r3, #0
 8007746:	d068      	beq.n	800781a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	2210      	movs	r2, #16
 800774e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007750:	e049      	b.n	80077e6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007758:	d045      	beq.n	80077e6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800775a:	f7fc fe91 	bl	8004480 <HAL_GetTick>
 800775e:	4602      	mov	r2, r0
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	1ad3      	subs	r3, r2, r3
 8007764:	68ba      	ldr	r2, [r7, #8]
 8007766:	429a      	cmp	r2, r3
 8007768:	d302      	bcc.n	8007770 <I2C_IsErrorOccurred+0x54>
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d13a      	bne.n	80077e6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800777a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007782:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	699b      	ldr	r3, [r3, #24]
 800778a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800778e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007792:	d121      	bne.n	80077d8 <I2C_IsErrorOccurred+0xbc>
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800779a:	d01d      	beq.n	80077d8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800779c:	7cfb      	ldrb	r3, [r7, #19]
 800779e:	2b20      	cmp	r3, #32
 80077a0:	d01a      	beq.n	80077d8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	685a      	ldr	r2, [r3, #4]
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80077b0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80077b2:	f7fc fe65 	bl	8004480 <HAL_GetTick>
 80077b6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80077b8:	e00e      	b.n	80077d8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80077ba:	f7fc fe61 	bl	8004480 <HAL_GetTick>
 80077be:	4602      	mov	r2, r0
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	1ad3      	subs	r3, r2, r3
 80077c4:	2b19      	cmp	r3, #25
 80077c6:	d907      	bls.n	80077d8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80077c8:	6a3b      	ldr	r3, [r7, #32]
 80077ca:	f043 0320 	orr.w	r3, r3, #32
 80077ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80077d0:	2301      	movs	r3, #1
 80077d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80077d6:	e006      	b.n	80077e6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	699b      	ldr	r3, [r3, #24]
 80077de:	f003 0320 	and.w	r3, r3, #32
 80077e2:	2b20      	cmp	r3, #32
 80077e4:	d1e9      	bne.n	80077ba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	699b      	ldr	r3, [r3, #24]
 80077ec:	f003 0320 	and.w	r3, r3, #32
 80077f0:	2b20      	cmp	r3, #32
 80077f2:	d003      	beq.n	80077fc <I2C_IsErrorOccurred+0xe0>
 80077f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d0aa      	beq.n	8007752 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80077fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007800:	2b00      	cmp	r3, #0
 8007802:	d103      	bne.n	800780c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	2220      	movs	r2, #32
 800780a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800780c:	6a3b      	ldr	r3, [r7, #32]
 800780e:	f043 0304 	orr.w	r3, r3, #4
 8007812:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007814:	2301      	movs	r3, #1
 8007816:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	699b      	ldr	r3, [r3, #24]
 8007820:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007822:	69bb      	ldr	r3, [r7, #24]
 8007824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007828:	2b00      	cmp	r3, #0
 800782a:	d00b      	beq.n	8007844 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800782c:	6a3b      	ldr	r3, [r7, #32]
 800782e:	f043 0301 	orr.w	r3, r3, #1
 8007832:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800783c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800783e:	2301      	movs	r3, #1
 8007840:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007844:	69bb      	ldr	r3, [r7, #24]
 8007846:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800784a:	2b00      	cmp	r3, #0
 800784c:	d00b      	beq.n	8007866 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800784e:	6a3b      	ldr	r3, [r7, #32]
 8007850:	f043 0308 	orr.w	r3, r3, #8
 8007854:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800785e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007860:	2301      	movs	r3, #1
 8007862:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007866:	69bb      	ldr	r3, [r7, #24]
 8007868:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800786c:	2b00      	cmp	r3, #0
 800786e:	d00b      	beq.n	8007888 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007870:	6a3b      	ldr	r3, [r7, #32]
 8007872:	f043 0302 	orr.w	r3, r3, #2
 8007876:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007880:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007882:	2301      	movs	r3, #1
 8007884:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007888:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800788c:	2b00      	cmp	r3, #0
 800788e:	d01c      	beq.n	80078ca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007890:	68f8      	ldr	r0, [r7, #12]
 8007892:	f7ff fd40 	bl	8007316 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	6859      	ldr	r1, [r3, #4]
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	4b0d      	ldr	r3, [pc, #52]	@ (80078d8 <I2C_IsErrorOccurred+0x1bc>)
 80078a2:	400b      	ands	r3, r1
 80078a4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80078aa:	6a3b      	ldr	r3, [r7, #32]
 80078ac:	431a      	orrs	r2, r3
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2220      	movs	r2, #32
 80078b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	2200      	movs	r2, #0
 80078be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2200      	movs	r2, #0
 80078c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80078ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3728      	adds	r7, #40	@ 0x28
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}
 80078d6:	bf00      	nop
 80078d8:	fe00e800 	.word	0xfe00e800

080078dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80078dc:	b480      	push	{r7}
 80078de:	b087      	sub	sp, #28
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	60f8      	str	r0, [r7, #12]
 80078e4:	607b      	str	r3, [r7, #4]
 80078e6:	460b      	mov	r3, r1
 80078e8:	817b      	strh	r3, [r7, #10]
 80078ea:	4613      	mov	r3, r2
 80078ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80078ee:	897b      	ldrh	r3, [r7, #10]
 80078f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80078f4:	7a7b      	ldrb	r3, [r7, #9]
 80078f6:	041b      	lsls	r3, r3, #16
 80078f8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80078fc:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007902:	6a3b      	ldr	r3, [r7, #32]
 8007904:	4313      	orrs	r3, r2
 8007906:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800790a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	685a      	ldr	r2, [r3, #4]
 8007912:	6a3b      	ldr	r3, [r7, #32]
 8007914:	0d5b      	lsrs	r3, r3, #21
 8007916:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800791a:	4b08      	ldr	r3, [pc, #32]	@ (800793c <I2C_TransferConfig+0x60>)
 800791c:	430b      	orrs	r3, r1
 800791e:	43db      	mvns	r3, r3
 8007920:	ea02 0103 	and.w	r1, r2, r3
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	697a      	ldr	r2, [r7, #20]
 800792a:	430a      	orrs	r2, r1
 800792c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800792e:	bf00      	nop
 8007930:	371c      	adds	r7, #28
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr
 800793a:	bf00      	nop
 800793c:	03ff63ff 	.word	0x03ff63ff

08007940 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007940:	b480      	push	{r7}
 8007942:	b085      	sub	sp, #20
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	460b      	mov	r3, r1
 800794a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800794c:	2300      	movs	r3, #0
 800794e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007954:	4a39      	ldr	r2, [pc, #228]	@ (8007a3c <I2C_Enable_IRQ+0xfc>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d032      	beq.n	80079c0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800795e:	4a38      	ldr	r2, [pc, #224]	@ (8007a40 <I2C_Enable_IRQ+0x100>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d02d      	beq.n	80079c0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8007968:	4a36      	ldr	r2, [pc, #216]	@ (8007a44 <I2C_Enable_IRQ+0x104>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d028      	beq.n	80079c0 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800796e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007972:	2b00      	cmp	r3, #0
 8007974:	da03      	bge.n	800797e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800797c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800797e:	887b      	ldrh	r3, [r7, #2]
 8007980:	f003 0301 	and.w	r3, r3, #1
 8007984:	2b00      	cmp	r3, #0
 8007986:	d003      	beq.n	8007990 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800798e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007990:	887b      	ldrh	r3, [r7, #2]
 8007992:	f003 0302 	and.w	r3, r3, #2
 8007996:	2b00      	cmp	r3, #0
 8007998:	d003      	beq.n	80079a2 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80079a0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80079a2:	887b      	ldrh	r3, [r7, #2]
 80079a4:	2b10      	cmp	r3, #16
 80079a6:	d103      	bne.n	80079b0 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80079ae:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80079b0:	887b      	ldrh	r3, [r7, #2]
 80079b2:	2b20      	cmp	r3, #32
 80079b4:	d133      	bne.n	8007a1e <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	f043 0320 	orr.w	r3, r3, #32
 80079bc:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80079be:	e02e      	b.n	8007a1e <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80079c0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	da03      	bge.n	80079d0 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80079ce:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80079d0:	887b      	ldrh	r3, [r7, #2]
 80079d2:	f003 0301 	and.w	r3, r3, #1
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d003      	beq.n	80079e2 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 80079e0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80079e2:	887b      	ldrh	r3, [r7, #2]
 80079e4:	f003 0302 	and.w	r3, r3, #2
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d003      	beq.n	80079f4 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80079f2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80079f4:	887b      	ldrh	r3, [r7, #2]
 80079f6:	2b10      	cmp	r3, #16
 80079f8:	d103      	bne.n	8007a02 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007a00:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007a02:	887b      	ldrh	r3, [r7, #2]
 8007a04:	2b20      	cmp	r3, #32
 8007a06:	d103      	bne.n	8007a10 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007a0e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007a10:	887b      	ldrh	r3, [r7, #2]
 8007a12:	2b40      	cmp	r3, #64	@ 0x40
 8007a14:	d103      	bne.n	8007a1e <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a1c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	6819      	ldr	r1, [r3, #0]
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	68fa      	ldr	r2, [r7, #12]
 8007a2a:	430a      	orrs	r2, r1
 8007a2c:	601a      	str	r2, [r3, #0]
}
 8007a2e:	bf00      	nop
 8007a30:	3714      	adds	r7, #20
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr
 8007a3a:	bf00      	nop
 8007a3c:	080061e1 	.word	0x080061e1
 8007a40:	08006681 	.word	0x08006681
 8007a44:	080063e5 	.word	0x080063e5

08007a48 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b085      	sub	sp, #20
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
 8007a50:	460b      	mov	r3, r1
 8007a52:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007a54:	2300      	movs	r3, #0
 8007a56:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007a58:	887b      	ldrh	r3, [r7, #2]
 8007a5a:	f003 0301 	and.w	r3, r3, #1
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d00f      	beq.n	8007a82 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8007a68:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a70:	b2db      	uxtb	r3, r3
 8007a72:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007a76:	2b28      	cmp	r3, #40	@ 0x28
 8007a78:	d003      	beq.n	8007a82 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007a80:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007a82:	887b      	ldrh	r3, [r7, #2]
 8007a84:	f003 0302 	and.w	r3, r3, #2
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d00f      	beq.n	8007aac <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8007a92:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a9a:	b2db      	uxtb	r3, r3
 8007a9c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007aa0:	2b28      	cmp	r3, #40	@ 0x28
 8007aa2:	d003      	beq.n	8007aac <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007aaa:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007aac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	da03      	bge.n	8007abc <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007aba:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007abc:	887b      	ldrh	r3, [r7, #2]
 8007abe:	2b10      	cmp	r3, #16
 8007ac0:	d103      	bne.n	8007aca <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007ac8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007aca:	887b      	ldrh	r3, [r7, #2]
 8007acc:	2b20      	cmp	r3, #32
 8007ace:	d103      	bne.n	8007ad8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f043 0320 	orr.w	r3, r3, #32
 8007ad6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007ad8:	887b      	ldrh	r3, [r7, #2]
 8007ada:	2b40      	cmp	r3, #64	@ 0x40
 8007adc:	d103      	bne.n	8007ae6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ae4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	6819      	ldr	r1, [r3, #0]
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	43da      	mvns	r2, r3
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	400a      	ands	r2, r1
 8007af6:	601a      	str	r2, [r3, #0]
}
 8007af8:	bf00      	nop
 8007afa:	3714      	adds	r7, #20
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr

08007b04 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b083      	sub	sp, #12
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
 8007b0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	2b20      	cmp	r3, #32
 8007b18:	d138      	bne.n	8007b8c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d101      	bne.n	8007b28 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007b24:	2302      	movs	r3, #2
 8007b26:	e032      	b.n	8007b8e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2224      	movs	r2, #36	@ 0x24
 8007b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	681a      	ldr	r2, [r3, #0]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f022 0201 	bic.w	r2, r2, #1
 8007b46:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	681a      	ldr	r2, [r3, #0]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007b56:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	6819      	ldr	r1, [r3, #0]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	683a      	ldr	r2, [r7, #0]
 8007b64:	430a      	orrs	r2, r1
 8007b66:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	681a      	ldr	r2, [r3, #0]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f042 0201 	orr.w	r2, r2, #1
 8007b76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2220      	movs	r2, #32
 8007b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	e000      	b.n	8007b8e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007b8c:	2302      	movs	r3, #2
  }
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	370c      	adds	r7, #12
 8007b92:	46bd      	mov	sp, r7
 8007b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b98:	4770      	bx	lr

08007b9a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007b9a:	b480      	push	{r7}
 8007b9c:	b085      	sub	sp, #20
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	6078      	str	r0, [r7, #4]
 8007ba2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007baa:	b2db      	uxtb	r3, r3
 8007bac:	2b20      	cmp	r3, #32
 8007bae:	d139      	bne.n	8007c24 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007bb6:	2b01      	cmp	r3, #1
 8007bb8:	d101      	bne.n	8007bbe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007bba:	2302      	movs	r3, #2
 8007bbc:	e033      	b.n	8007c26 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2201      	movs	r2, #1
 8007bc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2224      	movs	r2, #36	@ 0x24
 8007bca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f022 0201 	bic.w	r2, r2, #1
 8007bdc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007bec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	021b      	lsls	r3, r3, #8
 8007bf2:	68fa      	ldr	r2, [r7, #12]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	68fa      	ldr	r2, [r7, #12]
 8007bfe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f042 0201 	orr.w	r2, r2, #1
 8007c0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2220      	movs	r2, #32
 8007c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007c20:	2300      	movs	r3, #0
 8007c22:	e000      	b.n	8007c26 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007c24:	2302      	movs	r3, #2
  }
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3714      	adds	r7, #20
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c30:	4770      	bx	lr
	...

08007c34 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007c34:	b480      	push	{r7}
 8007c36:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007c38:	4b05      	ldr	r3, [pc, #20]	@ (8007c50 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a04      	ldr	r2, [pc, #16]	@ (8007c50 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007c3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c42:	6013      	str	r3, [r2, #0]
}
 8007c44:	bf00      	nop
 8007c46:	46bd      	mov	sp, r7
 8007c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4c:	4770      	bx	lr
 8007c4e:	bf00      	nop
 8007c50:	40007000 	.word	0x40007000

08007c54 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b082      	sub	sp, #8
 8007c58:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007c5e:	4b23      	ldr	r3, [pc, #140]	@ (8007cec <HAL_PWREx_EnableOverDrive+0x98>)
 8007c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c62:	4a22      	ldr	r2, [pc, #136]	@ (8007cec <HAL_PWREx_EnableOverDrive+0x98>)
 8007c64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c68:	6413      	str	r3, [r2, #64]	@ 0x40
 8007c6a:	4b20      	ldr	r3, [pc, #128]	@ (8007cec <HAL_PWREx_EnableOverDrive+0x98>)
 8007c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007c72:	603b      	str	r3, [r7, #0]
 8007c74:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007c76:	4b1e      	ldr	r3, [pc, #120]	@ (8007cf0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a1d      	ldr	r2, [pc, #116]	@ (8007cf0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007c7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007c80:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007c82:	f7fc fbfd 	bl	8004480 <HAL_GetTick>
 8007c86:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007c88:	e009      	b.n	8007c9e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007c8a:	f7fc fbf9 	bl	8004480 <HAL_GetTick>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	1ad3      	subs	r3, r2, r3
 8007c94:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c98:	d901      	bls.n	8007c9e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8007c9a:	2303      	movs	r3, #3
 8007c9c:	e022      	b.n	8007ce4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007c9e:	4b14      	ldr	r3, [pc, #80]	@ (8007cf0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007ca6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007caa:	d1ee      	bne.n	8007c8a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007cac:	4b10      	ldr	r3, [pc, #64]	@ (8007cf0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a0f      	ldr	r2, [pc, #60]	@ (8007cf0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007cb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007cb6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007cb8:	f7fc fbe2 	bl	8004480 <HAL_GetTick>
 8007cbc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007cbe:	e009      	b.n	8007cd4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007cc0:	f7fc fbde 	bl	8004480 <HAL_GetTick>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	1ad3      	subs	r3, r2, r3
 8007cca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007cce:	d901      	bls.n	8007cd4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007cd0:	2303      	movs	r3, #3
 8007cd2:	e007      	b.n	8007ce4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007cd4:	4b06      	ldr	r3, [pc, #24]	@ (8007cf0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007cd6:	685b      	ldr	r3, [r3, #4]
 8007cd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cdc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ce0:	d1ee      	bne.n	8007cc0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8007ce2:	2300      	movs	r3, #0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3708      	adds	r7, #8
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}
 8007cec:	40023800 	.word	0x40023800
 8007cf0:	40007000 	.word	0x40007000

08007cf4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b086      	sub	sp, #24
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d101      	bne.n	8007d0a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007d06:	2301      	movs	r3, #1
 8007d08:	e291      	b.n	800822e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f003 0301 	and.w	r3, r3, #1
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	f000 8087 	beq.w	8007e26 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007d18:	4b96      	ldr	r3, [pc, #600]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	f003 030c 	and.w	r3, r3, #12
 8007d20:	2b04      	cmp	r3, #4
 8007d22:	d00c      	beq.n	8007d3e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007d24:	4b93      	ldr	r3, [pc, #588]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007d26:	689b      	ldr	r3, [r3, #8]
 8007d28:	f003 030c 	and.w	r3, r3, #12
 8007d2c:	2b08      	cmp	r3, #8
 8007d2e:	d112      	bne.n	8007d56 <HAL_RCC_OscConfig+0x62>
 8007d30:	4b90      	ldr	r3, [pc, #576]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d3c:	d10b      	bne.n	8007d56 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d3e:	4b8d      	ldr	r3, [pc, #564]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d06c      	beq.n	8007e24 <HAL_RCC_OscConfig+0x130>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d168      	bne.n	8007e24 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007d52:	2301      	movs	r3, #1
 8007d54:	e26b      	b.n	800822e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	685b      	ldr	r3, [r3, #4]
 8007d5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d5e:	d106      	bne.n	8007d6e <HAL_RCC_OscConfig+0x7a>
 8007d60:	4b84      	ldr	r3, [pc, #528]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a83      	ldr	r2, [pc, #524]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007d66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d6a:	6013      	str	r3, [r2, #0]
 8007d6c:	e02e      	b.n	8007dcc <HAL_RCC_OscConfig+0xd8>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d10c      	bne.n	8007d90 <HAL_RCC_OscConfig+0x9c>
 8007d76:	4b7f      	ldr	r3, [pc, #508]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4a7e      	ldr	r2, [pc, #504]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007d7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d80:	6013      	str	r3, [r2, #0]
 8007d82:	4b7c      	ldr	r3, [pc, #496]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4a7b      	ldr	r2, [pc, #492]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007d88:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007d8c:	6013      	str	r3, [r2, #0]
 8007d8e:	e01d      	b.n	8007dcc <HAL_RCC_OscConfig+0xd8>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d98:	d10c      	bne.n	8007db4 <HAL_RCC_OscConfig+0xc0>
 8007d9a:	4b76      	ldr	r3, [pc, #472]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a75      	ldr	r2, [pc, #468]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007da0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007da4:	6013      	str	r3, [r2, #0]
 8007da6:	4b73      	ldr	r3, [pc, #460]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4a72      	ldr	r2, [pc, #456]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007dac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007db0:	6013      	str	r3, [r2, #0]
 8007db2:	e00b      	b.n	8007dcc <HAL_RCC_OscConfig+0xd8>
 8007db4:	4b6f      	ldr	r3, [pc, #444]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4a6e      	ldr	r2, [pc, #440]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007dba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007dbe:	6013      	str	r3, [r2, #0]
 8007dc0:	4b6c      	ldr	r3, [pc, #432]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a6b      	ldr	r2, [pc, #428]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007dc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007dca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d013      	beq.n	8007dfc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dd4:	f7fc fb54 	bl	8004480 <HAL_GetTick>
 8007dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007dda:	e008      	b.n	8007dee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ddc:	f7fc fb50 	bl	8004480 <HAL_GetTick>
 8007de0:	4602      	mov	r2, r0
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	1ad3      	subs	r3, r2, r3
 8007de6:	2b64      	cmp	r3, #100	@ 0x64
 8007de8:	d901      	bls.n	8007dee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007dea:	2303      	movs	r3, #3
 8007dec:	e21f      	b.n	800822e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007dee:	4b61      	ldr	r3, [pc, #388]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d0f0      	beq.n	8007ddc <HAL_RCC_OscConfig+0xe8>
 8007dfa:	e014      	b.n	8007e26 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dfc:	f7fc fb40 	bl	8004480 <HAL_GetTick>
 8007e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007e02:	e008      	b.n	8007e16 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e04:	f7fc fb3c 	bl	8004480 <HAL_GetTick>
 8007e08:	4602      	mov	r2, r0
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	1ad3      	subs	r3, r2, r3
 8007e0e:	2b64      	cmp	r3, #100	@ 0x64
 8007e10:	d901      	bls.n	8007e16 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007e12:	2303      	movs	r3, #3
 8007e14:	e20b      	b.n	800822e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007e16:	4b57      	ldr	r3, [pc, #348]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d1f0      	bne.n	8007e04 <HAL_RCC_OscConfig+0x110>
 8007e22:	e000      	b.n	8007e26 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f003 0302 	and.w	r3, r3, #2
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d069      	beq.n	8007f06 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007e32:	4b50      	ldr	r3, [pc, #320]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007e34:	689b      	ldr	r3, [r3, #8]
 8007e36:	f003 030c 	and.w	r3, r3, #12
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d00b      	beq.n	8007e56 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007e3e:	4b4d      	ldr	r3, [pc, #308]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	f003 030c 	and.w	r3, r3, #12
 8007e46:	2b08      	cmp	r3, #8
 8007e48:	d11c      	bne.n	8007e84 <HAL_RCC_OscConfig+0x190>
 8007e4a:	4b4a      	ldr	r3, [pc, #296]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007e4c:	685b      	ldr	r3, [r3, #4]
 8007e4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d116      	bne.n	8007e84 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e56:	4b47      	ldr	r3, [pc, #284]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f003 0302 	and.w	r3, r3, #2
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d005      	beq.n	8007e6e <HAL_RCC_OscConfig+0x17a>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	68db      	ldr	r3, [r3, #12]
 8007e66:	2b01      	cmp	r3, #1
 8007e68:	d001      	beq.n	8007e6e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	e1df      	b.n	800822e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e6e:	4b41      	ldr	r3, [pc, #260]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	691b      	ldr	r3, [r3, #16]
 8007e7a:	00db      	lsls	r3, r3, #3
 8007e7c:	493d      	ldr	r1, [pc, #244]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e82:	e040      	b.n	8007f06 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d023      	beq.n	8007ed4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007e8c:	4b39      	ldr	r3, [pc, #228]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a38      	ldr	r2, [pc, #224]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007e92:	f043 0301 	orr.w	r3, r3, #1
 8007e96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e98:	f7fc faf2 	bl	8004480 <HAL_GetTick>
 8007e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e9e:	e008      	b.n	8007eb2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ea0:	f7fc faee 	bl	8004480 <HAL_GetTick>
 8007ea4:	4602      	mov	r2, r0
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	1ad3      	subs	r3, r2, r3
 8007eaa:	2b02      	cmp	r3, #2
 8007eac:	d901      	bls.n	8007eb2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007eae:	2303      	movs	r3, #3
 8007eb0:	e1bd      	b.n	800822e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007eb2:	4b30      	ldr	r3, [pc, #192]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f003 0302 	and.w	r3, r3, #2
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d0f0      	beq.n	8007ea0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ebe:	4b2d      	ldr	r3, [pc, #180]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	691b      	ldr	r3, [r3, #16]
 8007eca:	00db      	lsls	r3, r3, #3
 8007ecc:	4929      	ldr	r1, [pc, #164]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	600b      	str	r3, [r1, #0]
 8007ed2:	e018      	b.n	8007f06 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007ed4:	4b27      	ldr	r3, [pc, #156]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a26      	ldr	r2, [pc, #152]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007eda:	f023 0301 	bic.w	r3, r3, #1
 8007ede:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ee0:	f7fc face 	bl	8004480 <HAL_GetTick>
 8007ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ee6:	e008      	b.n	8007efa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ee8:	f7fc faca 	bl	8004480 <HAL_GetTick>
 8007eec:	4602      	mov	r2, r0
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	1ad3      	subs	r3, r2, r3
 8007ef2:	2b02      	cmp	r3, #2
 8007ef4:	d901      	bls.n	8007efa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007ef6:	2303      	movs	r3, #3
 8007ef8:	e199      	b.n	800822e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007efa:	4b1e      	ldr	r3, [pc, #120]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f003 0302 	and.w	r3, r3, #2
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d1f0      	bne.n	8007ee8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f003 0308 	and.w	r3, r3, #8
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d038      	beq.n	8007f84 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	695b      	ldr	r3, [r3, #20]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d019      	beq.n	8007f4e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007f1a:	4b16      	ldr	r3, [pc, #88]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f1e:	4a15      	ldr	r2, [pc, #84]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007f20:	f043 0301 	orr.w	r3, r3, #1
 8007f24:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f26:	f7fc faab 	bl	8004480 <HAL_GetTick>
 8007f2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007f2c:	e008      	b.n	8007f40 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f2e:	f7fc faa7 	bl	8004480 <HAL_GetTick>
 8007f32:	4602      	mov	r2, r0
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	1ad3      	subs	r3, r2, r3
 8007f38:	2b02      	cmp	r3, #2
 8007f3a:	d901      	bls.n	8007f40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007f3c:	2303      	movs	r3, #3
 8007f3e:	e176      	b.n	800822e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007f40:	4b0c      	ldr	r3, [pc, #48]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007f42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f44:	f003 0302 	and.w	r3, r3, #2
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d0f0      	beq.n	8007f2e <HAL_RCC_OscConfig+0x23a>
 8007f4c:	e01a      	b.n	8007f84 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007f4e:	4b09      	ldr	r3, [pc, #36]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007f50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f52:	4a08      	ldr	r2, [pc, #32]	@ (8007f74 <HAL_RCC_OscConfig+0x280>)
 8007f54:	f023 0301 	bic.w	r3, r3, #1
 8007f58:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f5a:	f7fc fa91 	bl	8004480 <HAL_GetTick>
 8007f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f60:	e00a      	b.n	8007f78 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f62:	f7fc fa8d 	bl	8004480 <HAL_GetTick>
 8007f66:	4602      	mov	r2, r0
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	1ad3      	subs	r3, r2, r3
 8007f6c:	2b02      	cmp	r3, #2
 8007f6e:	d903      	bls.n	8007f78 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007f70:	2303      	movs	r3, #3
 8007f72:	e15c      	b.n	800822e <HAL_RCC_OscConfig+0x53a>
 8007f74:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f78:	4b91      	ldr	r3, [pc, #580]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8007f7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f7c:	f003 0302 	and.w	r3, r3, #2
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d1ee      	bne.n	8007f62 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f003 0304 	and.w	r3, r3, #4
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	f000 80a4 	beq.w	80080da <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f92:	4b8b      	ldr	r3, [pc, #556]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8007f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d10d      	bne.n	8007fba <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f9e:	4b88      	ldr	r3, [pc, #544]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8007fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fa2:	4a87      	ldr	r2, [pc, #540]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8007fa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007fa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8007faa:	4b85      	ldr	r3, [pc, #532]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8007fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007fb2:	60bb      	str	r3, [r7, #8]
 8007fb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007fba:	4b82      	ldr	r3, [pc, #520]	@ (80081c4 <HAL_RCC_OscConfig+0x4d0>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d118      	bne.n	8007ff8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007fc6:	4b7f      	ldr	r3, [pc, #508]	@ (80081c4 <HAL_RCC_OscConfig+0x4d0>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a7e      	ldr	r2, [pc, #504]	@ (80081c4 <HAL_RCC_OscConfig+0x4d0>)
 8007fcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007fd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007fd2:	f7fc fa55 	bl	8004480 <HAL_GetTick>
 8007fd6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007fd8:	e008      	b.n	8007fec <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007fda:	f7fc fa51 	bl	8004480 <HAL_GetTick>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	1ad3      	subs	r3, r2, r3
 8007fe4:	2b64      	cmp	r3, #100	@ 0x64
 8007fe6:	d901      	bls.n	8007fec <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007fe8:	2303      	movs	r3, #3
 8007fea:	e120      	b.n	800822e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007fec:	4b75      	ldr	r3, [pc, #468]	@ (80081c4 <HAL_RCC_OscConfig+0x4d0>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d0f0      	beq.n	8007fda <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	689b      	ldr	r3, [r3, #8]
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	d106      	bne.n	800800e <HAL_RCC_OscConfig+0x31a>
 8008000:	4b6f      	ldr	r3, [pc, #444]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8008002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008004:	4a6e      	ldr	r2, [pc, #440]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8008006:	f043 0301 	orr.w	r3, r3, #1
 800800a:	6713      	str	r3, [r2, #112]	@ 0x70
 800800c:	e02d      	b.n	800806a <HAL_RCC_OscConfig+0x376>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	689b      	ldr	r3, [r3, #8]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d10c      	bne.n	8008030 <HAL_RCC_OscConfig+0x33c>
 8008016:	4b6a      	ldr	r3, [pc, #424]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8008018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800801a:	4a69      	ldr	r2, [pc, #420]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 800801c:	f023 0301 	bic.w	r3, r3, #1
 8008020:	6713      	str	r3, [r2, #112]	@ 0x70
 8008022:	4b67      	ldr	r3, [pc, #412]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8008024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008026:	4a66      	ldr	r2, [pc, #408]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8008028:	f023 0304 	bic.w	r3, r3, #4
 800802c:	6713      	str	r3, [r2, #112]	@ 0x70
 800802e:	e01c      	b.n	800806a <HAL_RCC_OscConfig+0x376>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	689b      	ldr	r3, [r3, #8]
 8008034:	2b05      	cmp	r3, #5
 8008036:	d10c      	bne.n	8008052 <HAL_RCC_OscConfig+0x35e>
 8008038:	4b61      	ldr	r3, [pc, #388]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 800803a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800803c:	4a60      	ldr	r2, [pc, #384]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 800803e:	f043 0304 	orr.w	r3, r3, #4
 8008042:	6713      	str	r3, [r2, #112]	@ 0x70
 8008044:	4b5e      	ldr	r3, [pc, #376]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8008046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008048:	4a5d      	ldr	r2, [pc, #372]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 800804a:	f043 0301 	orr.w	r3, r3, #1
 800804e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008050:	e00b      	b.n	800806a <HAL_RCC_OscConfig+0x376>
 8008052:	4b5b      	ldr	r3, [pc, #364]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8008054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008056:	4a5a      	ldr	r2, [pc, #360]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8008058:	f023 0301 	bic.w	r3, r3, #1
 800805c:	6713      	str	r3, [r2, #112]	@ 0x70
 800805e:	4b58      	ldr	r3, [pc, #352]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8008060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008062:	4a57      	ldr	r2, [pc, #348]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8008064:	f023 0304 	bic.w	r3, r3, #4
 8008068:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	689b      	ldr	r3, [r3, #8]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d015      	beq.n	800809e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008072:	f7fc fa05 	bl	8004480 <HAL_GetTick>
 8008076:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008078:	e00a      	b.n	8008090 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800807a:	f7fc fa01 	bl	8004480 <HAL_GetTick>
 800807e:	4602      	mov	r2, r0
 8008080:	693b      	ldr	r3, [r7, #16]
 8008082:	1ad3      	subs	r3, r2, r3
 8008084:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008088:	4293      	cmp	r3, r2
 800808a:	d901      	bls.n	8008090 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800808c:	2303      	movs	r3, #3
 800808e:	e0ce      	b.n	800822e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008090:	4b4b      	ldr	r3, [pc, #300]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8008092:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008094:	f003 0302 	and.w	r3, r3, #2
 8008098:	2b00      	cmp	r3, #0
 800809a:	d0ee      	beq.n	800807a <HAL_RCC_OscConfig+0x386>
 800809c:	e014      	b.n	80080c8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800809e:	f7fc f9ef 	bl	8004480 <HAL_GetTick>
 80080a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80080a4:	e00a      	b.n	80080bc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80080a6:	f7fc f9eb 	bl	8004480 <HAL_GetTick>
 80080aa:	4602      	mov	r2, r0
 80080ac:	693b      	ldr	r3, [r7, #16]
 80080ae:	1ad3      	subs	r3, r2, r3
 80080b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d901      	bls.n	80080bc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80080b8:	2303      	movs	r3, #3
 80080ba:	e0b8      	b.n	800822e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80080bc:	4b40      	ldr	r3, [pc, #256]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 80080be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080c0:	f003 0302 	and.w	r3, r3, #2
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d1ee      	bne.n	80080a6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80080c8:	7dfb      	ldrb	r3, [r7, #23]
 80080ca:	2b01      	cmp	r3, #1
 80080cc:	d105      	bne.n	80080da <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80080ce:	4b3c      	ldr	r3, [pc, #240]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 80080d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080d2:	4a3b      	ldr	r2, [pc, #236]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 80080d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80080d8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	699b      	ldr	r3, [r3, #24]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	f000 80a4 	beq.w	800822c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80080e4:	4b36      	ldr	r3, [pc, #216]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	f003 030c 	and.w	r3, r3, #12
 80080ec:	2b08      	cmp	r3, #8
 80080ee:	d06b      	beq.n	80081c8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	699b      	ldr	r3, [r3, #24]
 80080f4:	2b02      	cmp	r3, #2
 80080f6:	d149      	bne.n	800818c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080f8:	4b31      	ldr	r3, [pc, #196]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a30      	ldr	r2, [pc, #192]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 80080fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008102:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008104:	f7fc f9bc 	bl	8004480 <HAL_GetTick>
 8008108:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800810a:	e008      	b.n	800811e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800810c:	f7fc f9b8 	bl	8004480 <HAL_GetTick>
 8008110:	4602      	mov	r2, r0
 8008112:	693b      	ldr	r3, [r7, #16]
 8008114:	1ad3      	subs	r3, r2, r3
 8008116:	2b02      	cmp	r3, #2
 8008118:	d901      	bls.n	800811e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800811a:	2303      	movs	r3, #3
 800811c:	e087      	b.n	800822e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800811e:	4b28      	ldr	r3, [pc, #160]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008126:	2b00      	cmp	r3, #0
 8008128:	d1f0      	bne.n	800810c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	69da      	ldr	r2, [r3, #28]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6a1b      	ldr	r3, [r3, #32]
 8008132:	431a      	orrs	r2, r3
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008138:	019b      	lsls	r3, r3, #6
 800813a:	431a      	orrs	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008140:	085b      	lsrs	r3, r3, #1
 8008142:	3b01      	subs	r3, #1
 8008144:	041b      	lsls	r3, r3, #16
 8008146:	431a      	orrs	r2, r3
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800814c:	061b      	lsls	r3, r3, #24
 800814e:	4313      	orrs	r3, r2
 8008150:	4a1b      	ldr	r2, [pc, #108]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8008152:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008156:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008158:	4b19      	ldr	r3, [pc, #100]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	4a18      	ldr	r2, [pc, #96]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 800815e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008162:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008164:	f7fc f98c 	bl	8004480 <HAL_GetTick>
 8008168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800816a:	e008      	b.n	800817e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800816c:	f7fc f988 	bl	8004480 <HAL_GetTick>
 8008170:	4602      	mov	r2, r0
 8008172:	693b      	ldr	r3, [r7, #16]
 8008174:	1ad3      	subs	r3, r2, r3
 8008176:	2b02      	cmp	r3, #2
 8008178:	d901      	bls.n	800817e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800817a:	2303      	movs	r3, #3
 800817c:	e057      	b.n	800822e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800817e:	4b10      	ldr	r3, [pc, #64]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008186:	2b00      	cmp	r3, #0
 8008188:	d0f0      	beq.n	800816c <HAL_RCC_OscConfig+0x478>
 800818a:	e04f      	b.n	800822c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800818c:	4b0c      	ldr	r3, [pc, #48]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a0b      	ldr	r2, [pc, #44]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 8008192:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008196:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008198:	f7fc f972 	bl	8004480 <HAL_GetTick>
 800819c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800819e:	e008      	b.n	80081b2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80081a0:	f7fc f96e 	bl	8004480 <HAL_GetTick>
 80081a4:	4602      	mov	r2, r0
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	1ad3      	subs	r3, r2, r3
 80081aa:	2b02      	cmp	r3, #2
 80081ac:	d901      	bls.n	80081b2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80081ae:	2303      	movs	r3, #3
 80081b0:	e03d      	b.n	800822e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081b2:	4b03      	ldr	r3, [pc, #12]	@ (80081c0 <HAL_RCC_OscConfig+0x4cc>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d1f0      	bne.n	80081a0 <HAL_RCC_OscConfig+0x4ac>
 80081be:	e035      	b.n	800822c <HAL_RCC_OscConfig+0x538>
 80081c0:	40023800 	.word	0x40023800
 80081c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80081c8:	4b1b      	ldr	r3, [pc, #108]	@ (8008238 <HAL_RCC_OscConfig+0x544>)
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	699b      	ldr	r3, [r3, #24]
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d028      	beq.n	8008228 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d121      	bne.n	8008228 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d11a      	bne.n	8008228 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80081f2:	68fa      	ldr	r2, [r7, #12]
 80081f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80081f8:	4013      	ands	r3, r2
 80081fa:	687a      	ldr	r2, [r7, #4]
 80081fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80081fe:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008200:	4293      	cmp	r3, r2
 8008202:	d111      	bne.n	8008228 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800820e:	085b      	lsrs	r3, r3, #1
 8008210:	3b01      	subs	r3, #1
 8008212:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008214:	429a      	cmp	r2, r3
 8008216:	d107      	bne.n	8008228 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008222:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008224:	429a      	cmp	r2, r3
 8008226:	d001      	beq.n	800822c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8008228:	2301      	movs	r3, #1
 800822a:	e000      	b.n	800822e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800822c:	2300      	movs	r3, #0
}
 800822e:	4618      	mov	r0, r3
 8008230:	3718      	adds	r7, #24
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}
 8008236:	bf00      	nop
 8008238:	40023800 	.word	0x40023800

0800823c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b084      	sub	sp, #16
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8008246:	2300      	movs	r3, #0
 8008248:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d101      	bne.n	8008254 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008250:	2301      	movs	r3, #1
 8008252:	e0d0      	b.n	80083f6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008254:	4b6a      	ldr	r3, [pc, #424]	@ (8008400 <HAL_RCC_ClockConfig+0x1c4>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f003 030f 	and.w	r3, r3, #15
 800825c:	683a      	ldr	r2, [r7, #0]
 800825e:	429a      	cmp	r2, r3
 8008260:	d910      	bls.n	8008284 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008262:	4b67      	ldr	r3, [pc, #412]	@ (8008400 <HAL_RCC_ClockConfig+0x1c4>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f023 020f 	bic.w	r2, r3, #15
 800826a:	4965      	ldr	r1, [pc, #404]	@ (8008400 <HAL_RCC_ClockConfig+0x1c4>)
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	4313      	orrs	r3, r2
 8008270:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008272:	4b63      	ldr	r3, [pc, #396]	@ (8008400 <HAL_RCC_ClockConfig+0x1c4>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f003 030f 	and.w	r3, r3, #15
 800827a:	683a      	ldr	r2, [r7, #0]
 800827c:	429a      	cmp	r2, r3
 800827e:	d001      	beq.n	8008284 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008280:	2301      	movs	r3, #1
 8008282:	e0b8      	b.n	80083f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f003 0302 	and.w	r3, r3, #2
 800828c:	2b00      	cmp	r3, #0
 800828e:	d020      	beq.n	80082d2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f003 0304 	and.w	r3, r3, #4
 8008298:	2b00      	cmp	r3, #0
 800829a:	d005      	beq.n	80082a8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800829c:	4b59      	ldr	r3, [pc, #356]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	4a58      	ldr	r2, [pc, #352]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 80082a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80082a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f003 0308 	and.w	r3, r3, #8
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d005      	beq.n	80082c0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80082b4:	4b53      	ldr	r3, [pc, #332]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	4a52      	ldr	r2, [pc, #328]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 80082ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80082be:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80082c0:	4b50      	ldr	r3, [pc, #320]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 80082c2:	689b      	ldr	r3, [r3, #8]
 80082c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	689b      	ldr	r3, [r3, #8]
 80082cc:	494d      	ldr	r1, [pc, #308]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 80082ce:	4313      	orrs	r3, r2
 80082d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f003 0301 	and.w	r3, r3, #1
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d040      	beq.n	8008360 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	d107      	bne.n	80082f6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80082e6:	4b47      	ldr	r3, [pc, #284]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d115      	bne.n	800831e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80082f2:	2301      	movs	r3, #1
 80082f4:	e07f      	b.n	80083f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	685b      	ldr	r3, [r3, #4]
 80082fa:	2b02      	cmp	r3, #2
 80082fc:	d107      	bne.n	800830e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80082fe:	4b41      	ldr	r3, [pc, #260]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008306:	2b00      	cmp	r3, #0
 8008308:	d109      	bne.n	800831e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800830a:	2301      	movs	r3, #1
 800830c:	e073      	b.n	80083f6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800830e:	4b3d      	ldr	r3, [pc, #244]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f003 0302 	and.w	r3, r3, #2
 8008316:	2b00      	cmp	r3, #0
 8008318:	d101      	bne.n	800831e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800831a:	2301      	movs	r3, #1
 800831c:	e06b      	b.n	80083f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800831e:	4b39      	ldr	r3, [pc, #228]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	f023 0203 	bic.w	r2, r3, #3
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	4936      	ldr	r1, [pc, #216]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 800832c:	4313      	orrs	r3, r2
 800832e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008330:	f7fc f8a6 	bl	8004480 <HAL_GetTick>
 8008334:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008336:	e00a      	b.n	800834e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008338:	f7fc f8a2 	bl	8004480 <HAL_GetTick>
 800833c:	4602      	mov	r2, r0
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	1ad3      	subs	r3, r2, r3
 8008342:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008346:	4293      	cmp	r3, r2
 8008348:	d901      	bls.n	800834e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800834a:	2303      	movs	r3, #3
 800834c:	e053      	b.n	80083f6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800834e:	4b2d      	ldr	r3, [pc, #180]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 8008350:	689b      	ldr	r3, [r3, #8]
 8008352:	f003 020c 	and.w	r2, r3, #12
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	429a      	cmp	r2, r3
 800835e:	d1eb      	bne.n	8008338 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008360:	4b27      	ldr	r3, [pc, #156]	@ (8008400 <HAL_RCC_ClockConfig+0x1c4>)
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f003 030f 	and.w	r3, r3, #15
 8008368:	683a      	ldr	r2, [r7, #0]
 800836a:	429a      	cmp	r2, r3
 800836c:	d210      	bcs.n	8008390 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800836e:	4b24      	ldr	r3, [pc, #144]	@ (8008400 <HAL_RCC_ClockConfig+0x1c4>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f023 020f 	bic.w	r2, r3, #15
 8008376:	4922      	ldr	r1, [pc, #136]	@ (8008400 <HAL_RCC_ClockConfig+0x1c4>)
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	4313      	orrs	r3, r2
 800837c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800837e:	4b20      	ldr	r3, [pc, #128]	@ (8008400 <HAL_RCC_ClockConfig+0x1c4>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f003 030f 	and.w	r3, r3, #15
 8008386:	683a      	ldr	r2, [r7, #0]
 8008388:	429a      	cmp	r2, r3
 800838a:	d001      	beq.n	8008390 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800838c:	2301      	movs	r3, #1
 800838e:	e032      	b.n	80083f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f003 0304 	and.w	r3, r3, #4
 8008398:	2b00      	cmp	r3, #0
 800839a:	d008      	beq.n	80083ae <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800839c:	4b19      	ldr	r3, [pc, #100]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 800839e:	689b      	ldr	r3, [r3, #8]
 80083a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	68db      	ldr	r3, [r3, #12]
 80083a8:	4916      	ldr	r1, [pc, #88]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 80083aa:	4313      	orrs	r3, r2
 80083ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f003 0308 	and.w	r3, r3, #8
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d009      	beq.n	80083ce <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80083ba:	4b12      	ldr	r3, [pc, #72]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	691b      	ldr	r3, [r3, #16]
 80083c6:	00db      	lsls	r3, r3, #3
 80083c8:	490e      	ldr	r1, [pc, #56]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 80083ca:	4313      	orrs	r3, r2
 80083cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80083ce:	f000 f821 	bl	8008414 <HAL_RCC_GetSysClockFreq>
 80083d2:	4602      	mov	r2, r0
 80083d4:	4b0b      	ldr	r3, [pc, #44]	@ (8008404 <HAL_RCC_ClockConfig+0x1c8>)
 80083d6:	689b      	ldr	r3, [r3, #8]
 80083d8:	091b      	lsrs	r3, r3, #4
 80083da:	f003 030f 	and.w	r3, r3, #15
 80083de:	490a      	ldr	r1, [pc, #40]	@ (8008408 <HAL_RCC_ClockConfig+0x1cc>)
 80083e0:	5ccb      	ldrb	r3, [r1, r3]
 80083e2:	fa22 f303 	lsr.w	r3, r2, r3
 80083e6:	4a09      	ldr	r2, [pc, #36]	@ (800840c <HAL_RCC_ClockConfig+0x1d0>)
 80083e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80083ea:	4b09      	ldr	r3, [pc, #36]	@ (8008410 <HAL_RCC_ClockConfig+0x1d4>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4618      	mov	r0, r3
 80083f0:	f7fc f802 	bl	80043f8 <HAL_InitTick>

  return HAL_OK;
 80083f4:	2300      	movs	r3, #0
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3710      	adds	r7, #16
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
 80083fe:	bf00      	nop
 8008400:	40023c00 	.word	0x40023c00
 8008404:	40023800 	.word	0x40023800
 8008408:	08017c1c 	.word	0x08017c1c
 800840c:	20000004 	.word	0x20000004
 8008410:	20000008 	.word	0x20000008

08008414 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008414:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008418:	b090      	sub	sp, #64	@ 0x40
 800841a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800841c:	2300      	movs	r3, #0
 800841e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008420:	2300      	movs	r3, #0
 8008422:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008424:	2300      	movs	r3, #0
 8008426:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8008428:	2300      	movs	r3, #0
 800842a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800842c:	4b59      	ldr	r3, [pc, #356]	@ (8008594 <HAL_RCC_GetSysClockFreq+0x180>)
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	f003 030c 	and.w	r3, r3, #12
 8008434:	2b08      	cmp	r3, #8
 8008436:	d00d      	beq.n	8008454 <HAL_RCC_GetSysClockFreq+0x40>
 8008438:	2b08      	cmp	r3, #8
 800843a:	f200 80a1 	bhi.w	8008580 <HAL_RCC_GetSysClockFreq+0x16c>
 800843e:	2b00      	cmp	r3, #0
 8008440:	d002      	beq.n	8008448 <HAL_RCC_GetSysClockFreq+0x34>
 8008442:	2b04      	cmp	r3, #4
 8008444:	d003      	beq.n	800844e <HAL_RCC_GetSysClockFreq+0x3a>
 8008446:	e09b      	b.n	8008580 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008448:	4b53      	ldr	r3, [pc, #332]	@ (8008598 <HAL_RCC_GetSysClockFreq+0x184>)
 800844a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800844c:	e09b      	b.n	8008586 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800844e:	4b53      	ldr	r3, [pc, #332]	@ (800859c <HAL_RCC_GetSysClockFreq+0x188>)
 8008450:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008452:	e098      	b.n	8008586 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008454:	4b4f      	ldr	r3, [pc, #316]	@ (8008594 <HAL_RCC_GetSysClockFreq+0x180>)
 8008456:	685b      	ldr	r3, [r3, #4]
 8008458:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800845c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800845e:	4b4d      	ldr	r3, [pc, #308]	@ (8008594 <HAL_RCC_GetSysClockFreq+0x180>)
 8008460:	685b      	ldr	r3, [r3, #4]
 8008462:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008466:	2b00      	cmp	r3, #0
 8008468:	d028      	beq.n	80084bc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800846a:	4b4a      	ldr	r3, [pc, #296]	@ (8008594 <HAL_RCC_GetSysClockFreq+0x180>)
 800846c:	685b      	ldr	r3, [r3, #4]
 800846e:	099b      	lsrs	r3, r3, #6
 8008470:	2200      	movs	r2, #0
 8008472:	623b      	str	r3, [r7, #32]
 8008474:	627a      	str	r2, [r7, #36]	@ 0x24
 8008476:	6a3b      	ldr	r3, [r7, #32]
 8008478:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800847c:	2100      	movs	r1, #0
 800847e:	4b47      	ldr	r3, [pc, #284]	@ (800859c <HAL_RCC_GetSysClockFreq+0x188>)
 8008480:	fb03 f201 	mul.w	r2, r3, r1
 8008484:	2300      	movs	r3, #0
 8008486:	fb00 f303 	mul.w	r3, r0, r3
 800848a:	4413      	add	r3, r2
 800848c:	4a43      	ldr	r2, [pc, #268]	@ (800859c <HAL_RCC_GetSysClockFreq+0x188>)
 800848e:	fba0 1202 	umull	r1, r2, r0, r2
 8008492:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008494:	460a      	mov	r2, r1
 8008496:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008498:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800849a:	4413      	add	r3, r2
 800849c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800849e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084a0:	2200      	movs	r2, #0
 80084a2:	61bb      	str	r3, [r7, #24]
 80084a4:	61fa      	str	r2, [r7, #28]
 80084a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80084aa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80084ae:	f7f8 fb9b 	bl	8000be8 <__aeabi_uldivmod>
 80084b2:	4602      	mov	r2, r0
 80084b4:	460b      	mov	r3, r1
 80084b6:	4613      	mov	r3, r2
 80084b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084ba:	e053      	b.n	8008564 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80084bc:	4b35      	ldr	r3, [pc, #212]	@ (8008594 <HAL_RCC_GetSysClockFreq+0x180>)
 80084be:	685b      	ldr	r3, [r3, #4]
 80084c0:	099b      	lsrs	r3, r3, #6
 80084c2:	2200      	movs	r2, #0
 80084c4:	613b      	str	r3, [r7, #16]
 80084c6:	617a      	str	r2, [r7, #20]
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80084ce:	f04f 0b00 	mov.w	fp, #0
 80084d2:	4652      	mov	r2, sl
 80084d4:	465b      	mov	r3, fp
 80084d6:	f04f 0000 	mov.w	r0, #0
 80084da:	f04f 0100 	mov.w	r1, #0
 80084de:	0159      	lsls	r1, r3, #5
 80084e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80084e4:	0150      	lsls	r0, r2, #5
 80084e6:	4602      	mov	r2, r0
 80084e8:	460b      	mov	r3, r1
 80084ea:	ebb2 080a 	subs.w	r8, r2, sl
 80084ee:	eb63 090b 	sbc.w	r9, r3, fp
 80084f2:	f04f 0200 	mov.w	r2, #0
 80084f6:	f04f 0300 	mov.w	r3, #0
 80084fa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80084fe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008502:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8008506:	ebb2 0408 	subs.w	r4, r2, r8
 800850a:	eb63 0509 	sbc.w	r5, r3, r9
 800850e:	f04f 0200 	mov.w	r2, #0
 8008512:	f04f 0300 	mov.w	r3, #0
 8008516:	00eb      	lsls	r3, r5, #3
 8008518:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800851c:	00e2      	lsls	r2, r4, #3
 800851e:	4614      	mov	r4, r2
 8008520:	461d      	mov	r5, r3
 8008522:	eb14 030a 	adds.w	r3, r4, sl
 8008526:	603b      	str	r3, [r7, #0]
 8008528:	eb45 030b 	adc.w	r3, r5, fp
 800852c:	607b      	str	r3, [r7, #4]
 800852e:	f04f 0200 	mov.w	r2, #0
 8008532:	f04f 0300 	mov.w	r3, #0
 8008536:	e9d7 4500 	ldrd	r4, r5, [r7]
 800853a:	4629      	mov	r1, r5
 800853c:	028b      	lsls	r3, r1, #10
 800853e:	4621      	mov	r1, r4
 8008540:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008544:	4621      	mov	r1, r4
 8008546:	028a      	lsls	r2, r1, #10
 8008548:	4610      	mov	r0, r2
 800854a:	4619      	mov	r1, r3
 800854c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800854e:	2200      	movs	r2, #0
 8008550:	60bb      	str	r3, [r7, #8]
 8008552:	60fa      	str	r2, [r7, #12]
 8008554:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008558:	f7f8 fb46 	bl	8000be8 <__aeabi_uldivmod>
 800855c:	4602      	mov	r2, r0
 800855e:	460b      	mov	r3, r1
 8008560:	4613      	mov	r3, r2
 8008562:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008564:	4b0b      	ldr	r3, [pc, #44]	@ (8008594 <HAL_RCC_GetSysClockFreq+0x180>)
 8008566:	685b      	ldr	r3, [r3, #4]
 8008568:	0c1b      	lsrs	r3, r3, #16
 800856a:	f003 0303 	and.w	r3, r3, #3
 800856e:	3301      	adds	r3, #1
 8008570:	005b      	lsls	r3, r3, #1
 8008572:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8008574:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008578:	fbb2 f3f3 	udiv	r3, r2, r3
 800857c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800857e:	e002      	b.n	8008586 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008580:	4b05      	ldr	r3, [pc, #20]	@ (8008598 <HAL_RCC_GetSysClockFreq+0x184>)
 8008582:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008584:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008588:	4618      	mov	r0, r3
 800858a:	3740      	adds	r7, #64	@ 0x40
 800858c:	46bd      	mov	sp, r7
 800858e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008592:	bf00      	nop
 8008594:	40023800 	.word	0x40023800
 8008598:	00f42400 	.word	0x00f42400
 800859c:	017d7840 	.word	0x017d7840

080085a0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80085a0:	b480      	push	{r7}
 80085a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80085a4:	4b03      	ldr	r3, [pc, #12]	@ (80085b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80085a6:	681b      	ldr	r3, [r3, #0]
}
 80085a8:	4618      	mov	r0, r3
 80085aa:	46bd      	mov	sp, r7
 80085ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b0:	4770      	bx	lr
 80085b2:	bf00      	nop
 80085b4:	20000004 	.word	0x20000004

080085b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80085bc:	f7ff fff0 	bl	80085a0 <HAL_RCC_GetHCLKFreq>
 80085c0:	4602      	mov	r2, r0
 80085c2:	4b05      	ldr	r3, [pc, #20]	@ (80085d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80085c4:	689b      	ldr	r3, [r3, #8]
 80085c6:	0a9b      	lsrs	r3, r3, #10
 80085c8:	f003 0307 	and.w	r3, r3, #7
 80085cc:	4903      	ldr	r1, [pc, #12]	@ (80085dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80085ce:	5ccb      	ldrb	r3, [r1, r3]
 80085d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	bd80      	pop	{r7, pc}
 80085d8:	40023800 	.word	0x40023800
 80085dc:	08017c2c 	.word	0x08017c2c

080085e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80085e4:	f7ff ffdc 	bl	80085a0 <HAL_RCC_GetHCLKFreq>
 80085e8:	4602      	mov	r2, r0
 80085ea:	4b05      	ldr	r3, [pc, #20]	@ (8008600 <HAL_RCC_GetPCLK2Freq+0x20>)
 80085ec:	689b      	ldr	r3, [r3, #8]
 80085ee:	0b5b      	lsrs	r3, r3, #13
 80085f0:	f003 0307 	and.w	r3, r3, #7
 80085f4:	4903      	ldr	r1, [pc, #12]	@ (8008604 <HAL_RCC_GetPCLK2Freq+0x24>)
 80085f6:	5ccb      	ldrb	r3, [r1, r3]
 80085f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	bd80      	pop	{r7, pc}
 8008600:	40023800 	.word	0x40023800
 8008604:	08017c2c 	.word	0x08017c2c

08008608 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b088      	sub	sp, #32
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008610:	2300      	movs	r3, #0
 8008612:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008614:	2300      	movs	r3, #0
 8008616:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008618:	2300      	movs	r3, #0
 800861a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800861c:	2300      	movs	r3, #0
 800861e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008620:	2300      	movs	r3, #0
 8008622:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f003 0301 	and.w	r3, r3, #1
 800862c:	2b00      	cmp	r3, #0
 800862e:	d012      	beq.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008630:	4b69      	ldr	r3, [pc, #420]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008632:	689b      	ldr	r3, [r3, #8]
 8008634:	4a68      	ldr	r2, [pc, #416]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008636:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800863a:	6093      	str	r3, [r2, #8]
 800863c:	4b66      	ldr	r3, [pc, #408]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800863e:	689a      	ldr	r2, [r3, #8]
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008644:	4964      	ldr	r1, [pc, #400]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008646:	4313      	orrs	r3, r2
 8008648:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800864e:	2b00      	cmp	r3, #0
 8008650:	d101      	bne.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008652:	2301      	movs	r3, #1
 8008654:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800865e:	2b00      	cmp	r3, #0
 8008660:	d017      	beq.n	8008692 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008662:	4b5d      	ldr	r3, [pc, #372]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008664:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008668:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008670:	4959      	ldr	r1, [pc, #356]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008672:	4313      	orrs	r3, r2
 8008674:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800867c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008680:	d101      	bne.n	8008686 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008682:	2301      	movs	r3, #1
 8008684:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800868a:	2b00      	cmp	r3, #0
 800868c:	d101      	bne.n	8008692 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800868e:	2301      	movs	r3, #1
 8008690:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800869a:	2b00      	cmp	r3, #0
 800869c:	d017      	beq.n	80086ce <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800869e:	4b4e      	ldr	r3, [pc, #312]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80086a4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086ac:	494a      	ldr	r1, [pc, #296]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086ae:	4313      	orrs	r3, r2
 80086b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086bc:	d101      	bne.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80086be:	2301      	movs	r3, #1
 80086c0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d101      	bne.n	80086ce <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80086ca:	2301      	movs	r3, #1
 80086cc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d001      	beq.n	80086de <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80086da:	2301      	movs	r3, #1
 80086dc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f003 0320 	and.w	r3, r3, #32
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	f000 808b 	beq.w	8008802 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80086ec:	4b3a      	ldr	r3, [pc, #232]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086f0:	4a39      	ldr	r2, [pc, #228]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80086f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80086f8:	4b37      	ldr	r3, [pc, #220]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80086fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008700:	60bb      	str	r3, [r7, #8]
 8008702:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008704:	4b35      	ldr	r3, [pc, #212]	@ (80087dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a34      	ldr	r2, [pc, #208]	@ (80087dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800870a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800870e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008710:	f7fb feb6 	bl	8004480 <HAL_GetTick>
 8008714:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008716:	e008      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008718:	f7fb feb2 	bl	8004480 <HAL_GetTick>
 800871c:	4602      	mov	r2, r0
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	1ad3      	subs	r3, r2, r3
 8008722:	2b64      	cmp	r3, #100	@ 0x64
 8008724:	d901      	bls.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008726:	2303      	movs	r3, #3
 8008728:	e357      	b.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800872a:	4b2c      	ldr	r3, [pc, #176]	@ (80087dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008732:	2b00      	cmp	r3, #0
 8008734:	d0f0      	beq.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008736:	4b28      	ldr	r3, [pc, #160]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800873a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800873e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d035      	beq.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800874a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800874e:	693a      	ldr	r2, [r7, #16]
 8008750:	429a      	cmp	r2, r3
 8008752:	d02e      	beq.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008754:	4b20      	ldr	r3, [pc, #128]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008756:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008758:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800875c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800875e:	4b1e      	ldr	r3, [pc, #120]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008762:	4a1d      	ldr	r2, [pc, #116]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008764:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008768:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800876a:	4b1b      	ldr	r3, [pc, #108]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800876c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800876e:	4a1a      	ldr	r2, [pc, #104]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008770:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008774:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008776:	4a18      	ldr	r2, [pc, #96]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800877c:	4b16      	ldr	r3, [pc, #88]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800877e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008780:	f003 0301 	and.w	r3, r3, #1
 8008784:	2b01      	cmp	r3, #1
 8008786:	d114      	bne.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008788:	f7fb fe7a 	bl	8004480 <HAL_GetTick>
 800878c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800878e:	e00a      	b.n	80087a6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008790:	f7fb fe76 	bl	8004480 <HAL_GetTick>
 8008794:	4602      	mov	r2, r0
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	1ad3      	subs	r3, r2, r3
 800879a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800879e:	4293      	cmp	r3, r2
 80087a0:	d901      	bls.n	80087a6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80087a2:	2303      	movs	r3, #3
 80087a4:	e319      	b.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80087a6:	4b0c      	ldr	r3, [pc, #48]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087aa:	f003 0302 	and.w	r3, r3, #2
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d0ee      	beq.n	8008790 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80087ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80087be:	d111      	bne.n	80087e4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80087c0:	4b05      	ldr	r3, [pc, #20]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087c2:	689b      	ldr	r3, [r3, #8]
 80087c4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80087cc:	4b04      	ldr	r3, [pc, #16]	@ (80087e0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80087ce:	400b      	ands	r3, r1
 80087d0:	4901      	ldr	r1, [pc, #4]	@ (80087d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80087d2:	4313      	orrs	r3, r2
 80087d4:	608b      	str	r3, [r1, #8]
 80087d6:	e00b      	b.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80087d8:	40023800 	.word	0x40023800
 80087dc:	40007000 	.word	0x40007000
 80087e0:	0ffffcff 	.word	0x0ffffcff
 80087e4:	4baa      	ldr	r3, [pc, #680]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	4aa9      	ldr	r2, [pc, #676]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80087ea:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80087ee:	6093      	str	r3, [r2, #8]
 80087f0:	4ba7      	ldr	r3, [pc, #668]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80087f2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80087fc:	49a4      	ldr	r1, [pc, #656]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80087fe:	4313      	orrs	r3, r2
 8008800:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f003 0310 	and.w	r3, r3, #16
 800880a:	2b00      	cmp	r3, #0
 800880c:	d010      	beq.n	8008830 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800880e:	4ba0      	ldr	r3, [pc, #640]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008810:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008814:	4a9e      	ldr	r2, [pc, #632]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008816:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800881a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800881e:	4b9c      	ldr	r3, [pc, #624]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008820:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008828:	4999      	ldr	r1, [pc, #612]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800882a:	4313      	orrs	r3, r2
 800882c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008838:	2b00      	cmp	r3, #0
 800883a:	d00a      	beq.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800883c:	4b94      	ldr	r3, [pc, #592]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800883e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008842:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800884a:	4991      	ldr	r1, [pc, #580]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800884c:	4313      	orrs	r3, r2
 800884e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800885a:	2b00      	cmp	r3, #0
 800885c:	d00a      	beq.n	8008874 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800885e:	4b8c      	ldr	r3, [pc, #560]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008860:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008864:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800886c:	4988      	ldr	r1, [pc, #544]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800886e:	4313      	orrs	r3, r2
 8008870:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800887c:	2b00      	cmp	r3, #0
 800887e:	d00a      	beq.n	8008896 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008880:	4b83      	ldr	r3, [pc, #524]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008886:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800888e:	4980      	ldr	r1, [pc, #512]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008890:	4313      	orrs	r3, r2
 8008892:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d00a      	beq.n	80088b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80088a2:	4b7b      	ldr	r3, [pc, #492]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088a8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80088b0:	4977      	ldr	r1, [pc, #476]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088b2:	4313      	orrs	r3, r2
 80088b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d00a      	beq.n	80088da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80088c4:	4b72      	ldr	r3, [pc, #456]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088ca:	f023 0203 	bic.w	r2, r3, #3
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088d2:	496f      	ldr	r1, [pc, #444]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088d4:	4313      	orrs	r3, r2
 80088d6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d00a      	beq.n	80088fc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80088e6:	4b6a      	ldr	r3, [pc, #424]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088ec:	f023 020c 	bic.w	r2, r3, #12
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088f4:	4966      	ldr	r1, [pc, #408]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80088f6:	4313      	orrs	r3, r2
 80088f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008904:	2b00      	cmp	r3, #0
 8008906:	d00a      	beq.n	800891e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008908:	4b61      	ldr	r3, [pc, #388]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800890a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800890e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008916:	495e      	ldr	r1, [pc, #376]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008918:	4313      	orrs	r3, r2
 800891a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008926:	2b00      	cmp	r3, #0
 8008928:	d00a      	beq.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800892a:	4b59      	ldr	r3, [pc, #356]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800892c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008930:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008938:	4955      	ldr	r1, [pc, #340]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800893a:	4313      	orrs	r3, r2
 800893c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008948:	2b00      	cmp	r3, #0
 800894a:	d00a      	beq.n	8008962 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800894c:	4b50      	ldr	r3, [pc, #320]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800894e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008952:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800895a:	494d      	ldr	r1, [pc, #308]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800895c:	4313      	orrs	r3, r2
 800895e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800896a:	2b00      	cmp	r3, #0
 800896c:	d00a      	beq.n	8008984 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800896e:	4b48      	ldr	r3, [pc, #288]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008970:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008974:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800897c:	4944      	ldr	r1, [pc, #272]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800897e:	4313      	orrs	r3, r2
 8008980:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800898c:	2b00      	cmp	r3, #0
 800898e:	d00a      	beq.n	80089a6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008990:	4b3f      	ldr	r3, [pc, #252]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008996:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800899e:	493c      	ldr	r1, [pc, #240]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089a0:	4313      	orrs	r3, r2
 80089a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d00a      	beq.n	80089c8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80089b2:	4b37      	ldr	r3, [pc, #220]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089b8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089c0:	4933      	ldr	r1, [pc, #204]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089c2:	4313      	orrs	r3, r2
 80089c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d00a      	beq.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80089d4:	4b2e      	ldr	r3, [pc, #184]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089da:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80089e2:	492b      	ldr	r1, [pc, #172]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089e4:	4313      	orrs	r3, r2
 80089e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d011      	beq.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80089f6:	4b26      	ldr	r3, [pc, #152]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80089f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089fc:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a04:	4922      	ldr	r1, [pc, #136]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a06:	4313      	orrs	r3, r2
 8008a08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008a10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a14:	d101      	bne.n	8008a1a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8008a16:	2301      	movs	r3, #1
 8008a18:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f003 0308 	and.w	r3, r3, #8
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d001      	beq.n	8008a2a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8008a26:	2301      	movs	r3, #1
 8008a28:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d00a      	beq.n	8008a4c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008a36:	4b16      	ldr	r3, [pc, #88]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a3c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a44:	4912      	ldr	r1, [pc, #72]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a46:	4313      	orrs	r3, r2
 8008a48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d00b      	beq.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008a58:	4b0d      	ldr	r3, [pc, #52]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a5e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a68:	4909      	ldr	r1, [pc, #36]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a6a:	4313      	orrs	r3, r2
 8008a6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008a70:	69fb      	ldr	r3, [r7, #28]
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	d006      	beq.n	8008a84 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	f000 80d9 	beq.w	8008c36 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008a84:	4b02      	ldr	r3, [pc, #8]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	4a01      	ldr	r2, [pc, #4]	@ (8008a90 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008a8a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008a8e:	e001      	b.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8008a90:	40023800 	.word	0x40023800
 8008a94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a96:	f7fb fcf3 	bl	8004480 <HAL_GetTick>
 8008a9a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008a9c:	e008      	b.n	8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008a9e:	f7fb fcef 	bl	8004480 <HAL_GetTick>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	1ad3      	subs	r3, r2, r3
 8008aa8:	2b64      	cmp	r3, #100	@ 0x64
 8008aaa:	d901      	bls.n	8008ab0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008aac:	2303      	movs	r3, #3
 8008aae:	e194      	b.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008ab0:	4b6c      	ldr	r3, [pc, #432]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d1f0      	bne.n	8008a9e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f003 0301 	and.w	r3, r3, #1
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d021      	beq.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d11d      	bne.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008ad0:	4b64      	ldr	r3, [pc, #400]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008ad2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ad6:	0c1b      	lsrs	r3, r3, #16
 8008ad8:	f003 0303 	and.w	r3, r3, #3
 8008adc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008ade:	4b61      	ldr	r3, [pc, #388]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008ae0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ae4:	0e1b      	lsrs	r3, r3, #24
 8008ae6:	f003 030f 	and.w	r3, r3, #15
 8008aea:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	019a      	lsls	r2, r3, #6
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	041b      	lsls	r3, r3, #16
 8008af6:	431a      	orrs	r2, r3
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	061b      	lsls	r3, r3, #24
 8008afc:	431a      	orrs	r2, r3
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	689b      	ldr	r3, [r3, #8]
 8008b02:	071b      	lsls	r3, r3, #28
 8008b04:	4957      	ldr	r1, [pc, #348]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b06:	4313      	orrs	r3, r2
 8008b08:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d004      	beq.n	8008b22 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b1c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b20:	d00a      	beq.n	8008b38 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d02e      	beq.n	8008b8c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b36:	d129      	bne.n	8008b8c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008b38:	4b4a      	ldr	r3, [pc, #296]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b3e:	0c1b      	lsrs	r3, r3, #16
 8008b40:	f003 0303 	and.w	r3, r3, #3
 8008b44:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008b46:	4b47      	ldr	r3, [pc, #284]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b4c:	0f1b      	lsrs	r3, r3, #28
 8008b4e:	f003 0307 	and.w	r3, r3, #7
 8008b52:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	019a      	lsls	r2, r3, #6
 8008b5a:	693b      	ldr	r3, [r7, #16]
 8008b5c:	041b      	lsls	r3, r3, #16
 8008b5e:	431a      	orrs	r2, r3
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	68db      	ldr	r3, [r3, #12]
 8008b64:	061b      	lsls	r3, r3, #24
 8008b66:	431a      	orrs	r2, r3
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	071b      	lsls	r3, r3, #28
 8008b6c:	493d      	ldr	r1, [pc, #244]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b6e:	4313      	orrs	r3, r2
 8008b70:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008b74:	4b3b      	ldr	r3, [pc, #236]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b7a:	f023 021f 	bic.w	r2, r3, #31
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b82:	3b01      	subs	r3, #1
 8008b84:	4937      	ldr	r1, [pc, #220]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b86:	4313      	orrs	r3, r2
 8008b88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d01d      	beq.n	8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008b98:	4b32      	ldr	r3, [pc, #200]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008b9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b9e:	0e1b      	lsrs	r3, r3, #24
 8008ba0:	f003 030f 	and.w	r3, r3, #15
 8008ba4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008ba6:	4b2f      	ldr	r3, [pc, #188]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008ba8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008bac:	0f1b      	lsrs	r3, r3, #28
 8008bae:	f003 0307 	and.w	r3, r3, #7
 8008bb2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	685b      	ldr	r3, [r3, #4]
 8008bb8:	019a      	lsls	r2, r3, #6
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	691b      	ldr	r3, [r3, #16]
 8008bbe:	041b      	lsls	r3, r3, #16
 8008bc0:	431a      	orrs	r2, r3
 8008bc2:	693b      	ldr	r3, [r7, #16]
 8008bc4:	061b      	lsls	r3, r3, #24
 8008bc6:	431a      	orrs	r2, r3
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	071b      	lsls	r3, r3, #28
 8008bcc:	4925      	ldr	r1, [pc, #148]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d011      	beq.n	8008c04 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	685b      	ldr	r3, [r3, #4]
 8008be4:	019a      	lsls	r2, r3, #6
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	691b      	ldr	r3, [r3, #16]
 8008bea:	041b      	lsls	r3, r3, #16
 8008bec:	431a      	orrs	r2, r3
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	68db      	ldr	r3, [r3, #12]
 8008bf2:	061b      	lsls	r3, r3, #24
 8008bf4:	431a      	orrs	r2, r3
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	689b      	ldr	r3, [r3, #8]
 8008bfa:	071b      	lsls	r3, r3, #28
 8008bfc:	4919      	ldr	r1, [pc, #100]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008bfe:	4313      	orrs	r3, r2
 8008c00:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008c04:	4b17      	ldr	r3, [pc, #92]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4a16      	ldr	r2, [pc, #88]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c0a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008c0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c10:	f7fb fc36 	bl	8004480 <HAL_GetTick>
 8008c14:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008c16:	e008      	b.n	8008c2a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008c18:	f7fb fc32 	bl	8004480 <HAL_GetTick>
 8008c1c:	4602      	mov	r2, r0
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	1ad3      	subs	r3, r2, r3
 8008c22:	2b64      	cmp	r3, #100	@ 0x64
 8008c24:	d901      	bls.n	8008c2a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008c26:	2303      	movs	r3, #3
 8008c28:	e0d7      	b.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d0f0      	beq.n	8008c18 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008c36:	69bb      	ldr	r3, [r7, #24]
 8008c38:	2b01      	cmp	r3, #1
 8008c3a:	f040 80cd 	bne.w	8008dd8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008c3e:	4b09      	ldr	r3, [pc, #36]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a08      	ldr	r2, [pc, #32]	@ (8008c64 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008c44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c4a:	f7fb fc19 	bl	8004480 <HAL_GetTick>
 8008c4e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008c50:	e00a      	b.n	8008c68 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008c52:	f7fb fc15 	bl	8004480 <HAL_GetTick>
 8008c56:	4602      	mov	r2, r0
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	1ad3      	subs	r3, r2, r3
 8008c5c:	2b64      	cmp	r3, #100	@ 0x64
 8008c5e:	d903      	bls.n	8008c68 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008c60:	2303      	movs	r3, #3
 8008c62:	e0ba      	b.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008c64:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008c68:	4b5e      	ldr	r3, [pc, #376]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c74:	d0ed      	beq.n	8008c52 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d003      	beq.n	8008c8a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d009      	beq.n	8008c9e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d02e      	beq.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d12a      	bne.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008c9e:	4b51      	ldr	r3, [pc, #324]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ca4:	0c1b      	lsrs	r3, r3, #16
 8008ca6:	f003 0303 	and.w	r3, r3, #3
 8008caa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008cac:	4b4d      	ldr	r3, [pc, #308]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cb2:	0f1b      	lsrs	r3, r3, #28
 8008cb4:	f003 0307 	and.w	r3, r3, #7
 8008cb8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	695b      	ldr	r3, [r3, #20]
 8008cbe:	019a      	lsls	r2, r3, #6
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	041b      	lsls	r3, r3, #16
 8008cc4:	431a      	orrs	r2, r3
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	699b      	ldr	r3, [r3, #24]
 8008cca:	061b      	lsls	r3, r3, #24
 8008ccc:	431a      	orrs	r2, r3
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	071b      	lsls	r3, r3, #28
 8008cd2:	4944      	ldr	r1, [pc, #272]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008cda:	4b42      	ldr	r3, [pc, #264]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008cdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ce0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ce8:	3b01      	subs	r3, #1
 8008cea:	021b      	lsls	r3, r3, #8
 8008cec:	493d      	ldr	r1, [pc, #244]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d022      	beq.n	8008d46 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d08:	d11d      	bne.n	8008d46 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008d0a:	4b36      	ldr	r3, [pc, #216]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d10:	0e1b      	lsrs	r3, r3, #24
 8008d12:	f003 030f 	and.w	r3, r3, #15
 8008d16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008d18:	4b32      	ldr	r3, [pc, #200]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d1e:	0f1b      	lsrs	r3, r3, #28
 8008d20:	f003 0307 	and.w	r3, r3, #7
 8008d24:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	695b      	ldr	r3, [r3, #20]
 8008d2a:	019a      	lsls	r2, r3, #6
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6a1b      	ldr	r3, [r3, #32]
 8008d30:	041b      	lsls	r3, r3, #16
 8008d32:	431a      	orrs	r2, r3
 8008d34:	693b      	ldr	r3, [r7, #16]
 8008d36:	061b      	lsls	r3, r3, #24
 8008d38:	431a      	orrs	r2, r3
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	071b      	lsls	r3, r3, #28
 8008d3e:	4929      	ldr	r1, [pc, #164]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d40:	4313      	orrs	r3, r2
 8008d42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f003 0308 	and.w	r3, r3, #8
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d028      	beq.n	8008da4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008d52:	4b24      	ldr	r3, [pc, #144]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d58:	0e1b      	lsrs	r3, r3, #24
 8008d5a:	f003 030f 	and.w	r3, r3, #15
 8008d5e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008d60:	4b20      	ldr	r3, [pc, #128]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d66:	0c1b      	lsrs	r3, r3, #16
 8008d68:	f003 0303 	and.w	r3, r3, #3
 8008d6c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	695b      	ldr	r3, [r3, #20]
 8008d72:	019a      	lsls	r2, r3, #6
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	041b      	lsls	r3, r3, #16
 8008d78:	431a      	orrs	r2, r3
 8008d7a:	693b      	ldr	r3, [r7, #16]
 8008d7c:	061b      	lsls	r3, r3, #24
 8008d7e:	431a      	orrs	r2, r3
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	69db      	ldr	r3, [r3, #28]
 8008d84:	071b      	lsls	r3, r3, #28
 8008d86:	4917      	ldr	r1, [pc, #92]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008d8e:	4b15      	ldr	r3, [pc, #84]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d94:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d9c:	4911      	ldr	r1, [pc, #68]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008da4:	4b0f      	ldr	r3, [pc, #60]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a0e      	ldr	r2, [pc, #56]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008daa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008dae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008db0:	f7fb fb66 	bl	8004480 <HAL_GetTick>
 8008db4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008db6:	e008      	b.n	8008dca <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008db8:	f7fb fb62 	bl	8004480 <HAL_GetTick>
 8008dbc:	4602      	mov	r2, r0
 8008dbe:	697b      	ldr	r3, [r7, #20]
 8008dc0:	1ad3      	subs	r3, r2, r3
 8008dc2:	2b64      	cmp	r3, #100	@ 0x64
 8008dc4:	d901      	bls.n	8008dca <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008dc6:	2303      	movs	r3, #3
 8008dc8:	e007      	b.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008dca:	4b06      	ldr	r3, [pc, #24]	@ (8008de4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008dd2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dd6:	d1ef      	bne.n	8008db8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8008dd8:	2300      	movs	r3, #0
}
 8008dda:	4618      	mov	r0, r3
 8008ddc:	3720      	adds	r7, #32
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bd80      	pop	{r7, pc}
 8008de2:	bf00      	nop
 8008de4:	40023800 	.word	0x40023800

08008de8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d101      	bne.n	8008dfa <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8008df6:	2301      	movs	r3, #1
 8008df8:	e071      	b.n	8008ede <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	7f5b      	ldrb	r3, [r3, #29]
 8008dfe:	b2db      	uxtb	r3, r3
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d105      	bne.n	8008e10 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2200      	movs	r2, #0
 8008e08:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f7fa fe40 	bl	8003a90 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2202      	movs	r2, #2
 8008e14:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	68db      	ldr	r3, [r3, #12]
 8008e1c:	f003 0310 	and.w	r3, r3, #16
 8008e20:	2b10      	cmp	r3, #16
 8008e22:	d053      	beq.n	8008ecc <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	22ca      	movs	r2, #202	@ 0xca
 8008e2a:	625a      	str	r2, [r3, #36]	@ 0x24
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	2253      	movs	r2, #83	@ 0x53
 8008e32:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8008e34:	6878      	ldr	r0, [r7, #4]
 8008e36:	f000 fa4b 	bl	80092d0 <RTC_EnterInitMode>
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8008e3e:	7bfb      	ldrb	r3, [r7, #15]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d12a      	bne.n	8008e9a <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	6899      	ldr	r1, [r3, #8]
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681a      	ldr	r2, [r3, #0]
 8008e4e:	4b26      	ldr	r3, [pc, #152]	@ (8008ee8 <HAL_RTC_Init+0x100>)
 8008e50:	400b      	ands	r3, r1
 8008e52:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	6899      	ldr	r1, [r3, #8]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	685a      	ldr	r2, [r3, #4]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	691b      	ldr	r3, [r3, #16]
 8008e62:	431a      	orrs	r2, r3
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	695b      	ldr	r3, [r3, #20]
 8008e68:	431a      	orrs	r2, r3
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	430a      	orrs	r2, r1
 8008e70:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	687a      	ldr	r2, [r7, #4]
 8008e78:	68d2      	ldr	r2, [r2, #12]
 8008e7a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	6919      	ldr	r1, [r3, #16]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	689b      	ldr	r3, [r3, #8]
 8008e86:	041a      	lsls	r2, r3, #16
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	430a      	orrs	r2, r1
 8008e8e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f000 fa54 	bl	800933e <RTC_ExitInitMode>
 8008e96:	4603      	mov	r3, r0
 8008e98:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8008e9a:	7bfb      	ldrb	r3, [r7, #15]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d110      	bne.n	8008ec2 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f022 0208 	bic.w	r2, r2, #8
 8008eae:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	699a      	ldr	r2, [r3, #24]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	430a      	orrs	r2, r1
 8008ec0:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	22ff      	movs	r2, #255	@ 0xff
 8008ec8:	625a      	str	r2, [r3, #36]	@ 0x24
 8008eca:	e001      	b.n	8008ed0 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8008ed0:	7bfb      	ldrb	r3, [r7, #15]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d102      	bne.n	8008edc <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2201      	movs	r2, #1
 8008eda:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8008edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ede:	4618      	mov	r0, r3
 8008ee0:	3710      	adds	r7, #16
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}
 8008ee6:	bf00      	nop
 8008ee8:	ff8fffbf 	.word	0xff8fffbf

08008eec <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008eec:	b590      	push	{r4, r7, lr}
 8008eee:	b087      	sub	sp, #28
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	60b9      	str	r1, [r7, #8]
 8008ef6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008ef8:	2300      	movs	r3, #0
 8008efa:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	7f1b      	ldrb	r3, [r3, #28]
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d101      	bne.n	8008f08 <HAL_RTC_SetTime+0x1c>
 8008f04:	2302      	movs	r3, #2
 8008f06:	e085      	b.n	8009014 <HAL_RTC_SetTime+0x128>
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	2201      	movs	r2, #1
 8008f0c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2202      	movs	r2, #2
 8008f12:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d126      	bne.n	8008f68 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	689b      	ldr	r3, [r3, #8]
 8008f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d102      	bne.n	8008f2e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	781b      	ldrb	r3, [r3, #0]
 8008f32:	4618      	mov	r0, r3
 8008f34:	f000 fa28 	bl	8009388 <RTC_ByteToBcd2>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	785b      	ldrb	r3, [r3, #1]
 8008f40:	4618      	mov	r0, r3
 8008f42:	f000 fa21 	bl	8009388 <RTC_ByteToBcd2>
 8008f46:	4603      	mov	r3, r0
 8008f48:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008f4a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	789b      	ldrb	r3, [r3, #2]
 8008f50:	4618      	mov	r0, r3
 8008f52:	f000 fa19 	bl	8009388 <RTC_ByteToBcd2>
 8008f56:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008f58:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	78db      	ldrb	r3, [r3, #3]
 8008f60:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008f62:	4313      	orrs	r3, r2
 8008f64:	617b      	str	r3, [r7, #20]
 8008f66:	e018      	b.n	8008f9a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	689b      	ldr	r3, [r3, #8]
 8008f6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d102      	bne.n	8008f7c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	781b      	ldrb	r3, [r3, #0]
 8008f80:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	785b      	ldrb	r3, [r3, #1]
 8008f86:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008f88:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8008f8a:	68ba      	ldr	r2, [r7, #8]
 8008f8c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8008f8e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	78db      	ldrb	r3, [r3, #3]
 8008f94:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008f96:	4313      	orrs	r3, r2
 8008f98:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	22ca      	movs	r2, #202	@ 0xca
 8008fa0:	625a      	str	r2, [r3, #36]	@ 0x24
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	2253      	movs	r2, #83	@ 0x53
 8008fa8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	f000 f990 	bl	80092d0 <RTC_EnterInitMode>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008fb4:	7cfb      	ldrb	r3, [r7, #19]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d11e      	bne.n	8008ff8 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681a      	ldr	r2, [r3, #0]
 8008fbe:	6979      	ldr	r1, [r7, #20]
 8008fc0:	4b16      	ldr	r3, [pc, #88]	@ (800901c <HAL_RTC_SetTime+0x130>)
 8008fc2:	400b      	ands	r3, r1
 8008fc4:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	689a      	ldr	r2, [r3, #8]
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008fd4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	6899      	ldr	r1, [r3, #8]
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	68da      	ldr	r2, [r3, #12]
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	691b      	ldr	r3, [r3, #16]
 8008fe4:	431a      	orrs	r2, r3
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	430a      	orrs	r2, r1
 8008fec:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008fee:	68f8      	ldr	r0, [r7, #12]
 8008ff0:	f000 f9a5 	bl	800933e <RTC_ExitInitMode>
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008ff8:	7cfb      	ldrb	r3, [r7, #19]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d102      	bne.n	8009004 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2201      	movs	r2, #1
 8009002:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	22ff      	movs	r2, #255	@ 0xff
 800900a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2200      	movs	r2, #0
 8009010:	771a      	strb	r2, [r3, #28]

  return status;
 8009012:	7cfb      	ldrb	r3, [r7, #19]
}
 8009014:	4618      	mov	r0, r3
 8009016:	371c      	adds	r7, #28
 8009018:	46bd      	mov	sp, r7
 800901a:	bd90      	pop	{r4, r7, pc}
 800901c:	007f7f7f 	.word	0x007f7f7f

08009020 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b086      	sub	sp, #24
 8009024:	af00      	add	r7, sp, #0
 8009026:	60f8      	str	r0, [r7, #12]
 8009028:	60b9      	str	r1, [r7, #8]
 800902a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800902c:	2300      	movs	r3, #0
 800902e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	691b      	ldr	r3, [r3, #16]
 8009040:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	681a      	ldr	r2, [r3, #0]
 800904e:	4b22      	ldr	r3, [pc, #136]	@ (80090d8 <HAL_RTC_GetTime+0xb8>)
 8009050:	4013      	ands	r3, r2
 8009052:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	0c1b      	lsrs	r3, r3, #16
 8009058:	b2db      	uxtb	r3, r3
 800905a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800905e:	b2da      	uxtb	r2, r3
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	0a1b      	lsrs	r3, r3, #8
 8009068:	b2db      	uxtb	r3, r3
 800906a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800906e:	b2da      	uxtb	r2, r3
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	b2db      	uxtb	r3, r3
 8009078:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800907c:	b2da      	uxtb	r2, r3
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8009082:	697b      	ldr	r3, [r7, #20]
 8009084:	0d9b      	lsrs	r3, r3, #22
 8009086:	b2db      	uxtb	r3, r3
 8009088:	f003 0301 	and.w	r3, r3, #1
 800908c:	b2da      	uxtb	r2, r3
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d11a      	bne.n	80090ce <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	781b      	ldrb	r3, [r3, #0]
 800909c:	4618      	mov	r0, r3
 800909e:	f000 f991 	bl	80093c4 <RTC_Bcd2ToByte>
 80090a2:	4603      	mov	r3, r0
 80090a4:	461a      	mov	r2, r3
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	785b      	ldrb	r3, [r3, #1]
 80090ae:	4618      	mov	r0, r3
 80090b0:	f000 f988 	bl	80093c4 <RTC_Bcd2ToByte>
 80090b4:	4603      	mov	r3, r0
 80090b6:	461a      	mov	r2, r3
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	789b      	ldrb	r3, [r3, #2]
 80090c0:	4618      	mov	r0, r3
 80090c2:	f000 f97f 	bl	80093c4 <RTC_Bcd2ToByte>
 80090c6:	4603      	mov	r3, r0
 80090c8:	461a      	mov	r2, r3
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80090ce:	2300      	movs	r3, #0
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3718      	adds	r7, #24
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bd80      	pop	{r7, pc}
 80090d8:	007f7f7f 	.word	0x007f7f7f

080090dc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80090dc:	b590      	push	{r4, r7, lr}
 80090de:	b087      	sub	sp, #28
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	60f8      	str	r0, [r7, #12]
 80090e4:	60b9      	str	r1, [r7, #8]
 80090e6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80090e8:	2300      	movs	r3, #0
 80090ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	7f1b      	ldrb	r3, [r3, #28]
 80090f0:	2b01      	cmp	r3, #1
 80090f2:	d101      	bne.n	80090f8 <HAL_RTC_SetDate+0x1c>
 80090f4:	2302      	movs	r3, #2
 80090f6:	e06f      	b.n	80091d8 <HAL_RTC_SetDate+0xfc>
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	2201      	movs	r2, #1
 80090fc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	2202      	movs	r2, #2
 8009102:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d10e      	bne.n	8009128 <HAL_RTC_SetDate+0x4c>
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	785b      	ldrb	r3, [r3, #1]
 800910e:	f003 0310 	and.w	r3, r3, #16
 8009112:	2b00      	cmp	r3, #0
 8009114:	d008      	beq.n	8009128 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	785b      	ldrb	r3, [r3, #1]
 800911a:	f023 0310 	bic.w	r3, r3, #16
 800911e:	b2db      	uxtb	r3, r3
 8009120:	330a      	adds	r3, #10
 8009122:	b2da      	uxtb	r2, r3
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d11c      	bne.n	8009168 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800912e:	68bb      	ldr	r3, [r7, #8]
 8009130:	78db      	ldrb	r3, [r3, #3]
 8009132:	4618      	mov	r0, r3
 8009134:	f000 f928 	bl	8009388 <RTC_ByteToBcd2>
 8009138:	4603      	mov	r3, r0
 800913a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	785b      	ldrb	r3, [r3, #1]
 8009140:	4618      	mov	r0, r3
 8009142:	f000 f921 	bl	8009388 <RTC_ByteToBcd2>
 8009146:	4603      	mov	r3, r0
 8009148:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800914a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	789b      	ldrb	r3, [r3, #2]
 8009150:	4618      	mov	r0, r3
 8009152:	f000 f919 	bl	8009388 <RTC_ByteToBcd2>
 8009156:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009158:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800915c:	68bb      	ldr	r3, [r7, #8]
 800915e:	781b      	ldrb	r3, [r3, #0]
 8009160:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009162:	4313      	orrs	r3, r2
 8009164:	617b      	str	r3, [r7, #20]
 8009166:	e00e      	b.n	8009186 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	78db      	ldrb	r3, [r3, #3]
 800916c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	785b      	ldrb	r3, [r3, #1]
 8009172:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009174:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8009176:	68ba      	ldr	r2, [r7, #8]
 8009178:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800917a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	781b      	ldrb	r3, [r3, #0]
 8009180:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009182:	4313      	orrs	r3, r2
 8009184:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	22ca      	movs	r2, #202	@ 0xca
 800918c:	625a      	str	r2, [r3, #36]	@ 0x24
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	2253      	movs	r2, #83	@ 0x53
 8009194:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009196:	68f8      	ldr	r0, [r7, #12]
 8009198:	f000 f89a 	bl	80092d0 <RTC_EnterInitMode>
 800919c:	4603      	mov	r3, r0
 800919e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80091a0:	7cfb      	ldrb	r3, [r7, #19]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d10a      	bne.n	80091bc <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	681a      	ldr	r2, [r3, #0]
 80091aa:	6979      	ldr	r1, [r7, #20]
 80091ac:	4b0c      	ldr	r3, [pc, #48]	@ (80091e0 <HAL_RTC_SetDate+0x104>)
 80091ae:	400b      	ands	r3, r1
 80091b0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80091b2:	68f8      	ldr	r0, [r7, #12]
 80091b4:	f000 f8c3 	bl	800933e <RTC_ExitInitMode>
 80091b8:	4603      	mov	r3, r0
 80091ba:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80091bc:	7cfb      	ldrb	r3, [r7, #19]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d102      	bne.n	80091c8 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	2201      	movs	r2, #1
 80091c6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	22ff      	movs	r2, #255	@ 0xff
 80091ce:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	2200      	movs	r2, #0
 80091d4:	771a      	strb	r2, [r3, #28]

  return status;
 80091d6:	7cfb      	ldrb	r3, [r7, #19]
}
 80091d8:	4618      	mov	r0, r3
 80091da:	371c      	adds	r7, #28
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd90      	pop	{r4, r7, pc}
 80091e0:	00ffff3f 	.word	0x00ffff3f

080091e4 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b086      	sub	sp, #24
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	60f8      	str	r0, [r7, #12]
 80091ec:	60b9      	str	r1, [r7, #8]
 80091ee:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80091f0:	2300      	movs	r3, #0
 80091f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	685a      	ldr	r2, [r3, #4]
 80091fa:	4b21      	ldr	r3, [pc, #132]	@ (8009280 <HAL_RTC_GetDate+0x9c>)
 80091fc:	4013      	ands	r3, r2
 80091fe:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	0c1b      	lsrs	r3, r3, #16
 8009204:	b2da      	uxtb	r2, r3
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	0a1b      	lsrs	r3, r3, #8
 800920e:	b2db      	uxtb	r3, r3
 8009210:	f003 031f 	and.w	r3, r3, #31
 8009214:	b2da      	uxtb	r2, r3
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800921a:	697b      	ldr	r3, [r7, #20]
 800921c:	b2db      	uxtb	r3, r3
 800921e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009222:	b2da      	uxtb	r2, r3
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8009228:	697b      	ldr	r3, [r7, #20]
 800922a:	0b5b      	lsrs	r3, r3, #13
 800922c:	b2db      	uxtb	r3, r3
 800922e:	f003 0307 	and.w	r3, r3, #7
 8009232:	b2da      	uxtb	r2, r3
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d11a      	bne.n	8009274 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	78db      	ldrb	r3, [r3, #3]
 8009242:	4618      	mov	r0, r3
 8009244:	f000 f8be 	bl	80093c4 <RTC_Bcd2ToByte>
 8009248:	4603      	mov	r3, r0
 800924a:	461a      	mov	r2, r3
 800924c:	68bb      	ldr	r3, [r7, #8]
 800924e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	785b      	ldrb	r3, [r3, #1]
 8009254:	4618      	mov	r0, r3
 8009256:	f000 f8b5 	bl	80093c4 <RTC_Bcd2ToByte>
 800925a:	4603      	mov	r3, r0
 800925c:	461a      	mov	r2, r3
 800925e:	68bb      	ldr	r3, [r7, #8]
 8009260:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	789b      	ldrb	r3, [r3, #2]
 8009266:	4618      	mov	r0, r3
 8009268:	f000 f8ac 	bl	80093c4 <RTC_Bcd2ToByte>
 800926c:	4603      	mov	r3, r0
 800926e:	461a      	mov	r2, r3
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8009274:	2300      	movs	r3, #0
}
 8009276:	4618      	mov	r0, r3
 8009278:	3718      	adds	r7, #24
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}
 800927e:	bf00      	nop
 8009280:	00ffff3f 	.word	0x00ffff3f

08009284 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b084      	sub	sp, #16
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800928c:	2300      	movs	r3, #0
 800928e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4a0d      	ldr	r2, [pc, #52]	@ (80092cc <HAL_RTC_WaitForSynchro+0x48>)
 8009296:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009298:	f7fb f8f2 	bl	8004480 <HAL_GetTick>
 800929c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800929e:	e009      	b.n	80092b4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80092a0:	f7fb f8ee 	bl	8004480 <HAL_GetTick>
 80092a4:	4602      	mov	r2, r0
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	1ad3      	subs	r3, r2, r3
 80092aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80092ae:	d901      	bls.n	80092b4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80092b0:	2303      	movs	r3, #3
 80092b2:	e007      	b.n	80092c4 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	68db      	ldr	r3, [r3, #12]
 80092ba:	f003 0320 	and.w	r3, r3, #32
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d0ee      	beq.n	80092a0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80092c2:	2300      	movs	r3, #0
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	3710      	adds	r7, #16
 80092c8:	46bd      	mov	sp, r7
 80092ca:	bd80      	pop	{r7, pc}
 80092cc:	0001ff5f 	.word	0x0001ff5f

080092d0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b084      	sub	sp, #16
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80092d8:	2300      	movs	r3, #0
 80092da:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80092dc:	2300      	movs	r3, #0
 80092de:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	68db      	ldr	r3, [r3, #12]
 80092e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d122      	bne.n	8009334 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	68da      	ldr	r2, [r3, #12]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80092fc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80092fe:	f7fb f8bf 	bl	8004480 <HAL_GetTick>
 8009302:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009304:	e00c      	b.n	8009320 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009306:	f7fb f8bb 	bl	8004480 <HAL_GetTick>
 800930a:	4602      	mov	r2, r0
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	1ad3      	subs	r3, r2, r3
 8009310:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009314:	d904      	bls.n	8009320 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2204      	movs	r2, #4
 800931a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800931c:	2301      	movs	r3, #1
 800931e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	68db      	ldr	r3, [r3, #12]
 8009326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800932a:	2b00      	cmp	r3, #0
 800932c:	d102      	bne.n	8009334 <RTC_EnterInitMode+0x64>
 800932e:	7bfb      	ldrb	r3, [r7, #15]
 8009330:	2b01      	cmp	r3, #1
 8009332:	d1e8      	bne.n	8009306 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8009334:	7bfb      	ldrb	r3, [r7, #15]
}
 8009336:	4618      	mov	r0, r3
 8009338:	3710      	adds	r7, #16
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}

0800933e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800933e:	b580      	push	{r7, lr}
 8009340:	b084      	sub	sp, #16
 8009342:	af00      	add	r7, sp, #0
 8009344:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009346:	2300      	movs	r3, #0
 8009348:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	68da      	ldr	r2, [r3, #12]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009358:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	689b      	ldr	r3, [r3, #8]
 8009360:	f003 0320 	and.w	r3, r3, #32
 8009364:	2b00      	cmp	r3, #0
 8009366:	d10a      	bne.n	800937e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f7ff ff8b 	bl	8009284 <HAL_RTC_WaitForSynchro>
 800936e:	4603      	mov	r3, r0
 8009370:	2b00      	cmp	r3, #0
 8009372:	d004      	beq.n	800937e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2204      	movs	r2, #4
 8009378:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800937a:	2301      	movs	r3, #1
 800937c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800937e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009380:	4618      	mov	r0, r3
 8009382:	3710      	adds	r7, #16
 8009384:	46bd      	mov	sp, r7
 8009386:	bd80      	pop	{r7, pc}

08009388 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8009388:	b480      	push	{r7}
 800938a:	b085      	sub	sp, #20
 800938c:	af00      	add	r7, sp, #0
 800938e:	4603      	mov	r3, r0
 8009390:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8009392:	2300      	movs	r3, #0
 8009394:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8009396:	e005      	b.n	80093a4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	3301      	adds	r3, #1
 800939c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800939e:	79fb      	ldrb	r3, [r7, #7]
 80093a0:	3b0a      	subs	r3, #10
 80093a2:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80093a4:	79fb      	ldrb	r3, [r7, #7]
 80093a6:	2b09      	cmp	r3, #9
 80093a8:	d8f6      	bhi.n	8009398 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	b2db      	uxtb	r3, r3
 80093ae:	011b      	lsls	r3, r3, #4
 80093b0:	b2da      	uxtb	r2, r3
 80093b2:	79fb      	ldrb	r3, [r7, #7]
 80093b4:	4313      	orrs	r3, r2
 80093b6:	b2db      	uxtb	r3, r3
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3714      	adds	r7, #20
 80093bc:	46bd      	mov	sp, r7
 80093be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c2:	4770      	bx	lr

080093c4 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b085      	sub	sp, #20
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	4603      	mov	r3, r0
 80093cc:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80093ce:	2300      	movs	r3, #0
 80093d0:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80093d2:	79fb      	ldrb	r3, [r7, #7]
 80093d4:	091b      	lsrs	r3, r3, #4
 80093d6:	b2db      	uxtb	r3, r3
 80093d8:	461a      	mov	r2, r3
 80093da:	4613      	mov	r3, r2
 80093dc:	009b      	lsls	r3, r3, #2
 80093de:	4413      	add	r3, r2
 80093e0:	005b      	lsls	r3, r3, #1
 80093e2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	b2da      	uxtb	r2, r3
 80093e8:	79fb      	ldrb	r3, [r7, #7]
 80093ea:	f003 030f 	and.w	r3, r3, #15
 80093ee:	b2db      	uxtb	r3, r3
 80093f0:	4413      	add	r3, r2
 80093f2:	b2db      	uxtb	r3, r3
}
 80093f4:	4618      	mov	r0, r3
 80093f6:	3714      	adds	r7, #20
 80093f8:	46bd      	mov	sp, r7
 80093fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fe:	4770      	bx	lr

08009400 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8009400:	b480      	push	{r7}
 8009402:	b087      	sub	sp, #28
 8009404:	af00      	add	r7, sp, #0
 8009406:	60f8      	str	r0, [r7, #12]
 8009408:	60b9      	str	r1, [r7, #8]
 800940a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800940c:	4b5a      	ldr	r3, [pc, #360]	@ (8009578 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a5a      	ldr	r2, [pc, #360]	@ (800957c <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8009412:	fba2 2303 	umull	r2, r3, r2, r3
 8009416:	0adb      	lsrs	r3, r3, #11
 8009418:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800941c:	fb02 f303 	mul.w	r3, r2, r3
 8009420:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	7f1b      	ldrb	r3, [r3, #28]
 8009426:	2b01      	cmp	r3, #1
 8009428:	d101      	bne.n	800942e <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 800942a:	2302      	movs	r3, #2
 800942c:	e09d      	b.n	800956a <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	2201      	movs	r2, #1
 8009432:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2202      	movs	r2, #2
 8009438:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	22ca      	movs	r2, #202	@ 0xca
 8009440:	625a      	str	r2, [r3, #36]	@ 0x24
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	2253      	movs	r2, #83	@ 0x53
 8009448:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	689b      	ldr	r3, [r3, #8]
 8009450:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009454:	2b00      	cmp	r3, #0
 8009456:	d018      	beq.n	800948a <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8009458:	697b      	ldr	r3, [r7, #20]
 800945a:	3b01      	subs	r3, #1
 800945c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d10b      	bne.n	800947c <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	22ff      	movs	r2, #255	@ 0xff
 800946a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	2203      	movs	r2, #3
 8009470:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	2200      	movs	r2, #0
 8009476:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8009478:	2303      	movs	r3, #3
 800947a:	e076      	b.n	800956a <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	68db      	ldr	r3, [r3, #12]
 8009482:	f003 0304 	and.w	r3, r3, #4
 8009486:	2b00      	cmp	r3, #0
 8009488:	d1e6      	bne.n	8009458 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	689a      	ldr	r2, [r3, #8]
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009498:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	68db      	ldr	r3, [r3, #12]
 80094a0:	b2da      	uxtb	r2, r3
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80094aa:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80094ac:	4b32      	ldr	r3, [pc, #200]	@ (8009578 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	4a32      	ldr	r2, [pc, #200]	@ (800957c <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 80094b2:	fba2 2303 	umull	r2, r3, r2, r3
 80094b6:	0adb      	lsrs	r3, r3, #11
 80094b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80094bc:	fb02 f303 	mul.w	r3, r2, r3
 80094c0:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	3b01      	subs	r3, #1
 80094c6:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 80094c8:	697b      	ldr	r3, [r7, #20]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d10b      	bne.n	80094e6 <HAL_RTCEx_SetWakeUpTimer_IT+0xe6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	22ff      	movs	r2, #255	@ 0xff
 80094d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2203      	movs	r2, #3
 80094da:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	2200      	movs	r2, #0
 80094e0:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 80094e2:	2303      	movs	r3, #3
 80094e4:	e041      	b.n	800956a <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	68db      	ldr	r3, [r3, #12]
 80094ec:	f003 0304 	and.w	r3, r3, #4
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d0e6      	beq.n	80094c2 <HAL_RTCEx_SetWakeUpTimer_IT+0xc2>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	689a      	ldr	r2, [r3, #8]
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f022 0207 	bic.w	r2, r2, #7
 8009502:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	6899      	ldr	r1, [r3, #8]
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	687a      	ldr	r2, [r7, #4]
 8009510:	430a      	orrs	r2, r1
 8009512:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	68ba      	ldr	r2, [r7, #8]
 800951a:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800951c:	4b18      	ldr	r3, [pc, #96]	@ (8009580 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	4a17      	ldr	r2, [pc, #92]	@ (8009580 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8009522:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009526:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8009528:	4b15      	ldr	r3, [pc, #84]	@ (8009580 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 800952a:	689b      	ldr	r3, [r3, #8]
 800952c:	4a14      	ldr	r2, [pc, #80]	@ (8009580 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 800952e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009532:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	689a      	ldr	r2, [r3, #8]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009542:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	689a      	ldr	r2, [r3, #8]
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009552:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	22ff      	movs	r2, #255	@ 0xff
 800955a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	2201      	movs	r2, #1
 8009560:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	2200      	movs	r2, #0
 8009566:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8009568:	2300      	movs	r3, #0
}
 800956a:	4618      	mov	r0, r3
 800956c:	371c      	adds	r7, #28
 800956e:	46bd      	mov	sp, r7
 8009570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009574:	4770      	bx	lr
 8009576:	bf00      	nop
 8009578:	20000004 	.word	0x20000004
 800957c:	10624dd3 	.word	0x10624dd3
 8009580:	40013c00 	.word	0x40013c00

08009584 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b082      	sub	sp, #8
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 800958c:	4b0e      	ldr	r3, [pc, #56]	@ (80095c8 <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 800958e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8009592:	615a      	str	r2, [r3, #20]

  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	68db      	ldr	r3, [r3, #12]
 800959a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d00b      	beq.n	80095ba <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	68db      	ldr	r3, [r3, #12]
 80095a8:	b2da      	uxtb	r2, r3
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80095b2:	60da      	str	r2, [r3, #12]

    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 80095b4:	6878      	ldr	r0, [r7, #4]
 80095b6:	f000 f809 	bl	80095cc <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2201      	movs	r2, #1
 80095be:	775a      	strb	r2, [r3, #29]
}
 80095c0:	bf00      	nop
 80095c2:	3708      	adds	r7, #8
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}
 80095c8:	40013c00 	.word	0x40013c00

080095cc <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b083      	sub	sp, #12
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 80095d4:	bf00      	nop
 80095d6:	370c      	adds	r7, #12
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b082      	sub	sp, #8
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d101      	bne.n	80095f2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80095ee:	2301      	movs	r3, #1
 80095f0:	e022      	b.n	8009638 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80095f8:	b2db      	uxtb	r3, r3
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d105      	bne.n	800960a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2200      	movs	r2, #0
 8009602:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8009604:	6878      	ldr	r0, [r7, #4]
 8009606:	f7fa fa99 	bl	8003b3c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2203      	movs	r2, #3
 800960e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f000 f814 	bl	8009640 <HAL_SD_InitCard>
 8009618:	4603      	mov	r3, r0
 800961a:	2b00      	cmp	r3, #0
 800961c:	d001      	beq.n	8009622 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800961e:	2301      	movs	r3, #1
 8009620:	e00a      	b.n	8009638 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2200      	movs	r2, #0
 8009626:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2200      	movs	r2, #0
 800962c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2201      	movs	r2, #1
 8009632:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009636:	2300      	movs	r3, #0
}
 8009638:	4618      	mov	r0, r3
 800963a:	3708      	adds	r7, #8
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}

08009640 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009640:	b5b0      	push	{r4, r5, r7, lr}
 8009642:	b08e      	sub	sp, #56	@ 0x38
 8009644:	af04      	add	r7, sp, #16
 8009646:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8009648:	2300      	movs	r3, #0
 800964a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800964c:	2300      	movs	r3, #0
 800964e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8009650:	2300      	movs	r3, #0
 8009652:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8009654:	2300      	movs	r3, #0
 8009656:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8009658:	2300      	movs	r3, #0
 800965a:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800965c:	2376      	movs	r3, #118	@ 0x76
 800965e:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681d      	ldr	r5, [r3, #0]
 8009664:	466c      	mov	r4, sp
 8009666:	f107 0318 	add.w	r3, r7, #24
 800966a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800966e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009672:	f107 030c 	add.w	r3, r7, #12
 8009676:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009678:	4628      	mov	r0, r5
 800967a:	f003 fc13 	bl	800cea4 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	685a      	ldr	r2, [r3, #4]
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800968c:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	4618      	mov	r0, r3
 8009694:	f003 fc50 	bl	800cf38 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	685a      	ldr	r2, [r3, #4]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80096a6:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80096a8:	2002      	movs	r0, #2
 80096aa:	f7fa fef5 	bl	8004498 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f000 fff4 	bl	800a69c <SD_PowerON>
 80096b4:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80096b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d00b      	beq.n	80096d4 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2201      	movs	r2, #1
 80096c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80096c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ca:	431a      	orrs	r2, r3
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80096d0:	2301      	movs	r3, #1
 80096d2:	e02e      	b.n	8009732 <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80096d4:	6878      	ldr	r0, [r7, #4]
 80096d6:	f000 ff13 	bl	800a500 <SD_InitCard>
 80096da:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80096dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d00b      	beq.n	80096fa <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2201      	movs	r2, #1
 80096e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80096ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096f0:	431a      	orrs	r2, r3
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80096f6:	2301      	movs	r3, #1
 80096f8:	e01b      	b.n	8009732 <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009702:	4618      	mov	r0, r3
 8009704:	f003 fcaa 	bl	800d05c <SDMMC_CmdBlockLength>
 8009708:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800970a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800970c:	2b00      	cmp	r3, #0
 800970e:	d00f      	beq.n	8009730 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a09      	ldr	r2, [pc, #36]	@ (800973c <HAL_SD_InitCard+0xfc>)
 8009716:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800971c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800971e:	431a      	orrs	r2, r3
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2201      	movs	r2, #1
 8009728:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800972c:	2301      	movs	r3, #1
 800972e:	e000      	b.n	8009732 <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 8009730:	2300      	movs	r3, #0
}
 8009732:	4618      	mov	r0, r3
 8009734:	3728      	adds	r7, #40	@ 0x28
 8009736:	46bd      	mov	sp, r7
 8009738:	bdb0      	pop	{r4, r5, r7, pc}
 800973a:	bf00      	nop
 800973c:	004005ff 	.word	0x004005ff

08009740 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b08c      	sub	sp, #48	@ 0x30
 8009744:	af00      	add	r7, sp, #0
 8009746:	60f8      	str	r0, [r7, #12]
 8009748:	60b9      	str	r1, [r7, #8]
 800974a:	607a      	str	r2, [r7, #4]
 800974c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d107      	bne.n	8009768 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800975c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009764:	2301      	movs	r3, #1
 8009766:	e0c3      	b.n	80098f0 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800976e:	b2db      	uxtb	r3, r3
 8009770:	2b01      	cmp	r3, #1
 8009772:	f040 80bc 	bne.w	80098ee <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	2200      	movs	r2, #0
 800977a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800977c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	441a      	add	r2, r3
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009786:	429a      	cmp	r2, r3
 8009788:	d907      	bls.n	800979a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800978e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8009796:	2301      	movs	r3, #1
 8009798:	e0aa      	b.n	80098f0 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2203      	movs	r2, #3
 800979e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	2200      	movs	r2, #0
 80097a8:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 80097b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097be:	4a4e      	ldr	r2, [pc, #312]	@ (80098f8 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80097c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097c6:	4a4d      	ldr	r2, [pc, #308]	@ (80098fc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80097c8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097ce:	2200      	movs	r2, #0
 80097d0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097d6:	2200      	movs	r2, #0
 80097d8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097ea:	689a      	ldr	r2, [r3, #8]
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	430a      	orrs	r2, r1
 80097f4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	3380      	adds	r3, #128	@ 0x80
 8009800:	4619      	mov	r1, r3
 8009802:	68ba      	ldr	r2, [r7, #8]
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	025b      	lsls	r3, r3, #9
 8009808:	089b      	lsrs	r3, r3, #2
 800980a:	f7fb f829 	bl	8004860 <HAL_DMA_Start_IT>
 800980e:	4603      	mov	r3, r0
 8009810:	2b00      	cmp	r3, #0
 8009812:	d017      	beq.n	8009844 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8009822:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4a35      	ldr	r2, [pc, #212]	@ (8009900 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800982a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009830:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	2201      	movs	r2, #1
 800983c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8009840:	2301      	movs	r3, #1
 8009842:	e055      	b.n	80098f0 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f042 0208 	orr.w	r2, r2, #8
 8009852:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009858:	2b01      	cmp	r3, #1
 800985a:	d002      	beq.n	8009862 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800985c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800985e:	025b      	lsls	r3, r3, #9
 8009860:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009862:	f04f 33ff 	mov.w	r3, #4294967295
 8009866:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	025b      	lsls	r3, r3, #9
 800986c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800986e:	2390      	movs	r3, #144	@ 0x90
 8009870:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009872:	2302      	movs	r3, #2
 8009874:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009876:	2300      	movs	r3, #0
 8009878:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800987a:	2301      	movs	r3, #1
 800987c:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	f107 0210 	add.w	r2, r7, #16
 8009886:	4611      	mov	r1, r2
 8009888:	4618      	mov	r0, r3
 800988a:	f003 fbbb 	bl	800d004 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	2b01      	cmp	r3, #1
 8009892:	d90a      	bls.n	80098aa <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	2282      	movs	r2, #130	@ 0x82
 8009898:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098a0:	4618      	mov	r0, r3
 80098a2:	f003 fc1f 	bl	800d0e4 <SDMMC_CmdReadMultiBlock>
 80098a6:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80098a8:	e009      	b.n	80098be <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	2281      	movs	r2, #129	@ 0x81
 80098ae:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098b6:	4618      	mov	r0, r3
 80098b8:	f003 fbf2 	bl	800d0a0 <SDMMC_CmdReadSingleBlock>
 80098bc:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80098be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d012      	beq.n	80098ea <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4a0d      	ldr	r2, [pc, #52]	@ (8009900 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80098ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80098d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098d2:	431a      	orrs	r2, r3
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	2201      	movs	r2, #1
 80098dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	2200      	movs	r2, #0
 80098e4:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80098e6:	2301      	movs	r3, #1
 80098e8:	e002      	b.n	80098f0 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 80098ea:	2300      	movs	r3, #0
 80098ec:	e000      	b.n	80098f0 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 80098ee:	2302      	movs	r3, #2
  }
}
 80098f0:	4618      	mov	r0, r3
 80098f2:	3730      	adds	r7, #48	@ 0x30
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bd80      	pop	{r7, pc}
 80098f8:	0800a30f 	.word	0x0800a30f
 80098fc:	0800a381 	.word	0x0800a381
 8009900:	004005ff 	.word	0x004005ff

08009904 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b08c      	sub	sp, #48	@ 0x30
 8009908:	af00      	add	r7, sp, #0
 800990a:	60f8      	str	r0, [r7, #12]
 800990c:	60b9      	str	r1, [r7, #8]
 800990e:	607a      	str	r2, [r7, #4]
 8009910:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d107      	bne.n	800992c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009920:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009928:	2301      	movs	r3, #1
 800992a:	e0c6      	b.n	8009aba <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009932:	b2db      	uxtb	r3, r3
 8009934:	2b01      	cmp	r3, #1
 8009936:	f040 80bf 	bne.w	8009ab8 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	2200      	movs	r2, #0
 800993e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009940:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	441a      	add	r2, r3
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800994a:	429a      	cmp	r2, r3
 800994c:	d907      	bls.n	800995e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009952:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800995a:	2301      	movs	r3, #1
 800995c:	e0ad      	b.n	8009aba <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	2203      	movs	r2, #3
 8009962:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	2200      	movs	r2, #0
 800996c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f042 021a 	orr.w	r2, r2, #26
 800997c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009982:	4a50      	ldr	r2, [pc, #320]	@ (8009ac4 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8009984:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800998a:	4a4f      	ldr	r2, [pc, #316]	@ (8009ac8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800998c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009992:	2200      	movs	r2, #0
 8009994:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800999a:	2b01      	cmp	r3, #1
 800999c:	d002      	beq.n	80099a4 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800999e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099a0:	025b      	lsls	r3, r3, #9
 80099a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	2b01      	cmp	r3, #1
 80099a8:	d90a      	bls.n	80099c0 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	22a0      	movs	r2, #160	@ 0xa0
 80099ae:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80099b6:	4618      	mov	r0, r3
 80099b8:	f003 fbd8 	bl	800d16c <SDMMC_CmdWriteMultiBlock>
 80099bc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80099be:	e009      	b.n	80099d4 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2290      	movs	r2, #144	@ 0x90
 80099c4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80099cc:	4618      	mov	r0, r3
 80099ce:	f003 fbab 	bl	800d128 <SDMMC_CmdWriteSingleBlock>
 80099d2:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80099d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d012      	beq.n	8009a00 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4a3b      	ldr	r2, [pc, #236]	@ (8009acc <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80099e0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80099e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099e8:	431a      	orrs	r2, r3
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2201      	movs	r2, #1
 80099f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2200      	movs	r2, #0
 80099fa:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80099fc:	2301      	movs	r3, #1
 80099fe:	e05c      	b.n	8009aba <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f042 0208 	orr.w	r2, r2, #8
 8009a0e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a14:	2240      	movs	r2, #64	@ 0x40
 8009a16:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a28:	689a      	ldr	r2, [r3, #8]
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	430a      	orrs	r2, r1
 8009a32:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8009a38:	68b9      	ldr	r1, [r7, #8]
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	3380      	adds	r3, #128	@ 0x80
 8009a40:	461a      	mov	r2, r3
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	025b      	lsls	r3, r3, #9
 8009a46:	089b      	lsrs	r3, r3, #2
 8009a48:	f7fa ff0a 	bl	8004860 <HAL_DMA_Start_IT>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d01a      	beq.n	8009a88 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f022 021a 	bic.w	r2, r2, #26
 8009a60:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	4a19      	ldr	r2, [pc, #100]	@ (8009acc <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8009a68:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a6e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2201      	movs	r2, #1
 8009a7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	2200      	movs	r2, #0
 8009a82:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009a84:	2301      	movs	r3, #1
 8009a86:	e018      	b.n	8009aba <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009a88:	f04f 33ff 	mov.w	r3, #4294967295
 8009a8c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	025b      	lsls	r3, r3, #9
 8009a92:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009a94:	2390      	movs	r3, #144	@ 0x90
 8009a96:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f107 0210 	add.w	r2, r7, #16
 8009aac:	4611      	mov	r1, r2
 8009aae:	4618      	mov	r0, r3
 8009ab0:	f003 faa8 	bl	800d004 <SDMMC_ConfigData>

      return HAL_OK;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	e000      	b.n	8009aba <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8009ab8:	2302      	movs	r3, #2
  }
}
 8009aba:	4618      	mov	r0, r3
 8009abc:	3730      	adds	r7, #48	@ 0x30
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd80      	pop	{r7, pc}
 8009ac2:	bf00      	nop
 8009ac4:	0800a2e5 	.word	0x0800a2e5
 8009ac8:	0800a381 	.word	0x0800a381
 8009acc:	004005ff 	.word	0x004005ff

08009ad0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b084      	sub	sp, #16
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009adc:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ae4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d008      	beq.n	8009afe <HAL_SD_IRQHandler+0x2e>
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	f003 0308 	and.w	r3, r3, #8
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d003      	beq.n	8009afe <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f000 ffef 	bl	800aada <SD_Read_IT>
 8009afc:	e15a      	b.n	8009db4 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	f000 808d 	beq.w	8009c28 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009b16:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681a      	ldr	r2, [r3, #0]
 8009b22:	4b9a      	ldr	r3, [pc, #616]	@ (8009d8c <HAL_SD_IRQHandler+0x2bc>)
 8009b24:	400b      	ands	r3, r1
 8009b26:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f022 0201 	bic.w	r2, r2, #1
 8009b36:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	f003 0308 	and.w	r3, r3, #8
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d039      	beq.n	8009bb6 <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	f003 0302 	and.w	r3, r3, #2
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d104      	bne.n	8009b56 <HAL_SD_IRQHandler+0x86>
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	f003 0320 	and.w	r3, r3, #32
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d011      	beq.n	8009b7a <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f003 fb28 	bl	800d1b0 <SDMMC_CmdStopTransfer>
 8009b60:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d008      	beq.n	8009b7a <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	431a      	orrs	r2, r3
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f000 f921 	bl	8009dbc <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009b82:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2201      	movs	r2, #1
 8009b88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2200      	movs	r2, #0
 8009b90:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	f003 0301 	and.w	r3, r3, #1
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d104      	bne.n	8009ba6 <HAL_SD_IRQHandler+0xd6>
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	f003 0302 	and.w	r3, r3, #2
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d003      	beq.n	8009bae <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f003 ff98 	bl	800dadc <HAL_SD_RxCpltCallback>
 8009bac:	e102      	b.n	8009db4 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f003 ff8a 	bl	800dac8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009bb4:	e0fe      	b.n	8009db4 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	f000 80f9 	beq.w	8009db4 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	f003 0320 	and.w	r3, r3, #32
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d011      	beq.n	8009bf0 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f003 faed 	bl	800d1b0 <SDMMC_CmdStopTransfer>
 8009bd6:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d008      	beq.n	8009bf0 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	431a      	orrs	r2, r3
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 f8e6 	bl	8009dbc <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	f003 0301 	and.w	r3, r3, #1
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	f040 80dc 	bne.w	8009db4 <HAL_SD_IRQHandler+0x2e4>
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	f003 0302 	and.w	r3, r3, #2
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	f040 80d6 	bne.w	8009db4 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f022 0208 	bic.w	r2, r2, #8
 8009c16:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2201      	movs	r2, #1
 8009c1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	f003 ff51 	bl	800dac8 <HAL_SD_TxCpltCallback>
}
 8009c26:	e0c5      	b.n	8009db4 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d008      	beq.n	8009c48 <HAL_SD_IRQHandler+0x178>
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	f003 0308 	and.w	r3, r3, #8
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d003      	beq.n	8009c48 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 8009c40:	6878      	ldr	r0, [r7, #4]
 8009c42:	f000 ff9b 	bl	800ab7c <SD_Write_IT>
 8009c46:	e0b5      	b.n	8009db4 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c4e:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	f000 80ae 	beq.w	8009db4 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c5e:	f003 0302 	and.w	r3, r3, #2
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d005      	beq.n	8009c72 <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c6a:	f043 0202 	orr.w	r2, r3, #2
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c78:	f003 0308 	and.w	r3, r3, #8
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d005      	beq.n	8009c8c <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c84:	f043 0208 	orr.w	r2, r3, #8
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c92:	f003 0320 	and.w	r3, r3, #32
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d005      	beq.n	8009ca6 <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c9e:	f043 0220 	orr.w	r2, r3, #32
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cac:	f003 0310 	and.w	r3, r3, #16
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d005      	beq.n	8009cc0 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cb8:	f043 0210 	orr.w	r2, r3, #16
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009cc8:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8009cd8:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	4618      	mov	r0, r3
 8009ce0:	f003 fa66 	bl	800d1b0 <SDMMC_CmdStopTransfer>
 8009ce4:	4602      	mov	r2, r0
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cea:	431a      	orrs	r2, r3
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	f003 0308 	and.w	r3, r3, #8
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d00a      	beq.n	8009d10 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2201      	movs	r2, #1
 8009cfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2200      	movs	r2, #0
 8009d06:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f000 f857 	bl	8009dbc <HAL_SD_ErrorCallback>
}
 8009d0e:	e051      	b.n	8009db4 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d04c      	beq.n	8009db4 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	f003 0310 	and.w	r3, r3, #16
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d104      	bne.n	8009d2e <HAL_SD_IRQHandler+0x25e>
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	f003 0320 	and.w	r3, r3, #32
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d011      	beq.n	8009d52 <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d32:	4a17      	ldr	r2, [pc, #92]	@ (8009d90 <HAL_SD_IRQHandler+0x2c0>)
 8009d34:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f7fa fe60 	bl	8004a00 <HAL_DMA_Abort_IT>
 8009d40:	4603      	mov	r3, r0
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d036      	beq.n	8009db4 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	f000 fb6a 	bl	800a424 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8009d50:	e030      	b.n	8009db4 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	f003 0301 	and.w	r3, r3, #1
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d104      	bne.n	8009d66 <HAL_SD_IRQHandler+0x296>
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	f003 0302 	and.w	r3, r3, #2
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d018      	beq.n	8009d98 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8009d94 <HAL_SD_IRQHandler+0x2c4>)
 8009d6c:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d72:	4618      	mov	r0, r3
 8009d74:	f7fa fe44 	bl	8004a00 <HAL_DMA_Abort_IT>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d01a      	beq.n	8009db4 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d82:	4618      	mov	r0, r3
 8009d84:	f000 fb85 	bl	800a492 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8009d88:	e014      	b.n	8009db4 <HAL_SD_IRQHandler+0x2e4>
 8009d8a:	bf00      	nop
 8009d8c:	ffff3ec5 	.word	0xffff3ec5
 8009d90:	0800a425 	.word	0x0800a425
 8009d94:	0800a493 	.word	0x0800a493
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2201      	movs	r2, #1
 8009da2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2200      	movs	r2, #0
 8009daa:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8009dac:	6878      	ldr	r0, [r7, #4]
 8009dae:	f003 fe81 	bl	800dab4 <HAL_SD_AbortCallback>
}
 8009db2:	e7ff      	b.n	8009db4 <HAL_SD_IRQHandler+0x2e4>
 8009db4:	bf00      	nop
 8009db6:	3710      	adds	r7, #16
 8009db8:	46bd      	mov	sp, r7
 8009dba:	bd80      	pop	{r7, pc}

08009dbc <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8009dbc:	b480      	push	{r7}
 8009dbe:	b083      	sub	sp, #12
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8009dc4:	bf00      	nop
 8009dc6:	370c      	adds	r7, #12
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dce:	4770      	bx	lr

08009dd0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8009dd0:	b480      	push	{r7}
 8009dd2:	b083      	sub	sp, #12
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
 8009dd8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009dde:	0f9b      	lsrs	r3, r3, #30
 8009de0:	b2da      	uxtb	r2, r3
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009dea:	0e9b      	lsrs	r3, r3, #26
 8009dec:	b2db      	uxtb	r3, r3
 8009dee:	f003 030f 	and.w	r3, r3, #15
 8009df2:	b2da      	uxtb	r2, r3
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009dfc:	0e1b      	lsrs	r3, r3, #24
 8009dfe:	b2db      	uxtb	r3, r3
 8009e00:	f003 0303 	and.w	r3, r3, #3
 8009e04:	b2da      	uxtb	r2, r3
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009e0e:	0c1b      	lsrs	r3, r3, #16
 8009e10:	b2da      	uxtb	r2, r3
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009e1a:	0a1b      	lsrs	r3, r3, #8
 8009e1c:	b2da      	uxtb	r2, r3
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009e26:	b2da      	uxtb	r2, r3
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009e30:	0d1b      	lsrs	r3, r3, #20
 8009e32:	b29a      	uxth	r2, r3
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009e3c:	0c1b      	lsrs	r3, r3, #16
 8009e3e:	b2db      	uxtb	r3, r3
 8009e40:	f003 030f 	and.w	r3, r3, #15
 8009e44:	b2da      	uxtb	r2, r3
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009e4e:	0bdb      	lsrs	r3, r3, #15
 8009e50:	b2db      	uxtb	r3, r3
 8009e52:	f003 0301 	and.w	r3, r3, #1
 8009e56:	b2da      	uxtb	r2, r3
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009e60:	0b9b      	lsrs	r3, r3, #14
 8009e62:	b2db      	uxtb	r3, r3
 8009e64:	f003 0301 	and.w	r3, r3, #1
 8009e68:	b2da      	uxtb	r2, r3
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009e72:	0b5b      	lsrs	r3, r3, #13
 8009e74:	b2db      	uxtb	r3, r3
 8009e76:	f003 0301 	and.w	r3, r3, #1
 8009e7a:	b2da      	uxtb	r2, r3
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009e84:	0b1b      	lsrs	r3, r3, #12
 8009e86:	b2db      	uxtb	r3, r3
 8009e88:	f003 0301 	and.w	r3, r3, #1
 8009e8c:	b2da      	uxtb	r2, r3
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	2200      	movs	r2, #0
 8009e96:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d163      	bne.n	8009f68 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009ea4:	009a      	lsls	r2, r3, #2
 8009ea6:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8009eaa:	4013      	ands	r3, r2
 8009eac:	687a      	ldr	r2, [r7, #4]
 8009eae:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8009eb0:	0f92      	lsrs	r2, r2, #30
 8009eb2:	431a      	orrs	r2, r3
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ebc:	0edb      	lsrs	r3, r3, #27
 8009ebe:	b2db      	uxtb	r3, r3
 8009ec0:	f003 0307 	and.w	r3, r3, #7
 8009ec4:	b2da      	uxtb	r2, r3
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ece:	0e1b      	lsrs	r3, r3, #24
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	f003 0307 	and.w	r3, r3, #7
 8009ed6:	b2da      	uxtb	r2, r3
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ee0:	0d5b      	lsrs	r3, r3, #21
 8009ee2:	b2db      	uxtb	r3, r3
 8009ee4:	f003 0307 	and.w	r3, r3, #7
 8009ee8:	b2da      	uxtb	r2, r3
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ef2:	0c9b      	lsrs	r3, r3, #18
 8009ef4:	b2db      	uxtb	r3, r3
 8009ef6:	f003 0307 	and.w	r3, r3, #7
 8009efa:	b2da      	uxtb	r2, r3
 8009efc:	683b      	ldr	r3, [r7, #0]
 8009efe:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f04:	0bdb      	lsrs	r3, r3, #15
 8009f06:	b2db      	uxtb	r3, r3
 8009f08:	f003 0307 	and.w	r3, r3, #7
 8009f0c:	b2da      	uxtb	r2, r3
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	691b      	ldr	r3, [r3, #16]
 8009f16:	1c5a      	adds	r2, r3, #1
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	7e1b      	ldrb	r3, [r3, #24]
 8009f20:	b2db      	uxtb	r3, r3
 8009f22:	f003 0307 	and.w	r3, r3, #7
 8009f26:	3302      	adds	r3, #2
 8009f28:	2201      	movs	r2, #1
 8009f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8009f2e:	687a      	ldr	r2, [r7, #4]
 8009f30:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8009f32:	fb03 f202 	mul.w	r2, r3, r2
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	7a1b      	ldrb	r3, [r3, #8]
 8009f3e:	b2db      	uxtb	r3, r3
 8009f40:	f003 030f 	and.w	r3, r3, #15
 8009f44:	2201      	movs	r2, #1
 8009f46:	409a      	lsls	r2, r3
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8009f54:	0a52      	lsrs	r2, r2, #9
 8009f56:	fb03 f202 	mul.w	r2, r3, r2
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f64:	661a      	str	r2, [r3, #96]	@ 0x60
 8009f66:	e031      	b.n	8009fcc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f6c:	2b01      	cmp	r3, #1
 8009f6e:	d11d      	bne.n	8009fac <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009f74:	041b      	lsls	r3, r3, #16
 8009f76:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f7e:	0c1b      	lsrs	r3, r3, #16
 8009f80:	431a      	orrs	r2, r3
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	691b      	ldr	r3, [r3, #16]
 8009f8a:	3301      	adds	r3, #1
 8009f8c:	029a      	lsls	r2, r3, #10
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009fa0:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	661a      	str	r2, [r3, #96]	@ 0x60
 8009faa:	e00f      	b.n	8009fcc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	4a58      	ldr	r2, [pc, #352]	@ (800a114 <HAL_SD_GetCardCSD+0x344>)
 8009fb2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fb8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2201      	movs	r2, #1
 8009fc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009fc8:	2301      	movs	r3, #1
 8009fca:	e09d      	b.n	800a108 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009fd0:	0b9b      	lsrs	r3, r3, #14
 8009fd2:	b2db      	uxtb	r3, r3
 8009fd4:	f003 0301 	and.w	r3, r3, #1
 8009fd8:	b2da      	uxtb	r2, r3
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009fe2:	09db      	lsrs	r3, r3, #7
 8009fe4:	b2db      	uxtb	r3, r3
 8009fe6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009fea:	b2da      	uxtb	r2, r3
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ff4:	b2db      	uxtb	r3, r3
 8009ff6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ffa:	b2da      	uxtb	r2, r3
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a004:	0fdb      	lsrs	r3, r3, #31
 800a006:	b2da      	uxtb	r2, r3
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a010:	0f5b      	lsrs	r3, r3, #29
 800a012:	b2db      	uxtb	r3, r3
 800a014:	f003 0303 	and.w	r3, r3, #3
 800a018:	b2da      	uxtb	r2, r3
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a022:	0e9b      	lsrs	r3, r3, #26
 800a024:	b2db      	uxtb	r3, r3
 800a026:	f003 0307 	and.w	r3, r3, #7
 800a02a:	b2da      	uxtb	r2, r3
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a034:	0d9b      	lsrs	r3, r3, #22
 800a036:	b2db      	uxtb	r3, r3
 800a038:	f003 030f 	and.w	r3, r3, #15
 800a03c:	b2da      	uxtb	r2, r3
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a046:	0d5b      	lsrs	r3, r3, #21
 800a048:	b2db      	uxtb	r3, r3
 800a04a:	f003 0301 	and.w	r3, r3, #1
 800a04e:	b2da      	uxtb	r2, r3
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	2200      	movs	r2, #0
 800a05a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a062:	0c1b      	lsrs	r3, r3, #16
 800a064:	b2db      	uxtb	r3, r3
 800a066:	f003 0301 	and.w	r3, r3, #1
 800a06a:	b2da      	uxtb	r2, r3
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a076:	0bdb      	lsrs	r3, r3, #15
 800a078:	b2db      	uxtb	r3, r3
 800a07a:	f003 0301 	and.w	r3, r3, #1
 800a07e:	b2da      	uxtb	r2, r3
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a08a:	0b9b      	lsrs	r3, r3, #14
 800a08c:	b2db      	uxtb	r3, r3
 800a08e:	f003 0301 	and.w	r3, r3, #1
 800a092:	b2da      	uxtb	r2, r3
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a09e:	0b5b      	lsrs	r3, r3, #13
 800a0a0:	b2db      	uxtb	r3, r3
 800a0a2:	f003 0301 	and.w	r3, r3, #1
 800a0a6:	b2da      	uxtb	r2, r3
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a0b2:	0b1b      	lsrs	r3, r3, #12
 800a0b4:	b2db      	uxtb	r3, r3
 800a0b6:	f003 0301 	and.w	r3, r3, #1
 800a0ba:	b2da      	uxtb	r2, r3
 800a0bc:	683b      	ldr	r3, [r7, #0]
 800a0be:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a0c6:	0a9b      	lsrs	r3, r3, #10
 800a0c8:	b2db      	uxtb	r3, r3
 800a0ca:	f003 0303 	and.w	r3, r3, #3
 800a0ce:	b2da      	uxtb	r2, r3
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a0da:	0a1b      	lsrs	r3, r3, #8
 800a0dc:	b2db      	uxtb	r3, r3
 800a0de:	f003 0303 	and.w	r3, r3, #3
 800a0e2:	b2da      	uxtb	r2, r3
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a0ee:	085b      	lsrs	r3, r3, #1
 800a0f0:	b2db      	uxtb	r3, r3
 800a0f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a0f6:	b2da      	uxtb	r2, r3
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	2201      	movs	r2, #1
 800a102:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800a106:	2300      	movs	r3, #0
}
 800a108:	4618      	mov	r0, r3
 800a10a:	370c      	adds	r7, #12
 800a10c:	46bd      	mov	sp, r7
 800a10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a112:	4770      	bx	lr
 800a114:	004005ff 	.word	0x004005ff

0800a118 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800a118:	b480      	push	{r7}
 800a11a:	b083      	sub	sp, #12
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
 800a120:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a146:	683b      	ldr	r3, [r7, #0]
 800a148:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a156:	683b      	ldr	r3, [r7, #0]
 800a158:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800a162:	2300      	movs	r3, #0
}
 800a164:	4618      	mov	r0, r3
 800a166:	370c      	adds	r7, #12
 800a168:	46bd      	mov	sp, r7
 800a16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16e:	4770      	bx	lr

0800a170 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800a170:	b5b0      	push	{r4, r5, r7, lr}
 800a172:	b08e      	sub	sp, #56	@ 0x38
 800a174:	af04      	add	r7, sp, #16
 800a176:	6078      	str	r0, [r7, #4]
 800a178:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800a17a:	2300      	movs	r3, #0
 800a17c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2203      	movs	r2, #3
 800a184:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a18c:	2b03      	cmp	r3, #3
 800a18e:	d02e      	beq.n	800a1ee <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a196:	d106      	bne.n	800a1a6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a19c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	639a      	str	r2, [r3, #56]	@ 0x38
 800a1a4:	e029      	b.n	800a1fa <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a1ac:	d10a      	bne.n	800a1c4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f000 fb2a 	bl	800a808 <SD_WideBus_Enable>
 800a1b4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a1ba:	6a3b      	ldr	r3, [r7, #32]
 800a1bc:	431a      	orrs	r2, r3
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	639a      	str	r2, [r3, #56]	@ 0x38
 800a1c2:	e01a      	b.n	800a1fa <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d10a      	bne.n	800a1e0 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800a1ca:	6878      	ldr	r0, [r7, #4]
 800a1cc:	f000 fb67 	bl	800a89e <SD_WideBus_Disable>
 800a1d0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a1d6:	6a3b      	ldr	r3, [r7, #32]
 800a1d8:	431a      	orrs	r2, r3
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	639a      	str	r2, [r3, #56]	@ 0x38
 800a1de:	e00c      	b.n	800a1fa <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1e4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	639a      	str	r2, [r3, #56]	@ 0x38
 800a1ec:	e005      	b.n	800a1fa <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1f2:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d00b      	beq.n	800a21a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4a26      	ldr	r2, [pc, #152]	@ (800a2a0 <HAL_SD_ConfigWideBusOperation+0x130>)
 800a208:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2201      	movs	r2, #1
 800a20e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800a212:	2301      	movs	r3, #1
 800a214:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a218:	e01f      	b.n	800a25a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	685b      	ldr	r3, [r3, #4]
 800a21e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	689b      	ldr	r3, [r3, #8]
 800a224:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	68db      	ldr	r3, [r3, #12]
 800a22a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	695b      	ldr	r3, [r3, #20]
 800a234:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	699b      	ldr	r3, [r3, #24]
 800a23a:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681d      	ldr	r5, [r3, #0]
 800a240:	466c      	mov	r4, sp
 800a242:	f107 0314 	add.w	r3, r7, #20
 800a246:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a24a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a24e:	f107 0308 	add.w	r3, r7, #8
 800a252:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a254:	4628      	mov	r0, r5
 800a256:	f002 fe25 	bl	800cea4 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a262:	4618      	mov	r0, r3
 800a264:	f002 fefa 	bl	800d05c <SDMMC_CmdBlockLength>
 800a268:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a26a:	6a3b      	ldr	r3, [r7, #32]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d00c      	beq.n	800a28a <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	4a0a      	ldr	r2, [pc, #40]	@ (800a2a0 <HAL_SD_ConfigWideBusOperation+0x130>)
 800a276:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a27c:	6a3b      	ldr	r3, [r7, #32]
 800a27e:	431a      	orrs	r2, r3
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800a284:	2301      	movs	r3, #1
 800a286:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	2201      	movs	r2, #1
 800a28e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800a292:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a296:	4618      	mov	r0, r3
 800a298:	3728      	adds	r7, #40	@ 0x28
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bdb0      	pop	{r4, r5, r7, pc}
 800a29e:	bf00      	nop
 800a2a0:	004005ff 	.word	0x004005ff

0800a2a4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b086      	sub	sp, #24
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800a2b0:	f107 030c 	add.w	r3, r7, #12
 800a2b4:	4619      	mov	r1, r3
 800a2b6:	6878      	ldr	r0, [r7, #4]
 800a2b8:	f000 fa7e 	bl	800a7b8 <SD_SendStatus>
 800a2bc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a2be:	697b      	ldr	r3, [r7, #20]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d005      	beq.n	800a2d0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a2c8:	697b      	ldr	r3, [r7, #20]
 800a2ca:	431a      	orrs	r2, r3
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	0a5b      	lsrs	r3, r3, #9
 800a2d4:	f003 030f 	and.w	r3, r3, #15
 800a2d8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800a2da:	693b      	ldr	r3, [r7, #16]
}
 800a2dc:	4618      	mov	r0, r3
 800a2de:	3718      	adds	r7, #24
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	bd80      	pop	{r7, pc}

0800a2e4 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b085      	sub	sp, #20
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2f0:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a300:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800a302:	bf00      	nop
 800a304:	3714      	adds	r7, #20
 800a306:	46bd      	mov	sp, r7
 800a308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30c:	4770      	bx	lr

0800a30e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a30e:	b580      	push	{r7, lr}
 800a310:	b084      	sub	sp, #16
 800a312:	af00      	add	r7, sp, #0
 800a314:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a31a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a320:	2b82      	cmp	r3, #130	@ 0x82
 800a322:	d111      	bne.n	800a348 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	4618      	mov	r0, r3
 800a32a:	f002 ff41 	bl	800d1b0 <SDMMC_CmdStopTransfer>
 800a32e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d008      	beq.n	800a348 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a33a:	68bb      	ldr	r3, [r7, #8]
 800a33c:	431a      	orrs	r2, r3
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800a342:	68f8      	ldr	r0, [r7, #12]
 800a344:	f7ff fd3a 	bl	8009dbc <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f022 0208 	bic.w	r2, r2, #8
 800a356:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f240 523a 	movw	r2, #1338	@ 0x53a
 800a360:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	2201      	movs	r2, #1
 800a366:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	2200      	movs	r2, #0
 800a36e:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800a370:	68f8      	ldr	r0, [r7, #12]
 800a372:	f003 fbb3 	bl	800dadc <HAL_SD_RxCpltCallback>
#endif
}
 800a376:	bf00      	nop
 800a378:	3710      	adds	r7, #16
 800a37a:	46bd      	mov	sp, r7
 800a37c:	bd80      	pop	{r7, pc}
	...

0800a380 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b086      	sub	sp, #24
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a38c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f7fa fcf0 	bl	8004d74 <HAL_DMA_GetError>
 800a394:	4603      	mov	r3, r0
 800a396:	2b02      	cmp	r3, #2
 800a398:	d03e      	beq.n	800a418 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800a39a:	697b      	ldr	r3, [r7, #20]
 800a39c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a39e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3a0:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800a3a2:	697b      	ldr	r3, [r7, #20]
 800a3a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3a8:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	2b01      	cmp	r3, #1
 800a3ae:	d002      	beq.n	800a3b6 <SD_DMAError+0x36>
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	2b01      	cmp	r3, #1
 800a3b4:	d12d      	bne.n	800a412 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a3b6:	697b      	ldr	r3, [r7, #20]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4a19      	ldr	r2, [pc, #100]	@ (800a420 <SD_DMAError+0xa0>)
 800a3bc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800a3be:	697b      	ldr	r3, [r7, #20]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a3c4:	697b      	ldr	r3, [r7, #20]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800a3cc:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3d2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800a3da:	6978      	ldr	r0, [r7, #20]
 800a3dc:	f7ff ff62 	bl	800a2a4 <HAL_SD_GetCardState>
 800a3e0:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a3e2:	68bb      	ldr	r3, [r7, #8]
 800a3e4:	2b06      	cmp	r3, #6
 800a3e6:	d002      	beq.n	800a3ee <SD_DMAError+0x6e>
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	2b05      	cmp	r3, #5
 800a3ec:	d10a      	bne.n	800a404 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a3ee:	697b      	ldr	r3, [r7, #20]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f002 fedc 	bl	800d1b0 <SDMMC_CmdStopTransfer>
 800a3f8:	4602      	mov	r2, r0
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3fe:	431a      	orrs	r2, r3
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800a404:	697b      	ldr	r3, [r7, #20]
 800a406:	2201      	movs	r2, #1
 800a408:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	2200      	movs	r2, #0
 800a410:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800a412:	6978      	ldr	r0, [r7, #20]
 800a414:	f7ff fcd2 	bl	8009dbc <HAL_SD_ErrorCallback>
#endif
  }
}
 800a418:	bf00      	nop
 800a41a:	3718      	adds	r7, #24
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}
 800a420:	004005ff 	.word	0x004005ff

0800a424 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b084      	sub	sp, #16
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a430:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f240 523a 	movw	r2, #1338	@ 0x53a
 800a43a:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800a43c:	68f8      	ldr	r0, [r7, #12]
 800a43e:	f7ff ff31 	bl	800a2a4 <HAL_SD_GetCardState>
 800a442:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	2201      	movs	r2, #1
 800a448:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	2200      	movs	r2, #0
 800a450:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a452:	68bb      	ldr	r3, [r7, #8]
 800a454:	2b06      	cmp	r3, #6
 800a456:	d002      	beq.n	800a45e <SD_DMATxAbort+0x3a>
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	2b05      	cmp	r3, #5
 800a45c:	d10a      	bne.n	800a474 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	4618      	mov	r0, r3
 800a464:	f002 fea4 	bl	800d1b0 <SDMMC_CmdStopTransfer>
 800a468:	4602      	mov	r2, r0
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a46e:	431a      	orrs	r2, r3
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d103      	bne.n	800a484 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800a47c:	68f8      	ldr	r0, [r7, #12]
 800a47e:	f003 fb19 	bl	800dab4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800a482:	e002      	b.n	800a48a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800a484:	68f8      	ldr	r0, [r7, #12]
 800a486:	f7ff fc99 	bl	8009dbc <HAL_SD_ErrorCallback>
}
 800a48a:	bf00      	nop
 800a48c:	3710      	adds	r7, #16
 800a48e:	46bd      	mov	sp, r7
 800a490:	bd80      	pop	{r7, pc}

0800a492 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800a492:	b580      	push	{r7, lr}
 800a494:	b084      	sub	sp, #16
 800a496:	af00      	add	r7, sp, #0
 800a498:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a49e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f240 523a 	movw	r2, #1338	@ 0x53a
 800a4a8:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800a4aa:	68f8      	ldr	r0, [r7, #12]
 800a4ac:	f7ff fefa 	bl	800a2a4 <HAL_SD_GetCardState>
 800a4b0:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	2201      	movs	r2, #1
 800a4b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800a4c0:	68bb      	ldr	r3, [r7, #8]
 800a4c2:	2b06      	cmp	r3, #6
 800a4c4:	d002      	beq.n	800a4cc <SD_DMARxAbort+0x3a>
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	2b05      	cmp	r3, #5
 800a4ca:	d10a      	bne.n	800a4e2 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	f002 fe6d 	bl	800d1b0 <SDMMC_CmdStopTransfer>
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4dc:	431a      	orrs	r2, r3
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d103      	bne.n	800a4f2 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800a4ea:	68f8      	ldr	r0, [r7, #12]
 800a4ec:	f003 fae2 	bl	800dab4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800a4f0:	e002      	b.n	800a4f8 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800a4f2:	68f8      	ldr	r0, [r7, #12]
 800a4f4:	f7ff fc62 	bl	8009dbc <HAL_SD_ErrorCallback>
}
 800a4f8:	bf00      	nop
 800a4fa:	3710      	adds	r7, #16
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	bd80      	pop	{r7, pc}

0800a500 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800a500:	b5b0      	push	{r4, r5, r7, lr}
 800a502:	b094      	sub	sp, #80	@ 0x50
 800a504:	af04      	add	r7, sp, #16
 800a506:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800a508:	2301      	movs	r3, #1
 800a50a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	4618      	mov	r0, r3
 800a512:	f002 fd1f 	bl	800cf54 <SDMMC_GetPowerState>
 800a516:	4603      	mov	r3, r0
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d102      	bne.n	800a522 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a51c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800a520:	e0b8      	b.n	800a694 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a526:	2b03      	cmp	r3, #3
 800a528:	d02f      	beq.n	800a58a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	4618      	mov	r0, r3
 800a530:	f002 ff49 	bl	800d3c6 <SDMMC_CmdSendCID>
 800a534:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d001      	beq.n	800a540 <SD_InitCard+0x40>
    {
      return errorstate;
 800a53c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a53e:	e0a9      	b.n	800a694 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	2100      	movs	r1, #0
 800a546:	4618      	mov	r0, r3
 800a548:	f002 fd49 	bl	800cfde <SDMMC_GetResponse>
 800a54c:	4602      	mov	r2, r0
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	2104      	movs	r1, #4
 800a558:	4618      	mov	r0, r3
 800a55a:	f002 fd40 	bl	800cfde <SDMMC_GetResponse>
 800a55e:	4602      	mov	r2, r0
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	2108      	movs	r1, #8
 800a56a:	4618      	mov	r0, r3
 800a56c:	f002 fd37 	bl	800cfde <SDMMC_GetResponse>
 800a570:	4602      	mov	r2, r0
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	210c      	movs	r1, #12
 800a57c:	4618      	mov	r0, r3
 800a57e:	f002 fd2e 	bl	800cfde <SDMMC_GetResponse>
 800a582:	4602      	mov	r2, r0
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a58e:	2b03      	cmp	r3, #3
 800a590:	d00d      	beq.n	800a5ae <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f107 020e 	add.w	r2, r7, #14
 800a59a:	4611      	mov	r1, r2
 800a59c:	4618      	mov	r0, r3
 800a59e:	f002 ff4f 	bl	800d440 <SDMMC_CmdSetRelAdd>
 800a5a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a5a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d001      	beq.n	800a5ae <SD_InitCard+0xae>
    {
      return errorstate;
 800a5aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5ac:	e072      	b.n	800a694 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5b2:	2b03      	cmp	r3, #3
 800a5b4:	d036      	beq.n	800a624 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800a5b6:	89fb      	ldrh	r3, [r7, #14]
 800a5b8:	461a      	mov	r2, r3
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681a      	ldr	r2, [r3, #0]
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a5c6:	041b      	lsls	r3, r3, #16
 800a5c8:	4619      	mov	r1, r3
 800a5ca:	4610      	mov	r0, r2
 800a5cc:	f002 ff19 	bl	800d402 <SDMMC_CmdSendCSD>
 800a5d0:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800a5d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d001      	beq.n	800a5dc <SD_InitCard+0xdc>
    {
      return errorstate;
 800a5d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5da:	e05b      	b.n	800a694 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	2100      	movs	r1, #0
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	f002 fcfb 	bl	800cfde <SDMMC_GetResponse>
 800a5e8:	4602      	mov	r2, r0
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	2104      	movs	r1, #4
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	f002 fcf2 	bl	800cfde <SDMMC_GetResponse>
 800a5fa:	4602      	mov	r2, r0
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	2108      	movs	r1, #8
 800a606:	4618      	mov	r0, r3
 800a608:	f002 fce9 	bl	800cfde <SDMMC_GetResponse>
 800a60c:	4602      	mov	r2, r0
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	210c      	movs	r1, #12
 800a618:	4618      	mov	r0, r3
 800a61a:	f002 fce0 	bl	800cfde <SDMMC_GetResponse>
 800a61e:	4602      	mov	r2, r0
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	2104      	movs	r1, #4
 800a62a:	4618      	mov	r0, r3
 800a62c:	f002 fcd7 	bl	800cfde <SDMMC_GetResponse>
 800a630:	4603      	mov	r3, r0
 800a632:	0d1a      	lsrs	r2, r3, #20
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800a638:	f107 0310 	add.w	r3, r7, #16
 800a63c:	4619      	mov	r1, r3
 800a63e:	6878      	ldr	r0, [r7, #4]
 800a640:	f7ff fbc6 	bl	8009dd0 <HAL_SD_GetCardCSD>
 800a644:	4603      	mov	r3, r0
 800a646:	2b00      	cmp	r3, #0
 800a648:	d002      	beq.n	800a650 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a64a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a64e:	e021      	b.n	800a694 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6819      	ldr	r1, [r3, #0]
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a658:	041b      	lsls	r3, r3, #16
 800a65a:	2200      	movs	r2, #0
 800a65c:	461c      	mov	r4, r3
 800a65e:	4615      	mov	r5, r2
 800a660:	4622      	mov	r2, r4
 800a662:	462b      	mov	r3, r5
 800a664:	4608      	mov	r0, r1
 800a666:	f002 fdc5 	bl	800d1f4 <SDMMC_CmdSelDesel>
 800a66a:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800a66c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d001      	beq.n	800a676 <SD_InitCard+0x176>
  {
    return errorstate;
 800a672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a674:	e00e      	b.n	800a694 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681d      	ldr	r5, [r3, #0]
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	466c      	mov	r4, sp
 800a67e:	f103 0210 	add.w	r2, r3, #16
 800a682:	ca07      	ldmia	r2, {r0, r1, r2}
 800a684:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a688:	3304      	adds	r3, #4
 800a68a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a68c:	4628      	mov	r0, r5
 800a68e:	f002 fc09 	bl	800cea4 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800a692:	2300      	movs	r3, #0
}
 800a694:	4618      	mov	r0, r3
 800a696:	3740      	adds	r7, #64	@ 0x40
 800a698:	46bd      	mov	sp, r7
 800a69a:	bdb0      	pop	{r4, r5, r7, pc}

0800a69c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b086      	sub	sp, #24
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	617b      	str	r3, [r7, #20]
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	f002 fdc0 	bl	800d23a <SDMMC_CmdGoIdleState>
 800a6ba:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d001      	beq.n	800a6c6 <SD_PowerON+0x2a>
  {
    return errorstate;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	e072      	b.n	800a7ac <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	f002 fdd3 	bl	800d276 <SDMMC_CmdOperCond>
 800a6d0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d00d      	beq.n	800a6f4 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2200      	movs	r2, #0
 800a6dc:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f002 fda9 	bl	800d23a <SDMMC_CmdGoIdleState>
 800a6e8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d004      	beq.n	800a6fa <SD_PowerON+0x5e>
    {
      return errorstate;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	e05b      	b.n	800a7ac <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6fe:	2b01      	cmp	r3, #1
 800a700:	d137      	bne.n	800a772 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	2100      	movs	r1, #0
 800a708:	4618      	mov	r0, r3
 800a70a:	f002 fdd3 	bl	800d2b4 <SDMMC_CmdAppCommand>
 800a70e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d02d      	beq.n	800a772 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a716:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a71a:	e047      	b.n	800a7ac <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	2100      	movs	r1, #0
 800a722:	4618      	mov	r0, r3
 800a724:	f002 fdc6 	bl	800d2b4 <SDMMC_CmdAppCommand>
 800a728:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d001      	beq.n	800a734 <SD_PowerON+0x98>
    {
      return errorstate;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	e03b      	b.n	800a7ac <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	491e      	ldr	r1, [pc, #120]	@ (800a7b4 <SD_PowerON+0x118>)
 800a73a:	4618      	mov	r0, r3
 800a73c:	f002 fddc 	bl	800d2f8 <SDMMC_CmdAppOperCommand>
 800a740:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d002      	beq.n	800a74e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a748:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800a74c:	e02e      	b.n	800a7ac <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	2100      	movs	r1, #0
 800a754:	4618      	mov	r0, r3
 800a756:	f002 fc42 	bl	800cfde <SDMMC_GetResponse>
 800a75a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800a75c:	697b      	ldr	r3, [r7, #20]
 800a75e:	0fdb      	lsrs	r3, r3, #31
 800a760:	2b01      	cmp	r3, #1
 800a762:	d101      	bne.n	800a768 <SD_PowerON+0xcc>
 800a764:	2301      	movs	r3, #1
 800a766:	e000      	b.n	800a76a <SD_PowerON+0xce>
 800a768:	2300      	movs	r3, #0
 800a76a:	613b      	str	r3, [r7, #16]

    count++;
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	3301      	adds	r3, #1
 800a770:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a772:	68bb      	ldr	r3, [r7, #8]
 800a774:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800a778:	4293      	cmp	r3, r2
 800a77a:	d802      	bhi.n	800a782 <SD_PowerON+0xe6>
 800a77c:	693b      	ldr	r3, [r7, #16]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d0cc      	beq.n	800a71c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800a788:	4293      	cmp	r3, r2
 800a78a:	d902      	bls.n	800a792 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800a78c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a790:	e00c      	b.n	800a7ac <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800a792:	697b      	ldr	r3, [r7, #20]
 800a794:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d003      	beq.n	800a7a4 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2201      	movs	r2, #1
 800a7a0:	645a      	str	r2, [r3, #68]	@ 0x44
 800a7a2:	e002      	b.n	800a7aa <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800a7aa:	2300      	movs	r3, #0
}
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	3718      	adds	r7, #24
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	bd80      	pop	{r7, pc}
 800a7b4:	c1100000 	.word	0xc1100000

0800a7b8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b084      	sub	sp, #16
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
 800a7c0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d102      	bne.n	800a7ce <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800a7c8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a7cc:	e018      	b.n	800a800 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681a      	ldr	r2, [r3, #0]
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7d6:	041b      	lsls	r3, r3, #16
 800a7d8:	4619      	mov	r1, r3
 800a7da:	4610      	mov	r0, r2
 800a7dc:	f002 fe51 	bl	800d482 <SDMMC_CmdSendStatus>
 800a7e0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d001      	beq.n	800a7ec <SD_SendStatus+0x34>
  {
    return errorstate;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	e009      	b.n	800a800 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	2100      	movs	r1, #0
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	f002 fbf3 	bl	800cfde <SDMMC_GetResponse>
 800a7f8:	4602      	mov	r2, r0
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800a7fe:	2300      	movs	r3, #0
}
 800a800:	4618      	mov	r0, r3
 800a802:	3710      	adds	r7, #16
 800a804:	46bd      	mov	sp, r7
 800a806:	bd80      	pop	{r7, pc}

0800a808 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b086      	sub	sp, #24
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800a810:	2300      	movs	r3, #0
 800a812:	60fb      	str	r3, [r7, #12]
 800a814:	2300      	movs	r3, #0
 800a816:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	2100      	movs	r1, #0
 800a81e:	4618      	mov	r0, r3
 800a820:	f002 fbdd 	bl	800cfde <SDMMC_GetResponse>
 800a824:	4603      	mov	r3, r0
 800a826:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a82a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a82e:	d102      	bne.n	800a836 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a830:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a834:	e02f      	b.n	800a896 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a836:	f107 030c 	add.w	r3, r7, #12
 800a83a:	4619      	mov	r1, r3
 800a83c:	6878      	ldr	r0, [r7, #4]
 800a83e:	f000 f879 	bl	800a934 <SD_FindSCR>
 800a842:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a844:	697b      	ldr	r3, [r7, #20]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d001      	beq.n	800a84e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800a84a:	697b      	ldr	r3, [r7, #20]
 800a84c:	e023      	b.n	800a896 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a84e:	693b      	ldr	r3, [r7, #16]
 800a850:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a854:	2b00      	cmp	r3, #0
 800a856:	d01c      	beq.n	800a892 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681a      	ldr	r2, [r3, #0]
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a860:	041b      	lsls	r3, r3, #16
 800a862:	4619      	mov	r1, r3
 800a864:	4610      	mov	r0, r2
 800a866:	f002 fd25 	bl	800d2b4 <SDMMC_CmdAppCommand>
 800a86a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a86c:	697b      	ldr	r3, [r7, #20]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d001      	beq.n	800a876 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800a872:	697b      	ldr	r3, [r7, #20]
 800a874:	e00f      	b.n	800a896 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	2102      	movs	r1, #2
 800a87c:	4618      	mov	r0, r3
 800a87e:	f002 fd5f 	bl	800d340 <SDMMC_CmdBusWidth>
 800a882:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a884:	697b      	ldr	r3, [r7, #20]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d001      	beq.n	800a88e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800a88a:	697b      	ldr	r3, [r7, #20]
 800a88c:	e003      	b.n	800a896 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a88e:	2300      	movs	r3, #0
 800a890:	e001      	b.n	800a896 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a892:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800a896:	4618      	mov	r0, r3
 800a898:	3718      	adds	r7, #24
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}

0800a89e <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800a89e:	b580      	push	{r7, lr}
 800a8a0:	b086      	sub	sp, #24
 800a8a2:	af00      	add	r7, sp, #0
 800a8a4:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	60fb      	str	r3, [r7, #12]
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	2100      	movs	r1, #0
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	f002 fb92 	bl	800cfde <SDMMC_GetResponse>
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a8c4:	d102      	bne.n	800a8cc <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a8c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a8ca:	e02f      	b.n	800a92c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800a8cc:	f107 030c 	add.w	r3, r7, #12
 800a8d0:	4619      	mov	r1, r3
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f000 f82e 	bl	800a934 <SD_FindSCR>
 800a8d8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d001      	beq.n	800a8e4 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800a8e0:	697b      	ldr	r3, [r7, #20]
 800a8e2:	e023      	b.n	800a92c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a8e4:	693b      	ldr	r3, [r7, #16]
 800a8e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d01c      	beq.n	800a928 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681a      	ldr	r2, [r3, #0]
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8f6:	041b      	lsls	r3, r3, #16
 800a8f8:	4619      	mov	r1, r3
 800a8fa:	4610      	mov	r0, r2
 800a8fc:	f002 fcda 	bl	800d2b4 <SDMMC_CmdAppCommand>
 800a900:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a902:	697b      	ldr	r3, [r7, #20]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d001      	beq.n	800a90c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800a908:	697b      	ldr	r3, [r7, #20]
 800a90a:	e00f      	b.n	800a92c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	2100      	movs	r1, #0
 800a912:	4618      	mov	r0, r3
 800a914:	f002 fd14 	bl	800d340 <SDMMC_CmdBusWidth>
 800a918:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800a91a:	697b      	ldr	r3, [r7, #20]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d001      	beq.n	800a924 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800a920:	697b      	ldr	r3, [r7, #20]
 800a922:	e003      	b.n	800a92c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800a924:	2300      	movs	r3, #0
 800a926:	e001      	b.n	800a92c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a928:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800a92c:	4618      	mov	r0, r3
 800a92e:	3718      	adds	r7, #24
 800a930:	46bd      	mov	sp, r7
 800a932:	bd80      	pop	{r7, pc}

0800a934 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800a934:	b590      	push	{r4, r7, lr}
 800a936:	b08f      	sub	sp, #60	@ 0x3c
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
 800a93c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800a93e:	f7f9 fd9f 	bl	8004480 <HAL_GetTick>
 800a942:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800a944:	2300      	movs	r3, #0
 800a946:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800a948:	2300      	movs	r3, #0
 800a94a:	60bb      	str	r3, [r7, #8]
 800a94c:	2300      	movs	r3, #0
 800a94e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	2108      	movs	r1, #8
 800a95a:	4618      	mov	r0, r3
 800a95c:	f002 fb7e 	bl	800d05c <SDMMC_CmdBlockLength>
 800a960:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a964:	2b00      	cmp	r3, #0
 800a966:	d001      	beq.n	800a96c <SD_FindSCR+0x38>
  {
    return errorstate;
 800a968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a96a:	e0b2      	b.n	800aad2 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681a      	ldr	r2, [r3, #0]
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a974:	041b      	lsls	r3, r3, #16
 800a976:	4619      	mov	r1, r3
 800a978:	4610      	mov	r0, r2
 800a97a:	f002 fc9b 	bl	800d2b4 <SDMMC_CmdAppCommand>
 800a97e:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a982:	2b00      	cmp	r3, #0
 800a984:	d001      	beq.n	800a98a <SD_FindSCR+0x56>
  {
    return errorstate;
 800a986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a988:	e0a3      	b.n	800aad2 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800a98a:	f04f 33ff 	mov.w	r3, #4294967295
 800a98e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800a990:	2308      	movs	r3, #8
 800a992:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800a994:	2330      	movs	r3, #48	@ 0x30
 800a996:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a998:	2302      	movs	r3, #2
 800a99a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a99c:	2300      	movs	r3, #0
 800a99e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	f107 0210 	add.w	r2, r7, #16
 800a9ac:	4611      	mov	r1, r2
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f002 fb28 	bl	800d004 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	f002 fce3 	bl	800d384 <SDMMC_CmdSendSCR>
 800a9be:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800a9c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d02a      	beq.n	800aa1c <SD_FindSCR+0xe8>
  {
    return errorstate;
 800a9c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9c8:	e083      	b.n	800aad2 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d00f      	beq.n	800a9f8 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6819      	ldr	r1, [r3, #0]
 800a9dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9de:	009b      	lsls	r3, r3, #2
 800a9e0:	f107 0208 	add.w	r2, r7, #8
 800a9e4:	18d4      	adds	r4, r2, r3
 800a9e6:	4608      	mov	r0, r1
 800a9e8:	f002 fa88 	bl	800cefc <SDMMC_ReadFIFO>
 800a9ec:	4603      	mov	r3, r0
 800a9ee:	6023      	str	r3, [r4, #0]
      index++;
 800a9f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9f2:	3301      	adds	r3, #1
 800a9f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9f6:	e006      	b.n	800aa06 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d012      	beq.n	800aa2c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800aa06:	f7f9 fd3b 	bl	8004480 <HAL_GetTick>
 800aa0a:	4602      	mov	r2, r0
 800aa0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa0e:	1ad3      	subs	r3, r2, r3
 800aa10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa14:	d102      	bne.n	800aa1c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800aa16:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800aa1a:	e05a      	b.n	800aad2 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa22:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d0cf      	beq.n	800a9ca <SD_FindSCR+0x96>
 800aa2a:	e000      	b.n	800aa2e <SD_FindSCR+0xfa>
      break;
 800aa2c:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa34:	f003 0308 	and.w	r3, r3, #8
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d005      	beq.n	800aa48 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	2208      	movs	r2, #8
 800aa42:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800aa44:	2308      	movs	r3, #8
 800aa46:	e044      	b.n	800aad2 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa4e:	f003 0302 	and.w	r3, r3, #2
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d005      	beq.n	800aa62 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	2202      	movs	r2, #2
 800aa5c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800aa5e:	2302      	movs	r3, #2
 800aa60:	e037      	b.n	800aad2 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa68:	f003 0320 	and.w	r3, r3, #32
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d005      	beq.n	800aa7c <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	2220      	movs	r2, #32
 800aa76:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800aa78:	2320      	movs	r3, #32
 800aa7a:	e02a      	b.n	800aad2 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f240 523a 	movw	r2, #1338	@ 0x53a
 800aa84:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	061a      	lsls	r2, r3, #24
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	021b      	lsls	r3, r3, #8
 800aa8e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800aa92:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	0a1b      	lsrs	r3, r3, #8
 800aa98:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800aa9c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	0e1b      	lsrs	r3, r3, #24
 800aaa2:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800aaa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaa6:	601a      	str	r2, [r3, #0]
    scr++;
 800aaa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaaa:	3304      	adds	r3, #4
 800aaac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800aaae:	68bb      	ldr	r3, [r7, #8]
 800aab0:	061a      	lsls	r2, r3, #24
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	021b      	lsls	r3, r3, #8
 800aab6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800aaba:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	0a1b      	lsrs	r3, r3, #8
 800aac0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800aac4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	0e1b      	lsrs	r3, r3, #24
 800aaca:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800aacc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aace:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800aad0:	2300      	movs	r3, #0
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	373c      	adds	r7, #60	@ 0x3c
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd90      	pop	{r4, r7, pc}

0800aada <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800aada:	b580      	push	{r7, lr}
 800aadc:	b086      	sub	sp, #24
 800aade:	af00      	add	r7, sp, #0
 800aae0:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aae6:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaec:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800aaee:	693b      	ldr	r3, [r7, #16]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d03f      	beq.n	800ab74 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	617b      	str	r3, [r7, #20]
 800aaf8:	e033      	b.n	800ab62 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	4618      	mov	r0, r3
 800ab00:	f002 f9fc 	bl	800cefc <SDMMC_ReadFIFO>
 800ab04:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	b2da      	uxtb	r2, r3
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	3301      	adds	r3, #1
 800ab12:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ab14:	693b      	ldr	r3, [r7, #16]
 800ab16:	3b01      	subs	r3, #1
 800ab18:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	0a1b      	lsrs	r3, r3, #8
 800ab1e:	b2da      	uxtb	r2, r3
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	3301      	adds	r3, #1
 800ab28:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ab2a:	693b      	ldr	r3, [r7, #16]
 800ab2c:	3b01      	subs	r3, #1
 800ab2e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	0c1b      	lsrs	r3, r3, #16
 800ab34:	b2da      	uxtb	r2, r3
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	3301      	adds	r3, #1
 800ab3e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ab40:	693b      	ldr	r3, [r7, #16]
 800ab42:	3b01      	subs	r3, #1
 800ab44:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	0e1b      	lsrs	r3, r3, #24
 800ab4a:	b2da      	uxtb	r2, r3
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	3301      	adds	r3, #1
 800ab54:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800ab56:	693b      	ldr	r3, [r7, #16]
 800ab58:	3b01      	subs	r3, #1
 800ab5a:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800ab5c:	697b      	ldr	r3, [r7, #20]
 800ab5e:	3301      	adds	r3, #1
 800ab60:	617b      	str	r3, [r7, #20]
 800ab62:	697b      	ldr	r3, [r7, #20]
 800ab64:	2b07      	cmp	r3, #7
 800ab66:	d9c8      	bls.n	800aafa <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	68fa      	ldr	r2, [r7, #12]
 800ab6c:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	693a      	ldr	r2, [r7, #16]
 800ab72:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 800ab74:	bf00      	nop
 800ab76:	3718      	adds	r7, #24
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	bd80      	pop	{r7, pc}

0800ab7c <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b086      	sub	sp, #24
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6a1b      	ldr	r3, [r3, #32]
 800ab88:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab8e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800ab90:	693b      	ldr	r3, [r7, #16]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d043      	beq.n	800ac1e <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800ab96:	2300      	movs	r3, #0
 800ab98:	617b      	str	r3, [r7, #20]
 800ab9a:	e037      	b.n	800ac0c <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	781b      	ldrb	r3, [r3, #0]
 800aba0:	60bb      	str	r3, [r7, #8]
      tmp++;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	3301      	adds	r3, #1
 800aba6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800aba8:	693b      	ldr	r3, [r7, #16]
 800abaa:	3b01      	subs	r3, #1
 800abac:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	781b      	ldrb	r3, [r3, #0]
 800abb2:	021a      	lsls	r2, r3, #8
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	4313      	orrs	r3, r2
 800abb8:	60bb      	str	r3, [r7, #8]
      tmp++;
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	3301      	adds	r3, #1
 800abbe:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800abc0:	693b      	ldr	r3, [r7, #16]
 800abc2:	3b01      	subs	r3, #1
 800abc4:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	781b      	ldrb	r3, [r3, #0]
 800abca:	041a      	lsls	r2, r3, #16
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	4313      	orrs	r3, r2
 800abd0:	60bb      	str	r3, [r7, #8]
      tmp++;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	3301      	adds	r3, #1
 800abd6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800abd8:	693b      	ldr	r3, [r7, #16]
 800abda:	3b01      	subs	r3, #1
 800abdc:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	781b      	ldrb	r3, [r3, #0]
 800abe2:	061a      	lsls	r2, r3, #24
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	4313      	orrs	r3, r2
 800abe8:	60bb      	str	r3, [r7, #8]
      tmp++;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	3301      	adds	r3, #1
 800abee:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800abf0:	693b      	ldr	r3, [r7, #16]
 800abf2:	3b01      	subs	r3, #1
 800abf4:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	f107 0208 	add.w	r2, r7, #8
 800abfe:	4611      	mov	r1, r2
 800ac00:	4618      	mov	r0, r3
 800ac02:	f002 f988 	bl	800cf16 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800ac06:	697b      	ldr	r3, [r7, #20]
 800ac08:	3301      	adds	r3, #1
 800ac0a:	617b      	str	r3, [r7, #20]
 800ac0c:	697b      	ldr	r3, [r7, #20]
 800ac0e:	2b07      	cmp	r3, #7
 800ac10:	d9c4      	bls.n	800ab9c <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	68fa      	ldr	r2, [r7, #12]
 800ac16:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	693a      	ldr	r2, [r7, #16]
 800ac1c:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 800ac1e:	bf00      	nop
 800ac20:	3718      	adds	r7, #24
 800ac22:	46bd      	mov	sp, r7
 800ac24:	bd80      	pop	{r7, pc}

0800ac26 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ac26:	b580      	push	{r7, lr}
 800ac28:	b084      	sub	sp, #16
 800ac2a:	af00      	add	r7, sp, #0
 800ac2c:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d101      	bne.n	800ac38 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ac34:	2301      	movs	r3, #1
 800ac36:	e09d      	b.n	800ad74 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d108      	bne.n	800ac52 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	685b      	ldr	r3, [r3, #4]
 800ac44:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ac48:	d009      	beq.n	800ac5e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	61da      	str	r2, [r3, #28]
 800ac50:	e005      	b.n	800ac5e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	2200      	movs	r2, #0
 800ac56:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	2200      	movs	r2, #0
 800ac62:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ac6a:	b2db      	uxtb	r3, r3
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d106      	bne.n	800ac7e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2200      	movs	r2, #0
 800ac74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ac78:	6878      	ldr	r0, [r7, #4]
 800ac7a:	f7f9 f8ab 	bl	8003dd4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2202      	movs	r2, #2
 800ac82:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	681a      	ldr	r2, [r3, #0]
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ac94:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	68db      	ldr	r3, [r3, #12]
 800ac9a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ac9e:	d902      	bls.n	800aca6 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800aca0:	2300      	movs	r3, #0
 800aca2:	60fb      	str	r3, [r7, #12]
 800aca4:	e002      	b.n	800acac <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800aca6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800acaa:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	68db      	ldr	r3, [r3, #12]
 800acb0:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800acb4:	d007      	beq.n	800acc6 <HAL_SPI_Init+0xa0>
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	68db      	ldr	r3, [r3, #12]
 800acba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800acbe:	d002      	beq.n	800acc6 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2200      	movs	r2, #0
 800acc4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	685b      	ldr	r3, [r3, #4]
 800acca:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	689b      	ldr	r3, [r3, #8]
 800acd2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800acd6:	431a      	orrs	r2, r3
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	691b      	ldr	r3, [r3, #16]
 800acdc:	f003 0302 	and.w	r3, r3, #2
 800ace0:	431a      	orrs	r2, r3
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	695b      	ldr	r3, [r3, #20]
 800ace6:	f003 0301 	and.w	r3, r3, #1
 800acea:	431a      	orrs	r2, r3
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	699b      	ldr	r3, [r3, #24]
 800acf0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800acf4:	431a      	orrs	r2, r3
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	69db      	ldr	r3, [r3, #28]
 800acfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800acfe:	431a      	orrs	r2, r3
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	6a1b      	ldr	r3, [r3, #32]
 800ad04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad08:	ea42 0103 	orr.w	r1, r2, r3
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad10:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	430a      	orrs	r2, r1
 800ad1a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	699b      	ldr	r3, [r3, #24]
 800ad20:	0c1b      	lsrs	r3, r3, #16
 800ad22:	f003 0204 	and.w	r2, r3, #4
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad2a:	f003 0310 	and.w	r3, r3, #16
 800ad2e:	431a      	orrs	r2, r3
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad34:	f003 0308 	and.w	r3, r3, #8
 800ad38:	431a      	orrs	r2, r3
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	68db      	ldr	r3, [r3, #12]
 800ad3e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800ad42:	ea42 0103 	orr.w	r1, r2, r3
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	430a      	orrs	r2, r1
 800ad52:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	69da      	ldr	r2, [r3, #28]
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ad62:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2200      	movs	r2, #0
 800ad68:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	2201      	movs	r2, #1
 800ad6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800ad72:	2300      	movs	r3, #0
}
 800ad74:	4618      	mov	r0, r3
 800ad76:	3710      	adds	r7, #16
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	bd80      	pop	{r7, pc}

0800ad7c <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b088      	sub	sp, #32
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	60f8      	str	r0, [r7, #12]
 800ad84:	60b9      	str	r1, [r7, #8]
 800ad86:	603b      	str	r3, [r7, #0]
 800ad88:	4613      	mov	r3, r2
 800ad8a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ad8c:	f7f9 fb78 	bl	8004480 <HAL_GetTick>
 800ad90:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800ad92:	88fb      	ldrh	r3, [r7, #6]
 800ad94:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ad9c:	b2db      	uxtb	r3, r3
 800ad9e:	2b01      	cmp	r3, #1
 800ada0:	d001      	beq.n	800ada6 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800ada2:	2302      	movs	r3, #2
 800ada4:	e15c      	b.n	800b060 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800ada6:	68bb      	ldr	r3, [r7, #8]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d002      	beq.n	800adb2 <HAL_SPI_Transmit+0x36>
 800adac:	88fb      	ldrh	r3, [r7, #6]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d101      	bne.n	800adb6 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800adb2:	2301      	movs	r3, #1
 800adb4:	e154      	b.n	800b060 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800adbc:	2b01      	cmp	r3, #1
 800adbe:	d101      	bne.n	800adc4 <HAL_SPI_Transmit+0x48>
 800adc0:	2302      	movs	r3, #2
 800adc2:	e14d      	b.n	800b060 <HAL_SPI_Transmit+0x2e4>
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	2201      	movs	r2, #1
 800adc8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	2203      	movs	r2, #3
 800add0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	2200      	movs	r2, #0
 800add8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	68ba      	ldr	r2, [r7, #8]
 800adde:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	88fa      	ldrh	r2, [r7, #6]
 800ade4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	88fa      	ldrh	r2, [r7, #6]
 800adea:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	2200      	movs	r2, #0
 800adf0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	2200      	movs	r2, #0
 800adf6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	2200      	movs	r2, #0
 800adfe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	2200      	movs	r2, #0
 800ae06:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	689b      	ldr	r3, [r3, #8]
 800ae12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ae16:	d10f      	bne.n	800ae38 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	681a      	ldr	r2, [r3, #0]
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ae26:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	681a      	ldr	r2, [r3, #0]
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ae36:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae42:	2b40      	cmp	r3, #64	@ 0x40
 800ae44:	d007      	beq.n	800ae56 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	681a      	ldr	r2, [r3, #0]
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ae54:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	68db      	ldr	r3, [r3, #12]
 800ae5a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ae5e:	d952      	bls.n	800af06 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	685b      	ldr	r3, [r3, #4]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d002      	beq.n	800ae6e <HAL_SPI_Transmit+0xf2>
 800ae68:	8b7b      	ldrh	r3, [r7, #26]
 800ae6a:	2b01      	cmp	r3, #1
 800ae6c:	d145      	bne.n	800aefa <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae72:	881a      	ldrh	r2, [r3, #0]
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae7e:	1c9a      	adds	r2, r3, #2
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ae88:	b29b      	uxth	r3, r3
 800ae8a:	3b01      	subs	r3, #1
 800ae8c:	b29a      	uxth	r2, r3
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ae92:	e032      	b.n	800aefa <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	689b      	ldr	r3, [r3, #8]
 800ae9a:	f003 0302 	and.w	r3, r3, #2
 800ae9e:	2b02      	cmp	r3, #2
 800aea0:	d112      	bne.n	800aec8 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aea6:	881a      	ldrh	r2, [r3, #0]
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeb2:	1c9a      	adds	r2, r3, #2
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aebc:	b29b      	uxth	r3, r3
 800aebe:	3b01      	subs	r3, #1
 800aec0:	b29a      	uxth	r2, r3
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800aec6:	e018      	b.n	800aefa <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aec8:	f7f9 fada 	bl	8004480 <HAL_GetTick>
 800aecc:	4602      	mov	r2, r0
 800aece:	69fb      	ldr	r3, [r7, #28]
 800aed0:	1ad3      	subs	r3, r2, r3
 800aed2:	683a      	ldr	r2, [r7, #0]
 800aed4:	429a      	cmp	r2, r3
 800aed6:	d803      	bhi.n	800aee0 <HAL_SPI_Transmit+0x164>
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aede:	d102      	bne.n	800aee6 <HAL_SPI_Transmit+0x16a>
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d109      	bne.n	800aefa <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	2201      	movs	r2, #1
 800aeea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	2200      	movs	r2, #0
 800aef2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800aef6:	2303      	movs	r3, #3
 800aef8:	e0b2      	b.n	800b060 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aefe:	b29b      	uxth	r3, r3
 800af00:	2b00      	cmp	r3, #0
 800af02:	d1c7      	bne.n	800ae94 <HAL_SPI_Transmit+0x118>
 800af04:	e083      	b.n	800b00e <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	685b      	ldr	r3, [r3, #4]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d002      	beq.n	800af14 <HAL_SPI_Transmit+0x198>
 800af0e:	8b7b      	ldrh	r3, [r7, #26]
 800af10:	2b01      	cmp	r3, #1
 800af12:	d177      	bne.n	800b004 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af18:	b29b      	uxth	r3, r3
 800af1a:	2b01      	cmp	r3, #1
 800af1c:	d912      	bls.n	800af44 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af22:	881a      	ldrh	r2, [r3, #0]
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af2e:	1c9a      	adds	r2, r3, #2
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af38:	b29b      	uxth	r3, r3
 800af3a:	3b02      	subs	r3, #2
 800af3c:	b29a      	uxth	r2, r3
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800af42:	e05f      	b.n	800b004 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	330c      	adds	r3, #12
 800af4e:	7812      	ldrb	r2, [r2, #0]
 800af50:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af56:	1c5a      	adds	r2, r3, #1
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af60:	b29b      	uxth	r3, r3
 800af62:	3b01      	subs	r3, #1
 800af64:	b29a      	uxth	r2, r3
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800af6a:	e04b      	b.n	800b004 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	689b      	ldr	r3, [r3, #8]
 800af72:	f003 0302 	and.w	r3, r3, #2
 800af76:	2b02      	cmp	r3, #2
 800af78:	d12b      	bne.n	800afd2 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af7e:	b29b      	uxth	r3, r3
 800af80:	2b01      	cmp	r3, #1
 800af82:	d912      	bls.n	800afaa <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af88:	881a      	ldrh	r2, [r3, #0]
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af94:	1c9a      	adds	r2, r3, #2
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af9e:	b29b      	uxth	r3, r3
 800afa0:	3b02      	subs	r3, #2
 800afa2:	b29a      	uxth	r2, r3
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800afa8:	e02c      	b.n	800b004 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	330c      	adds	r3, #12
 800afb4:	7812      	ldrb	r2, [r2, #0]
 800afb6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afbc:	1c5a      	adds	r2, r3, #1
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800afc6:	b29b      	uxth	r3, r3
 800afc8:	3b01      	subs	r3, #1
 800afca:	b29a      	uxth	r2, r3
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800afd0:	e018      	b.n	800b004 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800afd2:	f7f9 fa55 	bl	8004480 <HAL_GetTick>
 800afd6:	4602      	mov	r2, r0
 800afd8:	69fb      	ldr	r3, [r7, #28]
 800afda:	1ad3      	subs	r3, r2, r3
 800afdc:	683a      	ldr	r2, [r7, #0]
 800afde:	429a      	cmp	r2, r3
 800afe0:	d803      	bhi.n	800afea <HAL_SPI_Transmit+0x26e>
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afe8:	d102      	bne.n	800aff0 <HAL_SPI_Transmit+0x274>
 800afea:	683b      	ldr	r3, [r7, #0]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d109      	bne.n	800b004 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	2201      	movs	r2, #1
 800aff4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	2200      	movs	r2, #0
 800affc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800b000:	2303      	movs	r3, #3
 800b002:	e02d      	b.n	800b060 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b008:	b29b      	uxth	r3, r3
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d1ae      	bne.n	800af6c <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b00e:	69fa      	ldr	r2, [r7, #28]
 800b010:	6839      	ldr	r1, [r7, #0]
 800b012:	68f8      	ldr	r0, [r7, #12]
 800b014:	f001 f8d4 	bl	800c1c0 <SPI_EndRxTxTransaction>
 800b018:	4603      	mov	r3, r0
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d002      	beq.n	800b024 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	2220      	movs	r2, #32
 800b022:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	689b      	ldr	r3, [r3, #8]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d10a      	bne.n	800b042 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b02c:	2300      	movs	r3, #0
 800b02e:	617b      	str	r3, [r7, #20]
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	68db      	ldr	r3, [r3, #12]
 800b036:	617b      	str	r3, [r7, #20]
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	689b      	ldr	r3, [r3, #8]
 800b03e:	617b      	str	r3, [r7, #20]
 800b040:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	2201      	movs	r2, #1
 800b046:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	2200      	movs	r2, #0
 800b04e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b056:	2b00      	cmp	r3, #0
 800b058:	d001      	beq.n	800b05e <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800b05a:	2301      	movs	r3, #1
 800b05c:	e000      	b.n	800b060 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800b05e:	2300      	movs	r3, #0
  }
}
 800b060:	4618      	mov	r0, r3
 800b062:	3720      	adds	r7, #32
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}

0800b068 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b088      	sub	sp, #32
 800b06c:	af02      	add	r7, sp, #8
 800b06e:	60f8      	str	r0, [r7, #12]
 800b070:	60b9      	str	r1, [r7, #8]
 800b072:	603b      	str	r3, [r7, #0]
 800b074:	4613      	mov	r3, r2
 800b076:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b07e:	b2db      	uxtb	r3, r3
 800b080:	2b01      	cmp	r3, #1
 800b082:	d001      	beq.n	800b088 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800b084:	2302      	movs	r3, #2
 800b086:	e123      	b.n	800b2d0 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d002      	beq.n	800b094 <HAL_SPI_Receive+0x2c>
 800b08e:	88fb      	ldrh	r3, [r7, #6]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d101      	bne.n	800b098 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800b094:	2301      	movs	r3, #1
 800b096:	e11b      	b.n	800b2d0 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	685b      	ldr	r3, [r3, #4]
 800b09c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b0a0:	d112      	bne.n	800b0c8 <HAL_SPI_Receive+0x60>
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	689b      	ldr	r3, [r3, #8]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d10e      	bne.n	800b0c8 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	2204      	movs	r2, #4
 800b0ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b0b2:	88fa      	ldrh	r2, [r7, #6]
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	9300      	str	r3, [sp, #0]
 800b0b8:	4613      	mov	r3, r2
 800b0ba:	68ba      	ldr	r2, [r7, #8]
 800b0bc:	68b9      	ldr	r1, [r7, #8]
 800b0be:	68f8      	ldr	r0, [r7, #12]
 800b0c0:	f000 f90a 	bl	800b2d8 <HAL_SPI_TransmitReceive>
 800b0c4:	4603      	mov	r3, r0
 800b0c6:	e103      	b.n	800b2d0 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b0c8:	f7f9 f9da 	bl	8004480 <HAL_GetTick>
 800b0cc:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b0d4:	2b01      	cmp	r3, #1
 800b0d6:	d101      	bne.n	800b0dc <HAL_SPI_Receive+0x74>
 800b0d8:	2302      	movs	r3, #2
 800b0da:	e0f9      	b.n	800b2d0 <HAL_SPI_Receive+0x268>
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	2201      	movs	r2, #1
 800b0e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	2204      	movs	r2, #4
 800b0e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	68ba      	ldr	r2, [r7, #8]
 800b0f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	88fa      	ldrh	r2, [r7, #6]
 800b0fc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	88fa      	ldrh	r2, [r7, #6]
 800b104:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	2200      	movs	r2, #0
 800b10c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	2200      	movs	r2, #0
 800b112:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	2200      	movs	r2, #0
 800b118:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	2200      	movs	r2, #0
 800b11e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	2200      	movs	r2, #0
 800b124:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	68db      	ldr	r3, [r3, #12]
 800b12a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b12e:	d908      	bls.n	800b142 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	685a      	ldr	r2, [r3, #4]
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b13e:	605a      	str	r2, [r3, #4]
 800b140:	e007      	b.n	800b152 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	685a      	ldr	r2, [r3, #4]
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b150:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	689b      	ldr	r3, [r3, #8]
 800b156:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b15a:	d10f      	bne.n	800b17c <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	681a      	ldr	r2, [r3, #0]
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b16a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	681a      	ldr	r2, [r3, #0]
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b17a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b186:	2b40      	cmp	r3, #64	@ 0x40
 800b188:	d007      	beq.n	800b19a <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	681a      	ldr	r2, [r3, #0]
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b198:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	68db      	ldr	r3, [r3, #12]
 800b19e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b1a2:	d875      	bhi.n	800b290 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b1a4:	e037      	b.n	800b216 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	689b      	ldr	r3, [r3, #8]
 800b1ac:	f003 0301 	and.w	r3, r3, #1
 800b1b0:	2b01      	cmp	r3, #1
 800b1b2:	d117      	bne.n	800b1e4 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	f103 020c 	add.w	r2, r3, #12
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1c0:	7812      	ldrb	r2, [r2, #0]
 800b1c2:	b2d2      	uxtb	r2, r2
 800b1c4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b1ca:	1c5a      	adds	r2, r3, #1
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b1d6:	b29b      	uxth	r3, r3
 800b1d8:	3b01      	subs	r3, #1
 800b1da:	b29a      	uxth	r2, r3
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800b1e2:	e018      	b.n	800b216 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b1e4:	f7f9 f94c 	bl	8004480 <HAL_GetTick>
 800b1e8:	4602      	mov	r2, r0
 800b1ea:	697b      	ldr	r3, [r7, #20]
 800b1ec:	1ad3      	subs	r3, r2, r3
 800b1ee:	683a      	ldr	r2, [r7, #0]
 800b1f0:	429a      	cmp	r2, r3
 800b1f2:	d803      	bhi.n	800b1fc <HAL_SPI_Receive+0x194>
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1fa:	d102      	bne.n	800b202 <HAL_SPI_Receive+0x19a>
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d109      	bne.n	800b216 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	2201      	movs	r2, #1
 800b206:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	2200      	movs	r2, #0
 800b20e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800b212:	2303      	movs	r3, #3
 800b214:	e05c      	b.n	800b2d0 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b21c:	b29b      	uxth	r3, r3
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d1c1      	bne.n	800b1a6 <HAL_SPI_Receive+0x13e>
 800b222:	e03b      	b.n	800b29c <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	689b      	ldr	r3, [r3, #8]
 800b22a:	f003 0301 	and.w	r3, r3, #1
 800b22e:	2b01      	cmp	r3, #1
 800b230:	d115      	bne.n	800b25e <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	68da      	ldr	r2, [r3, #12]
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b23c:	b292      	uxth	r2, r2
 800b23e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b244:	1c9a      	adds	r2, r3, #2
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b250:	b29b      	uxth	r3, r3
 800b252:	3b01      	subs	r3, #1
 800b254:	b29a      	uxth	r2, r3
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800b25c:	e018      	b.n	800b290 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b25e:	f7f9 f90f 	bl	8004480 <HAL_GetTick>
 800b262:	4602      	mov	r2, r0
 800b264:	697b      	ldr	r3, [r7, #20]
 800b266:	1ad3      	subs	r3, r2, r3
 800b268:	683a      	ldr	r2, [r7, #0]
 800b26a:	429a      	cmp	r2, r3
 800b26c:	d803      	bhi.n	800b276 <HAL_SPI_Receive+0x20e>
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b274:	d102      	bne.n	800b27c <HAL_SPI_Receive+0x214>
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d109      	bne.n	800b290 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	2201      	movs	r2, #1
 800b280:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	2200      	movs	r2, #0
 800b288:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800b28c:	2303      	movs	r3, #3
 800b28e:	e01f      	b.n	800b2d0 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b296:	b29b      	uxth	r3, r3
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d1c3      	bne.n	800b224 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b29c:	697a      	ldr	r2, [r7, #20]
 800b29e:	6839      	ldr	r1, [r7, #0]
 800b2a0:	68f8      	ldr	r0, [r7, #12]
 800b2a2:	f000 ff11 	bl	800c0c8 <SPI_EndRxTransaction>
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d002      	beq.n	800b2b2 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	2220      	movs	r2, #32
 800b2b0:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	2201      	movs	r2, #1
 800b2b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	2200      	movs	r2, #0
 800b2be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d001      	beq.n	800b2ce <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	e000      	b.n	800b2d0 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800b2ce:	2300      	movs	r3, #0
  }
}
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	3718      	adds	r7, #24
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	bd80      	pop	{r7, pc}

0800b2d8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b08a      	sub	sp, #40	@ 0x28
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	60f8      	str	r0, [r7, #12]
 800b2e0:	60b9      	str	r1, [r7, #8]
 800b2e2:	607a      	str	r2, [r7, #4]
 800b2e4:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b2ea:	f7f9 f8c9 	bl	8004480 <HAL_GetTick>
 800b2ee:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b2f6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	685b      	ldr	r3, [r3, #4]
 800b2fc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800b2fe:	887b      	ldrh	r3, [r7, #2]
 800b300:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800b302:	887b      	ldrh	r3, [r7, #2]
 800b304:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b306:	7ffb      	ldrb	r3, [r7, #31]
 800b308:	2b01      	cmp	r3, #1
 800b30a:	d00c      	beq.n	800b326 <HAL_SPI_TransmitReceive+0x4e>
 800b30c:	69bb      	ldr	r3, [r7, #24]
 800b30e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b312:	d106      	bne.n	800b322 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	689b      	ldr	r3, [r3, #8]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d102      	bne.n	800b322 <HAL_SPI_TransmitReceive+0x4a>
 800b31c:	7ffb      	ldrb	r3, [r7, #31]
 800b31e:	2b04      	cmp	r3, #4
 800b320:	d001      	beq.n	800b326 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800b322:	2302      	movs	r3, #2
 800b324:	e1f3      	b.n	800b70e <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d005      	beq.n	800b338 <HAL_SPI_TransmitReceive+0x60>
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d002      	beq.n	800b338 <HAL_SPI_TransmitReceive+0x60>
 800b332:	887b      	ldrh	r3, [r7, #2]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d101      	bne.n	800b33c <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800b338:	2301      	movs	r3, #1
 800b33a:	e1e8      	b.n	800b70e <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b342:	2b01      	cmp	r3, #1
 800b344:	d101      	bne.n	800b34a <HAL_SPI_TransmitReceive+0x72>
 800b346:	2302      	movs	r3, #2
 800b348:	e1e1      	b.n	800b70e <HAL_SPI_TransmitReceive+0x436>
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	2201      	movs	r2, #1
 800b34e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b358:	b2db      	uxtb	r3, r3
 800b35a:	2b04      	cmp	r3, #4
 800b35c:	d003      	beq.n	800b366 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	2205      	movs	r2, #5
 800b362:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	2200      	movs	r2, #0
 800b36a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	687a      	ldr	r2, [r7, #4]
 800b370:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	887a      	ldrh	r2, [r7, #2]
 800b376:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	887a      	ldrh	r2, [r7, #2]
 800b37e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	68ba      	ldr	r2, [r7, #8]
 800b386:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	887a      	ldrh	r2, [r7, #2]
 800b38c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	887a      	ldrh	r2, [r7, #2]
 800b392:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	2200      	movs	r2, #0
 800b398:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	2200      	movs	r2, #0
 800b39e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	68db      	ldr	r3, [r3, #12]
 800b3a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b3a8:	d802      	bhi.n	800b3b0 <HAL_SPI_TransmitReceive+0xd8>
 800b3aa:	8abb      	ldrh	r3, [r7, #20]
 800b3ac:	2b01      	cmp	r3, #1
 800b3ae:	d908      	bls.n	800b3c2 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	685a      	ldr	r2, [r3, #4]
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b3be:	605a      	str	r2, [r3, #4]
 800b3c0:	e007      	b.n	800b3d2 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	685a      	ldr	r2, [r3, #4]
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b3d0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3dc:	2b40      	cmp	r3, #64	@ 0x40
 800b3de:	d007      	beq.n	800b3f0 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	681a      	ldr	r2, [r3, #0]
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b3ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	68db      	ldr	r3, [r3, #12]
 800b3f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b3f8:	f240 8083 	bls.w	800b502 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	685b      	ldr	r3, [r3, #4]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d002      	beq.n	800b40a <HAL_SPI_TransmitReceive+0x132>
 800b404:	8afb      	ldrh	r3, [r7, #22]
 800b406:	2b01      	cmp	r3, #1
 800b408:	d16f      	bne.n	800b4ea <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b40e:	881a      	ldrh	r2, [r3, #0]
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b41a:	1c9a      	adds	r2, r3, #2
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b424:	b29b      	uxth	r3, r3
 800b426:	3b01      	subs	r3, #1
 800b428:	b29a      	uxth	r2, r3
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b42e:	e05c      	b.n	800b4ea <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	689b      	ldr	r3, [r3, #8]
 800b436:	f003 0302 	and.w	r3, r3, #2
 800b43a:	2b02      	cmp	r3, #2
 800b43c:	d11b      	bne.n	800b476 <HAL_SPI_TransmitReceive+0x19e>
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b442:	b29b      	uxth	r3, r3
 800b444:	2b00      	cmp	r3, #0
 800b446:	d016      	beq.n	800b476 <HAL_SPI_TransmitReceive+0x19e>
 800b448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b44a:	2b01      	cmp	r3, #1
 800b44c:	d113      	bne.n	800b476 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b452:	881a      	ldrh	r2, [r3, #0]
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b45e:	1c9a      	adds	r2, r3, #2
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b468:	b29b      	uxth	r3, r3
 800b46a:	3b01      	subs	r3, #1
 800b46c:	b29a      	uxth	r2, r3
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b472:	2300      	movs	r3, #0
 800b474:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	689b      	ldr	r3, [r3, #8]
 800b47c:	f003 0301 	and.w	r3, r3, #1
 800b480:	2b01      	cmp	r3, #1
 800b482:	d11c      	bne.n	800b4be <HAL_SPI_TransmitReceive+0x1e6>
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b48a:	b29b      	uxth	r3, r3
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d016      	beq.n	800b4be <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	68da      	ldr	r2, [r3, #12]
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b49a:	b292      	uxth	r2, r2
 800b49c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4a2:	1c9a      	adds	r2, r3, #2
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b4ae:	b29b      	uxth	r3, r3
 800b4b0:	3b01      	subs	r3, #1
 800b4b2:	b29a      	uxth	r2, r3
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b4ba:	2301      	movs	r3, #1
 800b4bc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b4be:	f7f8 ffdf 	bl	8004480 <HAL_GetTick>
 800b4c2:	4602      	mov	r2, r0
 800b4c4:	6a3b      	ldr	r3, [r7, #32]
 800b4c6:	1ad3      	subs	r3, r2, r3
 800b4c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4ca:	429a      	cmp	r2, r3
 800b4cc:	d80d      	bhi.n	800b4ea <HAL_SPI_TransmitReceive+0x212>
 800b4ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4d4:	d009      	beq.n	800b4ea <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	2201      	movs	r2, #1
 800b4da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800b4e6:	2303      	movs	r3, #3
 800b4e8:	e111      	b.n	800b70e <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b4ee:	b29b      	uxth	r3, r3
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d19d      	bne.n	800b430 <HAL_SPI_TransmitReceive+0x158>
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b4fa:	b29b      	uxth	r3, r3
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d197      	bne.n	800b430 <HAL_SPI_TransmitReceive+0x158>
 800b500:	e0e5      	b.n	800b6ce <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	685b      	ldr	r3, [r3, #4]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d003      	beq.n	800b512 <HAL_SPI_TransmitReceive+0x23a>
 800b50a:	8afb      	ldrh	r3, [r7, #22]
 800b50c:	2b01      	cmp	r3, #1
 800b50e:	f040 80d1 	bne.w	800b6b4 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b516:	b29b      	uxth	r3, r3
 800b518:	2b01      	cmp	r3, #1
 800b51a:	d912      	bls.n	800b542 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b520:	881a      	ldrh	r2, [r3, #0]
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b52c:	1c9a      	adds	r2, r3, #2
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b536:	b29b      	uxth	r3, r3
 800b538:	3b02      	subs	r3, #2
 800b53a:	b29a      	uxth	r2, r3
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b540:	e0b8      	b.n	800b6b4 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	330c      	adds	r3, #12
 800b54c:	7812      	ldrb	r2, [r2, #0]
 800b54e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b554:	1c5a      	adds	r2, r3, #1
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b55e:	b29b      	uxth	r3, r3
 800b560:	3b01      	subs	r3, #1
 800b562:	b29a      	uxth	r2, r3
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b568:	e0a4      	b.n	800b6b4 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	689b      	ldr	r3, [r3, #8]
 800b570:	f003 0302 	and.w	r3, r3, #2
 800b574:	2b02      	cmp	r3, #2
 800b576:	d134      	bne.n	800b5e2 <HAL_SPI_TransmitReceive+0x30a>
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b57c:	b29b      	uxth	r3, r3
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d02f      	beq.n	800b5e2 <HAL_SPI_TransmitReceive+0x30a>
 800b582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b584:	2b01      	cmp	r3, #1
 800b586:	d12c      	bne.n	800b5e2 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b58c:	b29b      	uxth	r3, r3
 800b58e:	2b01      	cmp	r3, #1
 800b590:	d912      	bls.n	800b5b8 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b596:	881a      	ldrh	r2, [r3, #0]
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5a2:	1c9a      	adds	r2, r3, #2
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b5ac:	b29b      	uxth	r3, r3
 800b5ae:	3b02      	subs	r3, #2
 800b5b0:	b29a      	uxth	r2, r3
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b5b6:	e012      	b.n	800b5de <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	330c      	adds	r3, #12
 800b5c2:	7812      	ldrb	r2, [r2, #0]
 800b5c4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5ca:	1c5a      	adds	r2, r3, #1
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b5d4:	b29b      	uxth	r3, r3
 800b5d6:	3b01      	subs	r3, #1
 800b5d8:	b29a      	uxth	r2, r3
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	689b      	ldr	r3, [r3, #8]
 800b5e8:	f003 0301 	and.w	r3, r3, #1
 800b5ec:	2b01      	cmp	r3, #1
 800b5ee:	d148      	bne.n	800b682 <HAL_SPI_TransmitReceive+0x3aa>
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b5f6:	b29b      	uxth	r3, r3
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d042      	beq.n	800b682 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b602:	b29b      	uxth	r3, r3
 800b604:	2b01      	cmp	r3, #1
 800b606:	d923      	bls.n	800b650 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	68da      	ldr	r2, [r3, #12]
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b612:	b292      	uxth	r2, r2
 800b614:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b61a:	1c9a      	adds	r2, r3, #2
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b626:	b29b      	uxth	r3, r3
 800b628:	3b02      	subs	r3, #2
 800b62a:	b29a      	uxth	r2, r3
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b638:	b29b      	uxth	r3, r3
 800b63a:	2b01      	cmp	r3, #1
 800b63c:	d81f      	bhi.n	800b67e <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	685a      	ldr	r2, [r3, #4]
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b64c:	605a      	str	r2, [r3, #4]
 800b64e:	e016      	b.n	800b67e <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	f103 020c 	add.w	r2, r3, #12
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b65c:	7812      	ldrb	r2, [r2, #0]
 800b65e:	b2d2      	uxtb	r2, r2
 800b660:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b666:	1c5a      	adds	r2, r3, #1
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b672:	b29b      	uxth	r3, r3
 800b674:	3b01      	subs	r3, #1
 800b676:	b29a      	uxth	r2, r3
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b67e:	2301      	movs	r3, #1
 800b680:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b682:	f7f8 fefd 	bl	8004480 <HAL_GetTick>
 800b686:	4602      	mov	r2, r0
 800b688:	6a3b      	ldr	r3, [r7, #32]
 800b68a:	1ad3      	subs	r3, r2, r3
 800b68c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b68e:	429a      	cmp	r2, r3
 800b690:	d803      	bhi.n	800b69a <HAL_SPI_TransmitReceive+0x3c2>
 800b692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b694:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b698:	d102      	bne.n	800b6a0 <HAL_SPI_TransmitReceive+0x3c8>
 800b69a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d109      	bne.n	800b6b4 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	2201      	movs	r2, #1
 800b6a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800b6b0:	2303      	movs	r3, #3
 800b6b2:	e02c      	b.n	800b70e <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b6b8:	b29b      	uxth	r3, r3
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	f47f af55 	bne.w	800b56a <HAL_SPI_TransmitReceive+0x292>
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b6c6:	b29b      	uxth	r3, r3
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	f47f af4e 	bne.w	800b56a <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b6ce:	6a3a      	ldr	r2, [r7, #32]
 800b6d0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b6d2:	68f8      	ldr	r0, [r7, #12]
 800b6d4:	f000 fd74 	bl	800c1c0 <SPI_EndRxTxTransaction>
 800b6d8:	4603      	mov	r3, r0
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d008      	beq.n	800b6f0 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	2220      	movs	r2, #32
 800b6e2:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800b6ec:	2301      	movs	r3, #1
 800b6ee:	e00e      	b.n	800b70e <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	2201      	movs	r2, #1
 800b6f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b704:	2b00      	cmp	r3, #0
 800b706:	d001      	beq.n	800b70c <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800b708:	2301      	movs	r3, #1
 800b70a:	e000      	b.n	800b70e <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800b70c:	2300      	movs	r3, #0
  }
}
 800b70e:	4618      	mov	r0, r3
 800b710:	3728      	adds	r7, #40	@ 0x28
 800b712:	46bd      	mov	sp, r7
 800b714:	bd80      	pop	{r7, pc}
	...

0800b718 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b084      	sub	sp, #16
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	60f8      	str	r0, [r7, #12]
 800b720:	60b9      	str	r1, [r7, #8]
 800b722:	4613      	mov	r3, r2
 800b724:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b72c:	b2db      	uxtb	r3, r3
 800b72e:	2b01      	cmp	r3, #1
 800b730:	d001      	beq.n	800b736 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800b732:	2302      	movs	r3, #2
 800b734:	e0d4      	b.n	800b8e0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 800b736:	68bb      	ldr	r3, [r7, #8]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d002      	beq.n	800b742 <HAL_SPI_Transmit_DMA+0x2a>
 800b73c:	88fb      	ldrh	r3, [r7, #6]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d101      	bne.n	800b746 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800b742:	2301      	movs	r3, #1
 800b744:	e0cc      	b.n	800b8e0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b74c:	2b01      	cmp	r3, #1
 800b74e:	d101      	bne.n	800b754 <HAL_SPI_Transmit_DMA+0x3c>
 800b750:	2302      	movs	r3, #2
 800b752:	e0c5      	b.n	800b8e0 <HAL_SPI_Transmit_DMA+0x1c8>
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	2201      	movs	r2, #1
 800b758:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	2203      	movs	r2, #3
 800b760:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	2200      	movs	r2, #0
 800b768:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	68ba      	ldr	r2, [r7, #8]
 800b76e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	88fa      	ldrh	r2, [r7, #6]
 800b774:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	88fa      	ldrh	r2, [r7, #6]
 800b77a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	2200      	movs	r2, #0
 800b780:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	2200      	movs	r2, #0
 800b786:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	2200      	movs	r2, #0
 800b78c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	2200      	movs	r2, #0
 800b792:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	2200      	movs	r2, #0
 800b79a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	689b      	ldr	r3, [r3, #8]
 800b7a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b7a6:	d10f      	bne.n	800b7c8 <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	681a      	ldr	r2, [r3, #0]
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b7b6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	681a      	ldr	r2, [r3, #0]
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b7c6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7cc:	4a46      	ldr	r2, [pc, #280]	@ (800b8e8 <HAL_SPI_Transmit_DMA+0x1d0>)
 800b7ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7d4:	4a45      	ldr	r2, [pc, #276]	@ (800b8ec <HAL_SPI_Transmit_DMA+0x1d4>)
 800b7d6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7dc:	4a44      	ldr	r2, [pc, #272]	@ (800b8f0 <HAL_SPI_Transmit_DMA+0x1d8>)
 800b7de:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7e4:	2200      	movs	r2, #0
 800b7e6:	651a      	str	r2, [r3, #80]	@ 0x50

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	685a      	ldr	r2, [r3, #4]
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b7f6:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	68db      	ldr	r3, [r3, #12]
 800b7fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b800:	d82d      	bhi.n	800b85e <HAL_SPI_Transmit_DMA+0x146>
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b806:	699b      	ldr	r3, [r3, #24]
 800b808:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b80c:	d127      	bne.n	800b85e <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b812:	b29b      	uxth	r3, r3
 800b814:	f003 0301 	and.w	r3, r3, #1
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d10f      	bne.n	800b83c <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	685a      	ldr	r2, [r3, #4]
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b82a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b830:	b29b      	uxth	r3, r3
 800b832:	085b      	lsrs	r3, r3, #1
 800b834:	b29a      	uxth	r2, r3
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b83a:	e010      	b.n	800b85e <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	685a      	ldr	r2, [r3, #4]
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b84a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b850:	b29b      	uxth	r3, r3
 800b852:	085b      	lsrs	r3, r3, #1
 800b854:	b29b      	uxth	r3, r3
 800b856:	3301      	adds	r3, #1
 800b858:	b29a      	uxth	r2, r3
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b866:	4619      	mov	r1, r3
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	330c      	adds	r3, #12
 800b86e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b874:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800b876:	f7f8 fff3 	bl	8004860 <HAL_DMA_Start_IT>
 800b87a:	4603      	mov	r3, r0
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d00b      	beq.n	800b898 <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b884:	f043 0210 	orr.w	r2, r3, #16
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	2200      	movs	r2, #0
 800b890:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800b894:	2301      	movs	r3, #1
 800b896:	e023      	b.n	800b8e0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8a2:	2b40      	cmp	r3, #64	@ 0x40
 800b8a4:	d007      	beq.n	800b8b6 <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	681a      	ldr	r2, [r3, #0]
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b8b4:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	685a      	ldr	r2, [r3, #4]
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	f042 0220 	orr.w	r2, r2, #32
 800b8cc:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	685a      	ldr	r2, [r3, #4]
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	f042 0202 	orr.w	r2, r2, #2
 800b8dc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b8de:	2300      	movs	r3, #0
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	3710      	adds	r7, #16
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}
 800b8e8:	0800be05 	.word	0x0800be05
 800b8ec:	0800bd5d 	.word	0x0800bd5d
 800b8f0:	0800be21 	.word	0x0800be21

0800b8f4 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b08a      	sub	sp, #40	@ 0x28
 800b8f8:	af02      	add	r7, sp, #8
 800b8fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800b900:	4b88      	ldr	r3, [pc, #544]	@ (800bb24 <HAL_SPI_Abort+0x230>)
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	4a88      	ldr	r2, [pc, #544]	@ (800bb28 <HAL_SPI_Abort+0x234>)
 800b906:	fba2 2303 	umull	r2, r3, r2, r3
 800b90a:	0a5b      	lsrs	r3, r3, #9
 800b90c:	2264      	movs	r2, #100	@ 0x64
 800b90e:	fb02 f303 	mul.w	r3, r2, r3
 800b912:	617b      	str	r3, [r7, #20]
  count = resetcount;
 800b914:	697b      	ldr	r3, [r7, #20]
 800b916:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	685a      	ldr	r2, [r3, #4]
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	f022 0220 	bic.w	r2, r2, #32
 800b926:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	685b      	ldr	r3, [r3, #4]
 800b92e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b932:	2b80      	cmp	r3, #128	@ 0x80
 800b934:	d117      	bne.n	800b966 <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	4a7c      	ldr	r2, [pc, #496]	@ (800bb2c <HAL_SPI_Abort+0x238>)
 800b93a:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800b93c:	69bb      	ldr	r3, [r7, #24]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d106      	bne.n	800b950 <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b946:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800b94e:	e008      	b.n	800b962 <HAL_SPI_Abort+0x6e>
      }
      count--;
 800b950:	69bb      	ldr	r3, [r7, #24]
 800b952:	3b01      	subs	r3, #1
 800b954:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b95c:	b2db      	uxtb	r3, r3
 800b95e:	2b07      	cmp	r3, #7
 800b960:	d1ec      	bne.n	800b93c <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 800b962:	697b      	ldr	r3, [r7, #20]
 800b964:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	685b      	ldr	r3, [r3, #4]
 800b96c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b970:	2b40      	cmp	r3, #64	@ 0x40
 800b972:	d117      	bne.n	800b9a4 <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	4a6e      	ldr	r2, [pc, #440]	@ (800bb30 <HAL_SPI_Abort+0x23c>)
 800b978:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 800b97a:	69bb      	ldr	r3, [r7, #24]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d106      	bne.n	800b98e <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b984:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800b98c:	e008      	b.n	800b9a0 <HAL_SPI_Abort+0xac>
      }
      count--;
 800b98e:	69bb      	ldr	r3, [r7, #24]
 800b990:	3b01      	subs	r3, #1
 800b992:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b99a:	b2db      	uxtb	r3, r3
 800b99c:	2b07      	cmp	r3, #7
 800b99e:	d1ec      	bne.n	800b97a <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 800b9a0:	697b      	ldr	r3, [r7, #20]
 800b9a2:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	685b      	ldr	r3, [r3, #4]
 800b9aa:	f003 0302 	and.w	r3, r3, #2
 800b9ae:	2b02      	cmp	r3, #2
 800b9b0:	d141      	bne.n	800ba36 <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d03d      	beq.n	800ba36 <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9be:	2200      	movs	r2, #0
 800b9c0:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	f7f8 ffaa 	bl	8004920 <HAL_DMA_Abort>
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d002      	beq.n	800b9d8 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	2240      	movs	r2, #64	@ 0x40
 800b9d6:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	685a      	ldr	r2, [r3, #4]
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	f022 0202 	bic.w	r2, r2, #2
 800b9e6:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800b9e8:	f7f8 fd4a 	bl	8004480 <HAL_GetTick>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	461a      	mov	r2, r3
 800b9f0:	2164      	movs	r1, #100	@ 0x64
 800b9f2:	6878      	ldr	r0, [r7, #4]
 800b9f4:	f000 fbe4 	bl	800c1c0 <SPI_EndRxTxTransaction>
 800b9f8:	4603      	mov	r3, r0
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d002      	beq.n	800ba04 <HAL_SPI_Abort+0x110>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	2240      	movs	r2, #64	@ 0x40
 800ba02:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	681a      	ldr	r2, [r3, #0]
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ba12:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800ba14:	f7f8 fd34 	bl	8004480 <HAL_GetTick>
 800ba18:	4603      	mov	r3, r0
 800ba1a:	9300      	str	r3, [sp, #0]
 800ba1c:	2364      	movs	r3, #100	@ 0x64
 800ba1e:	2200      	movs	r2, #0
 800ba20:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ba24:	6878      	ldr	r0, [r7, #4]
 800ba26:	f000 fab9 	bl	800bf9c <SPI_WaitFifoStateUntilTimeout>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d002      	beq.n	800ba36 <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2240      	movs	r2, #64	@ 0x40
 800ba34:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	685b      	ldr	r3, [r3, #4]
 800ba3c:	f003 0301 	and.w	r3, r3, #1
 800ba40:	2b01      	cmp	r3, #1
 800ba42:	d143      	bne.n	800bacc <HAL_SPI_Abort+0x1d8>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d03f      	beq.n	800bacc <HAL_SPI_Abort+0x1d8>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba50:	2200      	movs	r2, #0
 800ba52:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba58:	4618      	mov	r0, r3
 800ba5a:	f7f8 ff61 	bl	8004920 <HAL_DMA_Abort>
 800ba5e:	4603      	mov	r3, r0
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d002      	beq.n	800ba6a <HAL_SPI_Abort+0x176>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	2240      	movs	r2, #64	@ 0x40
 800ba68:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	681a      	ldr	r2, [r3, #0]
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ba78:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800ba7a:	f7f8 fd01 	bl	8004480 <HAL_GetTick>
 800ba7e:	4603      	mov	r3, r0
 800ba80:	9300      	str	r3, [sp, #0]
 800ba82:	2364      	movs	r3, #100	@ 0x64
 800ba84:	2200      	movs	r2, #0
 800ba86:	2180      	movs	r1, #128	@ 0x80
 800ba88:	6878      	ldr	r0, [r7, #4]
 800ba8a:	f000 f9ff 	bl	800be8c <SPI_WaitFlagStateUntilTimeout>
 800ba8e:	4603      	mov	r3, r0
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d002      	beq.n	800ba9a <HAL_SPI_Abort+0x1a6>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	2240      	movs	r2, #64	@ 0x40
 800ba98:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800ba9a:	f7f8 fcf1 	bl	8004480 <HAL_GetTick>
 800ba9e:	4603      	mov	r3, r0
 800baa0:	9300      	str	r3, [sp, #0]
 800baa2:	2364      	movs	r3, #100	@ 0x64
 800baa4:	2200      	movs	r2, #0
 800baa6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	f000 fa76 	bl	800bf9c <SPI_WaitFifoStateUntilTimeout>
 800bab0:	4603      	mov	r3, r0
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d002      	beq.n	800babc <HAL_SPI_Abort+0x1c8>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	2240      	movs	r2, #64	@ 0x40
 800baba:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	685a      	ldr	r2, [r3, #4]
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	f022 0201 	bic.w	r2, r2, #1
 800baca:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2200      	movs	r2, #0
 800bad0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	2200      	movs	r2, #0
 800bad8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bade:	2b40      	cmp	r3, #64	@ 0x40
 800bae0:	d102      	bne.n	800bae8 <HAL_SPI_Abort+0x1f4>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 800bae2:	2301      	movs	r3, #1
 800bae4:	77fb      	strb	r3, [r7, #31]
 800bae6:	e002      	b.n	800baee <HAL_SPI_Abort+0x1fa>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	2200      	movs	r2, #0
 800baec:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800baee:	2300      	movs	r3, #0
 800baf0:	613b      	str	r3, [r7, #16]
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	68db      	ldr	r3, [r3, #12]
 800baf8:	613b      	str	r3, [r7, #16]
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	689b      	ldr	r3, [r3, #8]
 800bb00:	613b      	str	r3, [r7, #16]
 800bb02:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bb04:	2300      	movs	r3, #0
 800bb06:	60fb      	str	r3, [r7, #12]
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	689b      	ldr	r3, [r3, #8]
 800bb0e:	60fb      	str	r3, [r7, #12]
 800bb10:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2201      	movs	r2, #1
 800bb16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return errorcode;
 800bb1a:	7ffb      	ldrb	r3, [r7, #31]
}
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	3720      	adds	r7, #32
 800bb20:	46bd      	mov	sp, r7
 800bb22:	bd80      	pop	{r7, pc}
 800bb24:	20000004 	.word	0x20000004
 800bb28:	057619f1 	.word	0x057619f1
 800bb2c:	0800c355 	.word	0x0800c355
 800bb30:	0800c295 	.word	0x0800c295

0800bb34 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b088      	sub	sp, #32
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	685b      	ldr	r3, [r3, #4]
 800bb42:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	689b      	ldr	r3, [r3, #8]
 800bb4a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800bb4c:	69bb      	ldr	r3, [r7, #24]
 800bb4e:	099b      	lsrs	r3, r3, #6
 800bb50:	f003 0301 	and.w	r3, r3, #1
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d10f      	bne.n	800bb78 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800bb58:	69bb      	ldr	r3, [r7, #24]
 800bb5a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d00a      	beq.n	800bb78 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800bb62:	69fb      	ldr	r3, [r7, #28]
 800bb64:	099b      	lsrs	r3, r3, #6
 800bb66:	f003 0301 	and.w	r3, r3, #1
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d004      	beq.n	800bb78 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb72:	6878      	ldr	r0, [r7, #4]
 800bb74:	4798      	blx	r3
    return;
 800bb76:	e0d7      	b.n	800bd28 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800bb78:	69bb      	ldr	r3, [r7, #24]
 800bb7a:	085b      	lsrs	r3, r3, #1
 800bb7c:	f003 0301 	and.w	r3, r3, #1
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d00a      	beq.n	800bb9a <HAL_SPI_IRQHandler+0x66>
 800bb84:	69fb      	ldr	r3, [r7, #28]
 800bb86:	09db      	lsrs	r3, r3, #7
 800bb88:	f003 0301 	and.w	r3, r3, #1
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d004      	beq.n	800bb9a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb94:	6878      	ldr	r0, [r7, #4]
 800bb96:	4798      	blx	r3
    return;
 800bb98:	e0c6      	b.n	800bd28 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800bb9a:	69bb      	ldr	r3, [r7, #24]
 800bb9c:	095b      	lsrs	r3, r3, #5
 800bb9e:	f003 0301 	and.w	r3, r3, #1
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d10c      	bne.n	800bbc0 <HAL_SPI_IRQHandler+0x8c>
 800bba6:	69bb      	ldr	r3, [r7, #24]
 800bba8:	099b      	lsrs	r3, r3, #6
 800bbaa:	f003 0301 	and.w	r3, r3, #1
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d106      	bne.n	800bbc0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800bbb2:	69bb      	ldr	r3, [r7, #24]
 800bbb4:	0a1b      	lsrs	r3, r3, #8
 800bbb6:	f003 0301 	and.w	r3, r3, #1
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	f000 80b4 	beq.w	800bd28 <HAL_SPI_IRQHandler+0x1f4>
 800bbc0:	69fb      	ldr	r3, [r7, #28]
 800bbc2:	095b      	lsrs	r3, r3, #5
 800bbc4:	f003 0301 	and.w	r3, r3, #1
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	f000 80ad 	beq.w	800bd28 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800bbce:	69bb      	ldr	r3, [r7, #24]
 800bbd0:	099b      	lsrs	r3, r3, #6
 800bbd2:	f003 0301 	and.w	r3, r3, #1
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d023      	beq.n	800bc22 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bbe0:	b2db      	uxtb	r3, r3
 800bbe2:	2b03      	cmp	r3, #3
 800bbe4:	d011      	beq.n	800bc0a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bbea:	f043 0204 	orr.w	r2, r3, #4
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	617b      	str	r3, [r7, #20]
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	68db      	ldr	r3, [r3, #12]
 800bbfc:	617b      	str	r3, [r7, #20]
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	689b      	ldr	r3, [r3, #8]
 800bc04:	617b      	str	r3, [r7, #20]
 800bc06:	697b      	ldr	r3, [r7, #20]
 800bc08:	e00b      	b.n	800bc22 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bc0a:	2300      	movs	r3, #0
 800bc0c:	613b      	str	r3, [r7, #16]
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	68db      	ldr	r3, [r3, #12]
 800bc14:	613b      	str	r3, [r7, #16]
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	689b      	ldr	r3, [r3, #8]
 800bc1c:	613b      	str	r3, [r7, #16]
 800bc1e:	693b      	ldr	r3, [r7, #16]
        return;
 800bc20:	e082      	b.n	800bd28 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800bc22:	69bb      	ldr	r3, [r7, #24]
 800bc24:	095b      	lsrs	r3, r3, #5
 800bc26:	f003 0301 	and.w	r3, r3, #1
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d014      	beq.n	800bc58 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc32:	f043 0201 	orr.w	r2, r3, #1
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	60fb      	str	r3, [r7, #12]
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	689b      	ldr	r3, [r3, #8]
 800bc44:	60fb      	str	r3, [r7, #12]
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	681a      	ldr	r2, [r3, #0]
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bc54:	601a      	str	r2, [r3, #0]
 800bc56:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800bc58:	69bb      	ldr	r3, [r7, #24]
 800bc5a:	0a1b      	lsrs	r3, r3, #8
 800bc5c:	f003 0301 	and.w	r3, r3, #1
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d00c      	beq.n	800bc7e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc68:	f043 0208 	orr.w	r2, r3, #8
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bc70:	2300      	movs	r3, #0
 800bc72:	60bb      	str	r3, [r7, #8]
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	689b      	ldr	r3, [r3, #8]
 800bc7a:	60bb      	str	r3, [r7, #8]
 800bc7c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d04f      	beq.n	800bd26 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	685a      	ldr	r2, [r3, #4]
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800bc94:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2201      	movs	r2, #1
 800bc9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800bc9e:	69fb      	ldr	r3, [r7, #28]
 800bca0:	f003 0302 	and.w	r3, r3, #2
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d104      	bne.n	800bcb2 <HAL_SPI_IRQHandler+0x17e>
 800bca8:	69fb      	ldr	r3, [r7, #28]
 800bcaa:	f003 0301 	and.w	r3, r3, #1
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d034      	beq.n	800bd1c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	685a      	ldr	r2, [r3, #4]
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	f022 0203 	bic.w	r2, r2, #3
 800bcc0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d011      	beq.n	800bcee <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcce:	4a18      	ldr	r2, [pc, #96]	@ (800bd30 <HAL_SPI_IRQHandler+0x1fc>)
 800bcd0:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	f7f8 fe92 	bl	8004a00 <HAL_DMA_Abort_IT>
 800bcdc:	4603      	mov	r3, r0
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d005      	beq.n	800bcee <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bce6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d016      	beq.n	800bd24 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bcfa:	4a0d      	ldr	r2, [pc, #52]	@ (800bd30 <HAL_SPI_IRQHandler+0x1fc>)
 800bcfc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd02:	4618      	mov	r0, r3
 800bd04:	f7f8 fe7c 	bl	8004a00 <HAL_DMA_Abort_IT>
 800bd08:	4603      	mov	r3, r0
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d00a      	beq.n	800bd24 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd12:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800bd1a:	e003      	b.n	800bd24 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800bd1c:	6878      	ldr	r0, [r7, #4]
 800bd1e:	f000 f813 	bl	800bd48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800bd22:	e000      	b.n	800bd26 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800bd24:	bf00      	nop
    return;
 800bd26:	bf00      	nop
  }
}
 800bd28:	3720      	adds	r7, #32
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	bd80      	pop	{r7, pc}
 800bd2e:	bf00      	nop
 800bd30:	0800be61 	.word	0x0800be61

0800bd34 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bd34:	b480      	push	{r7}
 800bd36:	b083      	sub	sp, #12
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800bd3c:	bf00      	nop
 800bd3e:	370c      	adds	r7, #12
 800bd40:	46bd      	mov	sp, r7
 800bd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd46:	4770      	bx	lr

0800bd48 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800bd48:	b480      	push	{r7}
 800bd4a:	b083      	sub	sp, #12
 800bd4c:	af00      	add	r7, sp, #0
 800bd4e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800bd50:	bf00      	nop
 800bd52:	370c      	adds	r7, #12
 800bd54:	46bd      	mov	sp, r7
 800bd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5a:	4770      	bx	lr

0800bd5c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800bd5c:	b580      	push	{r7, lr}
 800bd5e:	b086      	sub	sp, #24
 800bd60:	af00      	add	r7, sp, #0
 800bd62:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd68:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bd6a:	f7f8 fb89 	bl	8004480 <HAL_GetTick>
 800bd6e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd7e:	d03b      	beq.n	800bdf8 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800bd80:	697b      	ldr	r3, [r7, #20]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	685a      	ldr	r2, [r3, #4]
 800bd86:	697b      	ldr	r3, [r7, #20]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	f022 0220 	bic.w	r2, r2, #32
 800bd8e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800bd90:	697b      	ldr	r3, [r7, #20]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	685a      	ldr	r2, [r3, #4]
 800bd96:	697b      	ldr	r3, [r7, #20]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	f022 0202 	bic.w	r2, r2, #2
 800bd9e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800bda0:	693a      	ldr	r2, [r7, #16]
 800bda2:	2164      	movs	r1, #100	@ 0x64
 800bda4:	6978      	ldr	r0, [r7, #20]
 800bda6:	f000 fa0b 	bl	800c1c0 <SPI_EndRxTxTransaction>
 800bdaa:	4603      	mov	r3, r0
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d005      	beq.n	800bdbc <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bdb0:	697b      	ldr	r3, [r7, #20]
 800bdb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bdb4:	f043 0220 	orr.w	r2, r3, #32
 800bdb8:	697b      	ldr	r3, [r7, #20]
 800bdba:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bdbc:	697b      	ldr	r3, [r7, #20]
 800bdbe:	689b      	ldr	r3, [r3, #8]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d10a      	bne.n	800bdda <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	60fb      	str	r3, [r7, #12]
 800bdc8:	697b      	ldr	r3, [r7, #20]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	68db      	ldr	r3, [r3, #12]
 800bdce:	60fb      	str	r3, [r7, #12]
 800bdd0:	697b      	ldr	r3, [r7, #20]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	689b      	ldr	r3, [r3, #8]
 800bdd6:	60fb      	str	r3, [r7, #12]
 800bdd8:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800bdda:	697b      	ldr	r3, [r7, #20]
 800bddc:	2200      	movs	r2, #0
 800bdde:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800bde0:	697b      	ldr	r3, [r7, #20]
 800bde2:	2201      	movs	r2, #1
 800bde4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bde8:	697b      	ldr	r3, [r7, #20]
 800bdea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d003      	beq.n	800bdf8 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800bdf0:	6978      	ldr	r0, [r7, #20]
 800bdf2:	f7ff ffa9 	bl	800bd48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800bdf6:	e002      	b.n	800bdfe <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800bdf8:	6978      	ldr	r0, [r7, #20]
 800bdfa:	f7f7 f8e2 	bl	8002fc2 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bdfe:	3718      	adds	r7, #24
 800be00:	46bd      	mov	sp, r7
 800be02:	bd80      	pop	{r7, pc}

0800be04 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b084      	sub	sp, #16
 800be08:	af00      	add	r7, sp, #0
 800be0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be10:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800be12:	68f8      	ldr	r0, [r7, #12]
 800be14:	f7ff ff8e 	bl	800bd34 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800be18:	bf00      	nop
 800be1a:	3710      	adds	r7, #16
 800be1c:	46bd      	mov	sp, r7
 800be1e:	bd80      	pop	{r7, pc}

0800be20 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b084      	sub	sp, #16
 800be24:	af00      	add	r7, sp, #0
 800be26:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be2c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	685a      	ldr	r2, [r3, #4]
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	f022 0203 	bic.w	r2, r2, #3
 800be3c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800be42:	f043 0210 	orr.w	r2, r3, #16
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	2201      	movs	r2, #1
 800be4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800be52:	68f8      	ldr	r0, [r7, #12]
 800be54:	f7ff ff78 	bl	800bd48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800be58:	bf00      	nop
 800be5a:	3710      	adds	r7, #16
 800be5c:	46bd      	mov	sp, r7
 800be5e:	bd80      	pop	{r7, pc}

0800be60 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800be60:	b580      	push	{r7, lr}
 800be62:	b084      	sub	sp, #16
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be6c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	2200      	movs	r2, #0
 800be72:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	2200      	movs	r2, #0
 800be7a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800be7c:	68f8      	ldr	r0, [r7, #12]
 800be7e:	f7ff ff63 	bl	800bd48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800be82:	bf00      	nop
 800be84:	3710      	adds	r7, #16
 800be86:	46bd      	mov	sp, r7
 800be88:	bd80      	pop	{r7, pc}
	...

0800be8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b088      	sub	sp, #32
 800be90:	af00      	add	r7, sp, #0
 800be92:	60f8      	str	r0, [r7, #12]
 800be94:	60b9      	str	r1, [r7, #8]
 800be96:	603b      	str	r3, [r7, #0]
 800be98:	4613      	mov	r3, r2
 800be9a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800be9c:	f7f8 faf0 	bl	8004480 <HAL_GetTick>
 800bea0:	4602      	mov	r2, r0
 800bea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bea4:	1a9b      	subs	r3, r3, r2
 800bea6:	683a      	ldr	r2, [r7, #0]
 800bea8:	4413      	add	r3, r2
 800beaa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800beac:	f7f8 fae8 	bl	8004480 <HAL_GetTick>
 800beb0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800beb2:	4b39      	ldr	r3, [pc, #228]	@ (800bf98 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	015b      	lsls	r3, r3, #5
 800beb8:	0d1b      	lsrs	r3, r3, #20
 800beba:	69fa      	ldr	r2, [r7, #28]
 800bebc:	fb02 f303 	mul.w	r3, r2, r3
 800bec0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bec2:	e055      	b.n	800bf70 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beca:	d051      	beq.n	800bf70 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800becc:	f7f8 fad8 	bl	8004480 <HAL_GetTick>
 800bed0:	4602      	mov	r2, r0
 800bed2:	69bb      	ldr	r3, [r7, #24]
 800bed4:	1ad3      	subs	r3, r2, r3
 800bed6:	69fa      	ldr	r2, [r7, #28]
 800bed8:	429a      	cmp	r2, r3
 800beda:	d902      	bls.n	800bee2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800bedc:	69fb      	ldr	r3, [r7, #28]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d13d      	bne.n	800bf5e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	685a      	ldr	r2, [r3, #4]
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800bef0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	685b      	ldr	r3, [r3, #4]
 800bef6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800befa:	d111      	bne.n	800bf20 <SPI_WaitFlagStateUntilTimeout+0x94>
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	689b      	ldr	r3, [r3, #8]
 800bf00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bf04:	d004      	beq.n	800bf10 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	689b      	ldr	r3, [r3, #8]
 800bf0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bf0e:	d107      	bne.n	800bf20 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	681a      	ldr	r2, [r3, #0]
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bf1e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bf28:	d10f      	bne.n	800bf4a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	681a      	ldr	r2, [r3, #0]
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800bf38:	601a      	str	r2, [r3, #0]
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	681a      	ldr	r2, [r3, #0]
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800bf48:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	2201      	movs	r2, #1
 800bf4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	2200      	movs	r2, #0
 800bf56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800bf5a:	2303      	movs	r3, #3
 800bf5c:	e018      	b.n	800bf90 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800bf5e:	697b      	ldr	r3, [r7, #20]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d102      	bne.n	800bf6a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800bf64:	2300      	movs	r3, #0
 800bf66:	61fb      	str	r3, [r7, #28]
 800bf68:	e002      	b.n	800bf70 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800bf6a:	697b      	ldr	r3, [r7, #20]
 800bf6c:	3b01      	subs	r3, #1
 800bf6e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	689a      	ldr	r2, [r3, #8]
 800bf76:	68bb      	ldr	r3, [r7, #8]
 800bf78:	4013      	ands	r3, r2
 800bf7a:	68ba      	ldr	r2, [r7, #8]
 800bf7c:	429a      	cmp	r2, r3
 800bf7e:	bf0c      	ite	eq
 800bf80:	2301      	moveq	r3, #1
 800bf82:	2300      	movne	r3, #0
 800bf84:	b2db      	uxtb	r3, r3
 800bf86:	461a      	mov	r2, r3
 800bf88:	79fb      	ldrb	r3, [r7, #7]
 800bf8a:	429a      	cmp	r2, r3
 800bf8c:	d19a      	bne.n	800bec4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800bf8e:	2300      	movs	r3, #0
}
 800bf90:	4618      	mov	r0, r3
 800bf92:	3720      	adds	r7, #32
 800bf94:	46bd      	mov	sp, r7
 800bf96:	bd80      	pop	{r7, pc}
 800bf98:	20000004 	.word	0x20000004

0800bf9c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b08a      	sub	sp, #40	@ 0x28
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	60f8      	str	r0, [r7, #12]
 800bfa4:	60b9      	str	r1, [r7, #8]
 800bfa6:	607a      	str	r2, [r7, #4]
 800bfa8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800bfaa:	2300      	movs	r3, #0
 800bfac:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800bfae:	f7f8 fa67 	bl	8004480 <HAL_GetTick>
 800bfb2:	4602      	mov	r2, r0
 800bfb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfb6:	1a9b      	subs	r3, r3, r2
 800bfb8:	683a      	ldr	r2, [r7, #0]
 800bfba:	4413      	add	r3, r2
 800bfbc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800bfbe:	f7f8 fa5f 	bl	8004480 <HAL_GetTick>
 800bfc2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	330c      	adds	r3, #12
 800bfca:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800bfcc:	4b3d      	ldr	r3, [pc, #244]	@ (800c0c4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800bfce:	681a      	ldr	r2, [r3, #0]
 800bfd0:	4613      	mov	r3, r2
 800bfd2:	009b      	lsls	r3, r3, #2
 800bfd4:	4413      	add	r3, r2
 800bfd6:	00da      	lsls	r2, r3, #3
 800bfd8:	1ad3      	subs	r3, r2, r3
 800bfda:	0d1b      	lsrs	r3, r3, #20
 800bfdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfde:	fb02 f303 	mul.w	r3, r2, r3
 800bfe2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800bfe4:	e061      	b.n	800c0aa <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800bfe6:	68bb      	ldr	r3, [r7, #8]
 800bfe8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800bfec:	d107      	bne.n	800bffe <SPI_WaitFifoStateUntilTimeout+0x62>
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d104      	bne.n	800bffe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800bff4:	69fb      	ldr	r3, [r7, #28]
 800bff6:	781b      	ldrb	r3, [r3, #0]
 800bff8:	b2db      	uxtb	r3, r3
 800bffa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800bffc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c004:	d051      	beq.n	800c0aa <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c006:	f7f8 fa3b 	bl	8004480 <HAL_GetTick>
 800c00a:	4602      	mov	r2, r0
 800c00c:	6a3b      	ldr	r3, [r7, #32]
 800c00e:	1ad3      	subs	r3, r2, r3
 800c010:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c012:	429a      	cmp	r2, r3
 800c014:	d902      	bls.n	800c01c <SPI_WaitFifoStateUntilTimeout+0x80>
 800c016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d13d      	bne.n	800c098 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	685a      	ldr	r2, [r3, #4]
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c02a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	685b      	ldr	r3, [r3, #4]
 800c030:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c034:	d111      	bne.n	800c05a <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	689b      	ldr	r3, [r3, #8]
 800c03a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c03e:	d004      	beq.n	800c04a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	689b      	ldr	r3, [r3, #8]
 800c044:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c048:	d107      	bne.n	800c05a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	681a      	ldr	r2, [r3, #0]
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c058:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c05e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c062:	d10f      	bne.n	800c084 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	681a      	ldr	r2, [r3, #0]
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c072:	601a      	str	r2, [r3, #0]
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	681a      	ldr	r2, [r3, #0]
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c082:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	2201      	movs	r2, #1
 800c088:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	2200      	movs	r2, #0
 800c090:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c094:	2303      	movs	r3, #3
 800c096:	e011      	b.n	800c0bc <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c098:	69bb      	ldr	r3, [r7, #24]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d102      	bne.n	800c0a4 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800c09e:	2300      	movs	r3, #0
 800c0a0:	627b      	str	r3, [r7, #36]	@ 0x24
 800c0a2:	e002      	b.n	800c0aa <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800c0a4:	69bb      	ldr	r3, [r7, #24]
 800c0a6:	3b01      	subs	r3, #1
 800c0a8:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	689a      	ldr	r2, [r3, #8]
 800c0b0:	68bb      	ldr	r3, [r7, #8]
 800c0b2:	4013      	ands	r3, r2
 800c0b4:	687a      	ldr	r2, [r7, #4]
 800c0b6:	429a      	cmp	r2, r3
 800c0b8:	d195      	bne.n	800bfe6 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800c0ba:	2300      	movs	r3, #0
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	3728      	adds	r7, #40	@ 0x28
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	bd80      	pop	{r7, pc}
 800c0c4:	20000004 	.word	0x20000004

0800c0c8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b088      	sub	sp, #32
 800c0cc:	af02      	add	r7, sp, #8
 800c0ce:	60f8      	str	r0, [r7, #12]
 800c0d0:	60b9      	str	r1, [r7, #8]
 800c0d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	685b      	ldr	r3, [r3, #4]
 800c0d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c0dc:	d111      	bne.n	800c102 <SPI_EndRxTransaction+0x3a>
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	689b      	ldr	r3, [r3, #8]
 800c0e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c0e6:	d004      	beq.n	800c0f2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	689b      	ldr	r3, [r3, #8]
 800c0ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c0f0:	d107      	bne.n	800c102 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	681a      	ldr	r2, [r3, #0]
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c100:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	685b      	ldr	r3, [r3, #4]
 800c106:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c10a:	d112      	bne.n	800c132 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	9300      	str	r3, [sp, #0]
 800c110:	68bb      	ldr	r3, [r7, #8]
 800c112:	2200      	movs	r2, #0
 800c114:	2180      	movs	r1, #128	@ 0x80
 800c116:	68f8      	ldr	r0, [r7, #12]
 800c118:	f7ff feb8 	bl	800be8c <SPI_WaitFlagStateUntilTimeout>
 800c11c:	4603      	mov	r3, r0
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d021      	beq.n	800c166 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c126:	f043 0220 	orr.w	r2, r3, #32
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800c12e:	2303      	movs	r3, #3
 800c130:	e03d      	b.n	800c1ae <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c132:	4b21      	ldr	r3, [pc, #132]	@ (800c1b8 <SPI_EndRxTransaction+0xf0>)
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	4a21      	ldr	r2, [pc, #132]	@ (800c1bc <SPI_EndRxTransaction+0xf4>)
 800c138:	fba2 2303 	umull	r2, r3, r2, r3
 800c13c:	0d5b      	lsrs	r3, r3, #21
 800c13e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c142:	fb02 f303 	mul.w	r3, r2, r3
 800c146:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c148:	697b      	ldr	r3, [r7, #20]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d00a      	beq.n	800c164 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800c14e:	697b      	ldr	r3, [r7, #20]
 800c150:	3b01      	subs	r3, #1
 800c152:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	689b      	ldr	r3, [r3, #8]
 800c15a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c15e:	2b80      	cmp	r3, #128	@ 0x80
 800c160:	d0f2      	beq.n	800c148 <SPI_EndRxTransaction+0x80>
 800c162:	e000      	b.n	800c166 <SPI_EndRxTransaction+0x9e>
        break;
 800c164:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	685b      	ldr	r3, [r3, #4]
 800c16a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c16e:	d11d      	bne.n	800c1ac <SPI_EndRxTransaction+0xe4>
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	689b      	ldr	r3, [r3, #8]
 800c174:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c178:	d004      	beq.n	800c184 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	689b      	ldr	r3, [r3, #8]
 800c17e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c182:	d113      	bne.n	800c1ac <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	9300      	str	r3, [sp, #0]
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	2200      	movs	r2, #0
 800c18c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c190:	68f8      	ldr	r0, [r7, #12]
 800c192:	f7ff ff03 	bl	800bf9c <SPI_WaitFifoStateUntilTimeout>
 800c196:	4603      	mov	r3, r0
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d007      	beq.n	800c1ac <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c1a0:	f043 0220 	orr.w	r2, r3, #32
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800c1a8:	2303      	movs	r3, #3
 800c1aa:	e000      	b.n	800c1ae <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800c1ac:	2300      	movs	r3, #0
}
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	3718      	adds	r7, #24
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	bd80      	pop	{r7, pc}
 800c1b6:	bf00      	nop
 800c1b8:	20000004 	.word	0x20000004
 800c1bc:	165e9f81 	.word	0x165e9f81

0800c1c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b088      	sub	sp, #32
 800c1c4:	af02      	add	r7, sp, #8
 800c1c6:	60f8      	str	r0, [r7, #12]
 800c1c8:	60b9      	str	r1, [r7, #8]
 800c1ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	9300      	str	r3, [sp, #0]
 800c1d0:	68bb      	ldr	r3, [r7, #8]
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800c1d8:	68f8      	ldr	r0, [r7, #12]
 800c1da:	f7ff fedf 	bl	800bf9c <SPI_WaitFifoStateUntilTimeout>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d007      	beq.n	800c1f4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c1e8:	f043 0220 	orr.w	r2, r3, #32
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c1f0:	2303      	movs	r3, #3
 800c1f2:	e046      	b.n	800c282 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c1f4:	4b25      	ldr	r3, [pc, #148]	@ (800c28c <SPI_EndRxTxTransaction+0xcc>)
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	4a25      	ldr	r2, [pc, #148]	@ (800c290 <SPI_EndRxTxTransaction+0xd0>)
 800c1fa:	fba2 2303 	umull	r2, r3, r2, r3
 800c1fe:	0d5b      	lsrs	r3, r3, #21
 800c200:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c204:	fb02 f303 	mul.w	r3, r2, r3
 800c208:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	685b      	ldr	r3, [r3, #4]
 800c20e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c212:	d112      	bne.n	800c23a <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	9300      	str	r3, [sp, #0]
 800c218:	68bb      	ldr	r3, [r7, #8]
 800c21a:	2200      	movs	r2, #0
 800c21c:	2180      	movs	r1, #128	@ 0x80
 800c21e:	68f8      	ldr	r0, [r7, #12]
 800c220:	f7ff fe34 	bl	800be8c <SPI_WaitFlagStateUntilTimeout>
 800c224:	4603      	mov	r3, r0
 800c226:	2b00      	cmp	r3, #0
 800c228:	d016      	beq.n	800c258 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c22e:	f043 0220 	orr.w	r2, r3, #32
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800c236:	2303      	movs	r3, #3
 800c238:	e023      	b.n	800c282 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c23a:	697b      	ldr	r3, [r7, #20]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d00a      	beq.n	800c256 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800c240:	697b      	ldr	r3, [r7, #20]
 800c242:	3b01      	subs	r3, #1
 800c244:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	689b      	ldr	r3, [r3, #8]
 800c24c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c250:	2b80      	cmp	r3, #128	@ 0x80
 800c252:	d0f2      	beq.n	800c23a <SPI_EndRxTxTransaction+0x7a>
 800c254:	e000      	b.n	800c258 <SPI_EndRxTxTransaction+0x98>
        break;
 800c256:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	9300      	str	r3, [sp, #0]
 800c25c:	68bb      	ldr	r3, [r7, #8]
 800c25e:	2200      	movs	r2, #0
 800c260:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c264:	68f8      	ldr	r0, [r7, #12]
 800c266:	f7ff fe99 	bl	800bf9c <SPI_WaitFifoStateUntilTimeout>
 800c26a:	4603      	mov	r3, r0
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d007      	beq.n	800c280 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c274:	f043 0220 	orr.w	r2, r3, #32
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c27c:	2303      	movs	r3, #3
 800c27e:	e000      	b.n	800c282 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800c280:	2300      	movs	r3, #0
}
 800c282:	4618      	mov	r0, r3
 800c284:	3718      	adds	r7, #24
 800c286:	46bd      	mov	sp, r7
 800c288:	bd80      	pop	{r7, pc}
 800c28a:	bf00      	nop
 800c28c:	20000004 	.word	0x20000004
 800c290:	165e9f81 	.word	0x165e9f81

0800c294 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 800c294:	b580      	push	{r7, lr}
 800c296:	b086      	sub	sp, #24
 800c298:	af02      	add	r7, sp, #8
 800c29a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	681a      	ldr	r2, [r3, #0]
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c2aa:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800c2ac:	4b27      	ldr	r3, [pc, #156]	@ (800c34c <SPI_AbortRx_ISR+0xb8>)
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	4a27      	ldr	r2, [pc, #156]	@ (800c350 <SPI_AbortRx_ISR+0xbc>)
 800c2b2:	fba2 2303 	umull	r2, r3, r2, r3
 800c2b6:	0a5b      	lsrs	r3, r3, #9
 800c2b8:	2264      	movs	r2, #100	@ 0x64
 800c2ba:	fb02 f303 	mul.w	r3, r2, r3
 800c2be:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	685a      	ldr	r2, [r3, #4]
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c2ce:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d106      	bne.n	800c2e4 <SPI_AbortRx_ISR+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c2da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 800c2e2:	e009      	b.n	800c2f8 <SPI_AbortRx_ISR+0x64>
    }
    count--;
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	3b01      	subs	r3, #1
 800c2e8:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	685b      	ldr	r3, [r3, #4]
 800c2f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2f4:	2b40      	cmp	r3, #64	@ 0x40
 800c2f6:	d0eb      	beq.n	800c2d0 <SPI_AbortRx_ISR+0x3c>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800c2f8:	f7f8 f8c2 	bl	8004480 <HAL_GetTick>
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	9300      	str	r3, [sp, #0]
 800c300:	2364      	movs	r3, #100	@ 0x64
 800c302:	2200      	movs	r2, #0
 800c304:	2180      	movs	r1, #128	@ 0x80
 800c306:	6878      	ldr	r0, [r7, #4]
 800c308:	f7ff fdc0 	bl	800be8c <SPI_WaitFlagStateUntilTimeout>
 800c30c:	4603      	mov	r3, r0
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d002      	beq.n	800c318 <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	2240      	movs	r2, #64	@ 0x40
 800c316:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800c318:	f7f8 f8b2 	bl	8004480 <HAL_GetTick>
 800c31c:	4603      	mov	r3, r0
 800c31e:	9300      	str	r3, [sp, #0]
 800c320:	2364      	movs	r3, #100	@ 0x64
 800c322:	2200      	movs	r2, #0
 800c324:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c328:	6878      	ldr	r0, [r7, #4]
 800c32a:	f7ff fe37 	bl	800bf9c <SPI_WaitFifoStateUntilTimeout>
 800c32e:	4603      	mov	r3, r0
 800c330:	2b00      	cmp	r3, #0
 800c332:	d002      	beq.n	800c33a <SPI_AbortRx_ISR+0xa6>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2240      	movs	r2, #64	@ 0x40
 800c338:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	2207      	movs	r2, #7
 800c33e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 800c342:	bf00      	nop
 800c344:	3710      	adds	r7, #16
 800c346:	46bd      	mov	sp, r7
 800c348:	bd80      	pop	{r7, pc}
 800c34a:	bf00      	nop
 800c34c:	20000004 	.word	0x20000004
 800c350:	057619f1 	.word	0x057619f1

0800c354 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 800c354:	b580      	push	{r7, lr}
 800c356:	b086      	sub	sp, #24
 800c358:	af02      	add	r7, sp, #8
 800c35a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800c35c:	4b4c      	ldr	r3, [pc, #304]	@ (800c490 <SPI_AbortTx_ISR+0x13c>)
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	4a4c      	ldr	r2, [pc, #304]	@ (800c494 <SPI_AbortTx_ISR+0x140>)
 800c362:	fba2 2303 	umull	r2, r3, r2, r3
 800c366:	0a5b      	lsrs	r3, r3, #9
 800c368:	2264      	movs	r2, #100	@ 0x64
 800c36a:	fb02 f303 	mul.w	r3, r2, r3
 800c36e:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	685a      	ldr	r2, [r3, #4]
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c37e:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d106      	bne.n	800c394 <SPI_AbortTx_ISR+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c38a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 800c392:	e009      	b.n	800c3a8 <SPI_AbortTx_ISR+0x54>
    }
    count--;
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	3b01      	subs	r3, #1
 800c398:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	685b      	ldr	r3, [r3, #4]
 800c3a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c3a4:	2b80      	cmp	r3, #128	@ 0x80
 800c3a6:	d0eb      	beq.n	800c380 <SPI_AbortTx_ISR+0x2c>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800c3a8:	f7f8 f86a 	bl	8004480 <HAL_GetTick>
 800c3ac:	4603      	mov	r3, r0
 800c3ae:	461a      	mov	r2, r3
 800c3b0:	2164      	movs	r1, #100	@ 0x64
 800c3b2:	6878      	ldr	r0, [r7, #4]
 800c3b4:	f7ff ff04 	bl	800c1c0 <SPI_EndRxTxTransaction>
 800c3b8:	4603      	mov	r3, r0
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d002      	beq.n	800c3c4 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	2240      	movs	r2, #64	@ 0x40
 800c3c2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	681a      	ldr	r2, [r3, #0]
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c3d2:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800c3d4:	f7f8 f854 	bl	8004480 <HAL_GetTick>
 800c3d8:	4603      	mov	r3, r0
 800c3da:	9300      	str	r3, [sp, #0]
 800c3dc:	2364      	movs	r3, #100	@ 0x64
 800c3de:	2200      	movs	r2, #0
 800c3e0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c3e4:	6878      	ldr	r0, [r7, #4]
 800c3e6:	f7ff fdd9 	bl	800bf9c <SPI_WaitFifoStateUntilTimeout>
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d002      	beq.n	800c3f6 <SPI_AbortTx_ISR+0xa2>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	2240      	movs	r2, #64	@ 0x40
 800c3f4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	685b      	ldr	r3, [r3, #4]
 800c3fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c400:	2b40      	cmp	r3, #64	@ 0x40
 800c402:	d13c      	bne.n	800c47e <SPI_AbortTx_ISR+0x12a>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	685a      	ldr	r2, [r3, #4]
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c412:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d106      	bne.n	800c428 <SPI_AbortTx_ISR+0xd4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c41e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800c426:	e009      	b.n	800c43c <SPI_AbortTx_ISR+0xe8>
      }
      count--;
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	3b01      	subs	r3, #1
 800c42c:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	685b      	ldr	r3, [r3, #4]
 800c434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c438:	2b40      	cmp	r3, #64	@ 0x40
 800c43a:	d0eb      	beq.n	800c414 <SPI_AbortTx_ISR+0xc0>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800c43c:	f7f8 f820 	bl	8004480 <HAL_GetTick>
 800c440:	4603      	mov	r3, r0
 800c442:	9300      	str	r3, [sp, #0]
 800c444:	2364      	movs	r3, #100	@ 0x64
 800c446:	2200      	movs	r2, #0
 800c448:	2180      	movs	r1, #128	@ 0x80
 800c44a:	6878      	ldr	r0, [r7, #4]
 800c44c:	f7ff fd1e 	bl	800be8c <SPI_WaitFlagStateUntilTimeout>
 800c450:	4603      	mov	r3, r0
 800c452:	2b00      	cmp	r3, #0
 800c454:	d002      	beq.n	800c45c <SPI_AbortTx_ISR+0x108>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	2240      	movs	r2, #64	@ 0x40
 800c45a:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800c45c:	f7f8 f810 	bl	8004480 <HAL_GetTick>
 800c460:	4603      	mov	r3, r0
 800c462:	9300      	str	r3, [sp, #0]
 800c464:	2364      	movs	r3, #100	@ 0x64
 800c466:	2200      	movs	r2, #0
 800c468:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c46c:	6878      	ldr	r0, [r7, #4]
 800c46e:	f7ff fd95 	bl	800bf9c <SPI_WaitFifoStateUntilTimeout>
 800c472:	4603      	mov	r3, r0
 800c474:	2b00      	cmp	r3, #0
 800c476:	d002      	beq.n	800c47e <SPI_AbortTx_ISR+0x12a>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	2240      	movs	r2, #64	@ 0x40
 800c47c:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2207      	movs	r2, #7
 800c482:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 800c486:	bf00      	nop
 800c488:	3710      	adds	r7, #16
 800c48a:	46bd      	mov	sp, r7
 800c48c:	bd80      	pop	{r7, pc}
 800c48e:	bf00      	nop
 800c490:	20000004 	.word	0x20000004
 800c494:	057619f1 	.word	0x057619f1

0800c498 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b082      	sub	sp, #8
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d101      	bne.n	800c4aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c4a6:	2301      	movs	r3, #1
 800c4a8:	e040      	b.n	800c52c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d106      	bne.n	800c4c0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	2200      	movs	r2, #0
 800c4b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c4ba:	6878      	ldr	r0, [r7, #4]
 800c4bc:	f7f7 fee4 	bl	8004288 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	2224      	movs	r2, #36	@ 0x24
 800c4c4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	681a      	ldr	r2, [r3, #0]
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	f022 0201 	bic.w	r2, r2, #1
 800c4d4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d002      	beq.n	800c4e4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800c4de:	6878      	ldr	r0, [r7, #4]
 800c4e0:	f000 fb16 	bl	800cb10 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c4e4:	6878      	ldr	r0, [r7, #4]
 800c4e6:	f000 f8af 	bl	800c648 <UART_SetConfig>
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	2b01      	cmp	r3, #1
 800c4ee:	d101      	bne.n	800c4f4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800c4f0:	2301      	movs	r3, #1
 800c4f2:	e01b      	b.n	800c52c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	685a      	ldr	r2, [r3, #4]
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c502:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	689a      	ldr	r2, [r3, #8]
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c512:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	681a      	ldr	r2, [r3, #0]
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	f042 0201 	orr.w	r2, r2, #1
 800c522:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c524:	6878      	ldr	r0, [r7, #4]
 800c526:	f000 fb95 	bl	800cc54 <UART_CheckIdleState>
 800c52a:	4603      	mov	r3, r0
}
 800c52c:	4618      	mov	r0, r3
 800c52e:	3708      	adds	r7, #8
 800c530:	46bd      	mov	sp, r7
 800c532:	bd80      	pop	{r7, pc}

0800c534 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c534:	b580      	push	{r7, lr}
 800c536:	b08a      	sub	sp, #40	@ 0x28
 800c538:	af02      	add	r7, sp, #8
 800c53a:	60f8      	str	r0, [r7, #12]
 800c53c:	60b9      	str	r1, [r7, #8]
 800c53e:	603b      	str	r3, [r7, #0]
 800c540:	4613      	mov	r3, r2
 800c542:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c548:	2b20      	cmp	r3, #32
 800c54a:	d177      	bne.n	800c63c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800c54c:	68bb      	ldr	r3, [r7, #8]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d002      	beq.n	800c558 <HAL_UART_Transmit+0x24>
 800c552:	88fb      	ldrh	r3, [r7, #6]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d101      	bne.n	800c55c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800c558:	2301      	movs	r3, #1
 800c55a:	e070      	b.n	800c63e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	2200      	movs	r2, #0
 800c560:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	2221      	movs	r2, #33	@ 0x21
 800c568:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c56a:	f7f7 ff89 	bl	8004480 <HAL_GetTick>
 800c56e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	88fa      	ldrh	r2, [r7, #6]
 800c574:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	88fa      	ldrh	r2, [r7, #6]
 800c57c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	689b      	ldr	r3, [r3, #8]
 800c584:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c588:	d108      	bne.n	800c59c <HAL_UART_Transmit+0x68>
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	691b      	ldr	r3, [r3, #16]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d104      	bne.n	800c59c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800c592:	2300      	movs	r3, #0
 800c594:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	61bb      	str	r3, [r7, #24]
 800c59a:	e003      	b.n	800c5a4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800c59c:	68bb      	ldr	r3, [r7, #8]
 800c59e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c5a0:	2300      	movs	r3, #0
 800c5a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c5a4:	e02f      	b.n	800c606 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c5a6:	683b      	ldr	r3, [r7, #0]
 800c5a8:	9300      	str	r3, [sp, #0]
 800c5aa:	697b      	ldr	r3, [r7, #20]
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	2180      	movs	r1, #128	@ 0x80
 800c5b0:	68f8      	ldr	r0, [r7, #12]
 800c5b2:	f000 fba6 	bl	800cd02 <UART_WaitOnFlagUntilTimeout>
 800c5b6:	4603      	mov	r3, r0
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d004      	beq.n	800c5c6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	2220      	movs	r2, #32
 800c5c0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800c5c2:	2303      	movs	r3, #3
 800c5c4:	e03b      	b.n	800c63e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800c5c6:	69fb      	ldr	r3, [r7, #28]
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d10b      	bne.n	800c5e4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c5cc:	69bb      	ldr	r3, [r7, #24]
 800c5ce:	881b      	ldrh	r3, [r3, #0]
 800c5d0:	461a      	mov	r2, r3
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c5da:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c5dc:	69bb      	ldr	r3, [r7, #24]
 800c5de:	3302      	adds	r3, #2
 800c5e0:	61bb      	str	r3, [r7, #24]
 800c5e2:	e007      	b.n	800c5f4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c5e4:	69fb      	ldr	r3, [r7, #28]
 800c5e6:	781a      	ldrb	r2, [r3, #0]
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c5ee:	69fb      	ldr	r3, [r7, #28]
 800c5f0:	3301      	adds	r3, #1
 800c5f2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800c5fa:	b29b      	uxth	r3, r3
 800c5fc:	3b01      	subs	r3, #1
 800c5fe:	b29a      	uxth	r2, r3
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800c60c:	b29b      	uxth	r3, r3
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d1c9      	bne.n	800c5a6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c612:	683b      	ldr	r3, [r7, #0]
 800c614:	9300      	str	r3, [sp, #0]
 800c616:	697b      	ldr	r3, [r7, #20]
 800c618:	2200      	movs	r2, #0
 800c61a:	2140      	movs	r1, #64	@ 0x40
 800c61c:	68f8      	ldr	r0, [r7, #12]
 800c61e:	f000 fb70 	bl	800cd02 <UART_WaitOnFlagUntilTimeout>
 800c622:	4603      	mov	r3, r0
 800c624:	2b00      	cmp	r3, #0
 800c626:	d004      	beq.n	800c632 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	2220      	movs	r2, #32
 800c62c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800c62e:	2303      	movs	r3, #3
 800c630:	e005      	b.n	800c63e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	2220      	movs	r2, #32
 800c636:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800c638:	2300      	movs	r3, #0
 800c63a:	e000      	b.n	800c63e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800c63c:	2302      	movs	r3, #2
  }
}
 800c63e:	4618      	mov	r0, r3
 800c640:	3720      	adds	r7, #32
 800c642:	46bd      	mov	sp, r7
 800c644:	bd80      	pop	{r7, pc}
	...

0800c648 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b088      	sub	sp, #32
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c650:	2300      	movs	r3, #0
 800c652:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	689a      	ldr	r2, [r3, #8]
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	691b      	ldr	r3, [r3, #16]
 800c65c:	431a      	orrs	r2, r3
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	695b      	ldr	r3, [r3, #20]
 800c662:	431a      	orrs	r2, r3
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	69db      	ldr	r3, [r3, #28]
 800c668:	4313      	orrs	r3, r2
 800c66a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	681a      	ldr	r2, [r3, #0]
 800c672:	4ba6      	ldr	r3, [pc, #664]	@ (800c90c <UART_SetConfig+0x2c4>)
 800c674:	4013      	ands	r3, r2
 800c676:	687a      	ldr	r2, [r7, #4]
 800c678:	6812      	ldr	r2, [r2, #0]
 800c67a:	6979      	ldr	r1, [r7, #20]
 800c67c:	430b      	orrs	r3, r1
 800c67e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	685b      	ldr	r3, [r3, #4]
 800c686:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	68da      	ldr	r2, [r3, #12]
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	430a      	orrs	r2, r1
 800c694:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	699b      	ldr	r3, [r3, #24]
 800c69a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	6a1b      	ldr	r3, [r3, #32]
 800c6a0:	697a      	ldr	r2, [r7, #20]
 800c6a2:	4313      	orrs	r3, r2
 800c6a4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	689b      	ldr	r3, [r3, #8]
 800c6ac:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	697a      	ldr	r2, [r7, #20]
 800c6b6:	430a      	orrs	r2, r1
 800c6b8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	4a94      	ldr	r2, [pc, #592]	@ (800c910 <UART_SetConfig+0x2c8>)
 800c6c0:	4293      	cmp	r3, r2
 800c6c2:	d120      	bne.n	800c706 <UART_SetConfig+0xbe>
 800c6c4:	4b93      	ldr	r3, [pc, #588]	@ (800c914 <UART_SetConfig+0x2cc>)
 800c6c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6ca:	f003 0303 	and.w	r3, r3, #3
 800c6ce:	2b03      	cmp	r3, #3
 800c6d0:	d816      	bhi.n	800c700 <UART_SetConfig+0xb8>
 800c6d2:	a201      	add	r2, pc, #4	@ (adr r2, 800c6d8 <UART_SetConfig+0x90>)
 800c6d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6d8:	0800c6e9 	.word	0x0800c6e9
 800c6dc:	0800c6f5 	.word	0x0800c6f5
 800c6e0:	0800c6ef 	.word	0x0800c6ef
 800c6e4:	0800c6fb 	.word	0x0800c6fb
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	77fb      	strb	r3, [r7, #31]
 800c6ec:	e150      	b.n	800c990 <UART_SetConfig+0x348>
 800c6ee:	2302      	movs	r3, #2
 800c6f0:	77fb      	strb	r3, [r7, #31]
 800c6f2:	e14d      	b.n	800c990 <UART_SetConfig+0x348>
 800c6f4:	2304      	movs	r3, #4
 800c6f6:	77fb      	strb	r3, [r7, #31]
 800c6f8:	e14a      	b.n	800c990 <UART_SetConfig+0x348>
 800c6fa:	2308      	movs	r3, #8
 800c6fc:	77fb      	strb	r3, [r7, #31]
 800c6fe:	e147      	b.n	800c990 <UART_SetConfig+0x348>
 800c700:	2310      	movs	r3, #16
 800c702:	77fb      	strb	r3, [r7, #31]
 800c704:	e144      	b.n	800c990 <UART_SetConfig+0x348>
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	4a83      	ldr	r2, [pc, #524]	@ (800c918 <UART_SetConfig+0x2d0>)
 800c70c:	4293      	cmp	r3, r2
 800c70e:	d132      	bne.n	800c776 <UART_SetConfig+0x12e>
 800c710:	4b80      	ldr	r3, [pc, #512]	@ (800c914 <UART_SetConfig+0x2cc>)
 800c712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c716:	f003 030c 	and.w	r3, r3, #12
 800c71a:	2b0c      	cmp	r3, #12
 800c71c:	d828      	bhi.n	800c770 <UART_SetConfig+0x128>
 800c71e:	a201      	add	r2, pc, #4	@ (adr r2, 800c724 <UART_SetConfig+0xdc>)
 800c720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c724:	0800c759 	.word	0x0800c759
 800c728:	0800c771 	.word	0x0800c771
 800c72c:	0800c771 	.word	0x0800c771
 800c730:	0800c771 	.word	0x0800c771
 800c734:	0800c765 	.word	0x0800c765
 800c738:	0800c771 	.word	0x0800c771
 800c73c:	0800c771 	.word	0x0800c771
 800c740:	0800c771 	.word	0x0800c771
 800c744:	0800c75f 	.word	0x0800c75f
 800c748:	0800c771 	.word	0x0800c771
 800c74c:	0800c771 	.word	0x0800c771
 800c750:	0800c771 	.word	0x0800c771
 800c754:	0800c76b 	.word	0x0800c76b
 800c758:	2300      	movs	r3, #0
 800c75a:	77fb      	strb	r3, [r7, #31]
 800c75c:	e118      	b.n	800c990 <UART_SetConfig+0x348>
 800c75e:	2302      	movs	r3, #2
 800c760:	77fb      	strb	r3, [r7, #31]
 800c762:	e115      	b.n	800c990 <UART_SetConfig+0x348>
 800c764:	2304      	movs	r3, #4
 800c766:	77fb      	strb	r3, [r7, #31]
 800c768:	e112      	b.n	800c990 <UART_SetConfig+0x348>
 800c76a:	2308      	movs	r3, #8
 800c76c:	77fb      	strb	r3, [r7, #31]
 800c76e:	e10f      	b.n	800c990 <UART_SetConfig+0x348>
 800c770:	2310      	movs	r3, #16
 800c772:	77fb      	strb	r3, [r7, #31]
 800c774:	e10c      	b.n	800c990 <UART_SetConfig+0x348>
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	4a68      	ldr	r2, [pc, #416]	@ (800c91c <UART_SetConfig+0x2d4>)
 800c77c:	4293      	cmp	r3, r2
 800c77e:	d120      	bne.n	800c7c2 <UART_SetConfig+0x17a>
 800c780:	4b64      	ldr	r3, [pc, #400]	@ (800c914 <UART_SetConfig+0x2cc>)
 800c782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c786:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c78a:	2b30      	cmp	r3, #48	@ 0x30
 800c78c:	d013      	beq.n	800c7b6 <UART_SetConfig+0x16e>
 800c78e:	2b30      	cmp	r3, #48	@ 0x30
 800c790:	d814      	bhi.n	800c7bc <UART_SetConfig+0x174>
 800c792:	2b20      	cmp	r3, #32
 800c794:	d009      	beq.n	800c7aa <UART_SetConfig+0x162>
 800c796:	2b20      	cmp	r3, #32
 800c798:	d810      	bhi.n	800c7bc <UART_SetConfig+0x174>
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d002      	beq.n	800c7a4 <UART_SetConfig+0x15c>
 800c79e:	2b10      	cmp	r3, #16
 800c7a0:	d006      	beq.n	800c7b0 <UART_SetConfig+0x168>
 800c7a2:	e00b      	b.n	800c7bc <UART_SetConfig+0x174>
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	77fb      	strb	r3, [r7, #31]
 800c7a8:	e0f2      	b.n	800c990 <UART_SetConfig+0x348>
 800c7aa:	2302      	movs	r3, #2
 800c7ac:	77fb      	strb	r3, [r7, #31]
 800c7ae:	e0ef      	b.n	800c990 <UART_SetConfig+0x348>
 800c7b0:	2304      	movs	r3, #4
 800c7b2:	77fb      	strb	r3, [r7, #31]
 800c7b4:	e0ec      	b.n	800c990 <UART_SetConfig+0x348>
 800c7b6:	2308      	movs	r3, #8
 800c7b8:	77fb      	strb	r3, [r7, #31]
 800c7ba:	e0e9      	b.n	800c990 <UART_SetConfig+0x348>
 800c7bc:	2310      	movs	r3, #16
 800c7be:	77fb      	strb	r3, [r7, #31]
 800c7c0:	e0e6      	b.n	800c990 <UART_SetConfig+0x348>
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	4a56      	ldr	r2, [pc, #344]	@ (800c920 <UART_SetConfig+0x2d8>)
 800c7c8:	4293      	cmp	r3, r2
 800c7ca:	d120      	bne.n	800c80e <UART_SetConfig+0x1c6>
 800c7cc:	4b51      	ldr	r3, [pc, #324]	@ (800c914 <UART_SetConfig+0x2cc>)
 800c7ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7d2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c7d6:	2bc0      	cmp	r3, #192	@ 0xc0
 800c7d8:	d013      	beq.n	800c802 <UART_SetConfig+0x1ba>
 800c7da:	2bc0      	cmp	r3, #192	@ 0xc0
 800c7dc:	d814      	bhi.n	800c808 <UART_SetConfig+0x1c0>
 800c7de:	2b80      	cmp	r3, #128	@ 0x80
 800c7e0:	d009      	beq.n	800c7f6 <UART_SetConfig+0x1ae>
 800c7e2:	2b80      	cmp	r3, #128	@ 0x80
 800c7e4:	d810      	bhi.n	800c808 <UART_SetConfig+0x1c0>
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d002      	beq.n	800c7f0 <UART_SetConfig+0x1a8>
 800c7ea:	2b40      	cmp	r3, #64	@ 0x40
 800c7ec:	d006      	beq.n	800c7fc <UART_SetConfig+0x1b4>
 800c7ee:	e00b      	b.n	800c808 <UART_SetConfig+0x1c0>
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	77fb      	strb	r3, [r7, #31]
 800c7f4:	e0cc      	b.n	800c990 <UART_SetConfig+0x348>
 800c7f6:	2302      	movs	r3, #2
 800c7f8:	77fb      	strb	r3, [r7, #31]
 800c7fa:	e0c9      	b.n	800c990 <UART_SetConfig+0x348>
 800c7fc:	2304      	movs	r3, #4
 800c7fe:	77fb      	strb	r3, [r7, #31]
 800c800:	e0c6      	b.n	800c990 <UART_SetConfig+0x348>
 800c802:	2308      	movs	r3, #8
 800c804:	77fb      	strb	r3, [r7, #31]
 800c806:	e0c3      	b.n	800c990 <UART_SetConfig+0x348>
 800c808:	2310      	movs	r3, #16
 800c80a:	77fb      	strb	r3, [r7, #31]
 800c80c:	e0c0      	b.n	800c990 <UART_SetConfig+0x348>
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	4a44      	ldr	r2, [pc, #272]	@ (800c924 <UART_SetConfig+0x2dc>)
 800c814:	4293      	cmp	r3, r2
 800c816:	d125      	bne.n	800c864 <UART_SetConfig+0x21c>
 800c818:	4b3e      	ldr	r3, [pc, #248]	@ (800c914 <UART_SetConfig+0x2cc>)
 800c81a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c81e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c822:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c826:	d017      	beq.n	800c858 <UART_SetConfig+0x210>
 800c828:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c82c:	d817      	bhi.n	800c85e <UART_SetConfig+0x216>
 800c82e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c832:	d00b      	beq.n	800c84c <UART_SetConfig+0x204>
 800c834:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c838:	d811      	bhi.n	800c85e <UART_SetConfig+0x216>
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d003      	beq.n	800c846 <UART_SetConfig+0x1fe>
 800c83e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c842:	d006      	beq.n	800c852 <UART_SetConfig+0x20a>
 800c844:	e00b      	b.n	800c85e <UART_SetConfig+0x216>
 800c846:	2300      	movs	r3, #0
 800c848:	77fb      	strb	r3, [r7, #31]
 800c84a:	e0a1      	b.n	800c990 <UART_SetConfig+0x348>
 800c84c:	2302      	movs	r3, #2
 800c84e:	77fb      	strb	r3, [r7, #31]
 800c850:	e09e      	b.n	800c990 <UART_SetConfig+0x348>
 800c852:	2304      	movs	r3, #4
 800c854:	77fb      	strb	r3, [r7, #31]
 800c856:	e09b      	b.n	800c990 <UART_SetConfig+0x348>
 800c858:	2308      	movs	r3, #8
 800c85a:	77fb      	strb	r3, [r7, #31]
 800c85c:	e098      	b.n	800c990 <UART_SetConfig+0x348>
 800c85e:	2310      	movs	r3, #16
 800c860:	77fb      	strb	r3, [r7, #31]
 800c862:	e095      	b.n	800c990 <UART_SetConfig+0x348>
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	4a2f      	ldr	r2, [pc, #188]	@ (800c928 <UART_SetConfig+0x2e0>)
 800c86a:	4293      	cmp	r3, r2
 800c86c:	d125      	bne.n	800c8ba <UART_SetConfig+0x272>
 800c86e:	4b29      	ldr	r3, [pc, #164]	@ (800c914 <UART_SetConfig+0x2cc>)
 800c870:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c874:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c878:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c87c:	d017      	beq.n	800c8ae <UART_SetConfig+0x266>
 800c87e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c882:	d817      	bhi.n	800c8b4 <UART_SetConfig+0x26c>
 800c884:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c888:	d00b      	beq.n	800c8a2 <UART_SetConfig+0x25a>
 800c88a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c88e:	d811      	bhi.n	800c8b4 <UART_SetConfig+0x26c>
 800c890:	2b00      	cmp	r3, #0
 800c892:	d003      	beq.n	800c89c <UART_SetConfig+0x254>
 800c894:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c898:	d006      	beq.n	800c8a8 <UART_SetConfig+0x260>
 800c89a:	e00b      	b.n	800c8b4 <UART_SetConfig+0x26c>
 800c89c:	2301      	movs	r3, #1
 800c89e:	77fb      	strb	r3, [r7, #31]
 800c8a0:	e076      	b.n	800c990 <UART_SetConfig+0x348>
 800c8a2:	2302      	movs	r3, #2
 800c8a4:	77fb      	strb	r3, [r7, #31]
 800c8a6:	e073      	b.n	800c990 <UART_SetConfig+0x348>
 800c8a8:	2304      	movs	r3, #4
 800c8aa:	77fb      	strb	r3, [r7, #31]
 800c8ac:	e070      	b.n	800c990 <UART_SetConfig+0x348>
 800c8ae:	2308      	movs	r3, #8
 800c8b0:	77fb      	strb	r3, [r7, #31]
 800c8b2:	e06d      	b.n	800c990 <UART_SetConfig+0x348>
 800c8b4:	2310      	movs	r3, #16
 800c8b6:	77fb      	strb	r3, [r7, #31]
 800c8b8:	e06a      	b.n	800c990 <UART_SetConfig+0x348>
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	4a1b      	ldr	r2, [pc, #108]	@ (800c92c <UART_SetConfig+0x2e4>)
 800c8c0:	4293      	cmp	r3, r2
 800c8c2:	d138      	bne.n	800c936 <UART_SetConfig+0x2ee>
 800c8c4:	4b13      	ldr	r3, [pc, #76]	@ (800c914 <UART_SetConfig+0x2cc>)
 800c8c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c8ca:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800c8ce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c8d2:	d017      	beq.n	800c904 <UART_SetConfig+0x2bc>
 800c8d4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c8d8:	d82a      	bhi.n	800c930 <UART_SetConfig+0x2e8>
 800c8da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c8de:	d00b      	beq.n	800c8f8 <UART_SetConfig+0x2b0>
 800c8e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c8e4:	d824      	bhi.n	800c930 <UART_SetConfig+0x2e8>
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d003      	beq.n	800c8f2 <UART_SetConfig+0x2aa>
 800c8ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c8ee:	d006      	beq.n	800c8fe <UART_SetConfig+0x2b6>
 800c8f0:	e01e      	b.n	800c930 <UART_SetConfig+0x2e8>
 800c8f2:	2300      	movs	r3, #0
 800c8f4:	77fb      	strb	r3, [r7, #31]
 800c8f6:	e04b      	b.n	800c990 <UART_SetConfig+0x348>
 800c8f8:	2302      	movs	r3, #2
 800c8fa:	77fb      	strb	r3, [r7, #31]
 800c8fc:	e048      	b.n	800c990 <UART_SetConfig+0x348>
 800c8fe:	2304      	movs	r3, #4
 800c900:	77fb      	strb	r3, [r7, #31]
 800c902:	e045      	b.n	800c990 <UART_SetConfig+0x348>
 800c904:	2308      	movs	r3, #8
 800c906:	77fb      	strb	r3, [r7, #31]
 800c908:	e042      	b.n	800c990 <UART_SetConfig+0x348>
 800c90a:	bf00      	nop
 800c90c:	efff69f3 	.word	0xefff69f3
 800c910:	40011000 	.word	0x40011000
 800c914:	40023800 	.word	0x40023800
 800c918:	40004400 	.word	0x40004400
 800c91c:	40004800 	.word	0x40004800
 800c920:	40004c00 	.word	0x40004c00
 800c924:	40005000 	.word	0x40005000
 800c928:	40011400 	.word	0x40011400
 800c92c:	40007800 	.word	0x40007800
 800c930:	2310      	movs	r3, #16
 800c932:	77fb      	strb	r3, [r7, #31]
 800c934:	e02c      	b.n	800c990 <UART_SetConfig+0x348>
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	4a72      	ldr	r2, [pc, #456]	@ (800cb04 <UART_SetConfig+0x4bc>)
 800c93c:	4293      	cmp	r3, r2
 800c93e:	d125      	bne.n	800c98c <UART_SetConfig+0x344>
 800c940:	4b71      	ldr	r3, [pc, #452]	@ (800cb08 <UART_SetConfig+0x4c0>)
 800c942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c946:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c94a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c94e:	d017      	beq.n	800c980 <UART_SetConfig+0x338>
 800c950:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c954:	d817      	bhi.n	800c986 <UART_SetConfig+0x33e>
 800c956:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c95a:	d00b      	beq.n	800c974 <UART_SetConfig+0x32c>
 800c95c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c960:	d811      	bhi.n	800c986 <UART_SetConfig+0x33e>
 800c962:	2b00      	cmp	r3, #0
 800c964:	d003      	beq.n	800c96e <UART_SetConfig+0x326>
 800c966:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c96a:	d006      	beq.n	800c97a <UART_SetConfig+0x332>
 800c96c:	e00b      	b.n	800c986 <UART_SetConfig+0x33e>
 800c96e:	2300      	movs	r3, #0
 800c970:	77fb      	strb	r3, [r7, #31]
 800c972:	e00d      	b.n	800c990 <UART_SetConfig+0x348>
 800c974:	2302      	movs	r3, #2
 800c976:	77fb      	strb	r3, [r7, #31]
 800c978:	e00a      	b.n	800c990 <UART_SetConfig+0x348>
 800c97a:	2304      	movs	r3, #4
 800c97c:	77fb      	strb	r3, [r7, #31]
 800c97e:	e007      	b.n	800c990 <UART_SetConfig+0x348>
 800c980:	2308      	movs	r3, #8
 800c982:	77fb      	strb	r3, [r7, #31]
 800c984:	e004      	b.n	800c990 <UART_SetConfig+0x348>
 800c986:	2310      	movs	r3, #16
 800c988:	77fb      	strb	r3, [r7, #31]
 800c98a:	e001      	b.n	800c990 <UART_SetConfig+0x348>
 800c98c:	2310      	movs	r3, #16
 800c98e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	69db      	ldr	r3, [r3, #28]
 800c994:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c998:	d15b      	bne.n	800ca52 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800c99a:	7ffb      	ldrb	r3, [r7, #31]
 800c99c:	2b08      	cmp	r3, #8
 800c99e:	d828      	bhi.n	800c9f2 <UART_SetConfig+0x3aa>
 800c9a0:	a201      	add	r2, pc, #4	@ (adr r2, 800c9a8 <UART_SetConfig+0x360>)
 800c9a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9a6:	bf00      	nop
 800c9a8:	0800c9cd 	.word	0x0800c9cd
 800c9ac:	0800c9d5 	.word	0x0800c9d5
 800c9b0:	0800c9dd 	.word	0x0800c9dd
 800c9b4:	0800c9f3 	.word	0x0800c9f3
 800c9b8:	0800c9e3 	.word	0x0800c9e3
 800c9bc:	0800c9f3 	.word	0x0800c9f3
 800c9c0:	0800c9f3 	.word	0x0800c9f3
 800c9c4:	0800c9f3 	.word	0x0800c9f3
 800c9c8:	0800c9eb 	.word	0x0800c9eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c9cc:	f7fb fdf4 	bl	80085b8 <HAL_RCC_GetPCLK1Freq>
 800c9d0:	61b8      	str	r0, [r7, #24]
        break;
 800c9d2:	e013      	b.n	800c9fc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c9d4:	f7fb fe04 	bl	80085e0 <HAL_RCC_GetPCLK2Freq>
 800c9d8:	61b8      	str	r0, [r7, #24]
        break;
 800c9da:	e00f      	b.n	800c9fc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c9dc:	4b4b      	ldr	r3, [pc, #300]	@ (800cb0c <UART_SetConfig+0x4c4>)
 800c9de:	61bb      	str	r3, [r7, #24]
        break;
 800c9e0:	e00c      	b.n	800c9fc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c9e2:	f7fb fd17 	bl	8008414 <HAL_RCC_GetSysClockFreq>
 800c9e6:	61b8      	str	r0, [r7, #24]
        break;
 800c9e8:	e008      	b.n	800c9fc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c9ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c9ee:	61bb      	str	r3, [r7, #24]
        break;
 800c9f0:	e004      	b.n	800c9fc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c9f6:	2301      	movs	r3, #1
 800c9f8:	77bb      	strb	r3, [r7, #30]
        break;
 800c9fa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c9fc:	69bb      	ldr	r3, [r7, #24]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d074      	beq.n	800caec <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ca02:	69bb      	ldr	r3, [r7, #24]
 800ca04:	005a      	lsls	r2, r3, #1
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	685b      	ldr	r3, [r3, #4]
 800ca0a:	085b      	lsrs	r3, r3, #1
 800ca0c:	441a      	add	r2, r3
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	685b      	ldr	r3, [r3, #4]
 800ca12:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca16:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ca18:	693b      	ldr	r3, [r7, #16]
 800ca1a:	2b0f      	cmp	r3, #15
 800ca1c:	d916      	bls.n	800ca4c <UART_SetConfig+0x404>
 800ca1e:	693b      	ldr	r3, [r7, #16]
 800ca20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ca24:	d212      	bcs.n	800ca4c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ca26:	693b      	ldr	r3, [r7, #16]
 800ca28:	b29b      	uxth	r3, r3
 800ca2a:	f023 030f 	bic.w	r3, r3, #15
 800ca2e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ca30:	693b      	ldr	r3, [r7, #16]
 800ca32:	085b      	lsrs	r3, r3, #1
 800ca34:	b29b      	uxth	r3, r3
 800ca36:	f003 0307 	and.w	r3, r3, #7
 800ca3a:	b29a      	uxth	r2, r3
 800ca3c:	89fb      	ldrh	r3, [r7, #14]
 800ca3e:	4313      	orrs	r3, r2
 800ca40:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	89fa      	ldrh	r2, [r7, #14]
 800ca48:	60da      	str	r2, [r3, #12]
 800ca4a:	e04f      	b.n	800caec <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800ca4c:	2301      	movs	r3, #1
 800ca4e:	77bb      	strb	r3, [r7, #30]
 800ca50:	e04c      	b.n	800caec <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ca52:	7ffb      	ldrb	r3, [r7, #31]
 800ca54:	2b08      	cmp	r3, #8
 800ca56:	d828      	bhi.n	800caaa <UART_SetConfig+0x462>
 800ca58:	a201      	add	r2, pc, #4	@ (adr r2, 800ca60 <UART_SetConfig+0x418>)
 800ca5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca5e:	bf00      	nop
 800ca60:	0800ca85 	.word	0x0800ca85
 800ca64:	0800ca8d 	.word	0x0800ca8d
 800ca68:	0800ca95 	.word	0x0800ca95
 800ca6c:	0800caab 	.word	0x0800caab
 800ca70:	0800ca9b 	.word	0x0800ca9b
 800ca74:	0800caab 	.word	0x0800caab
 800ca78:	0800caab 	.word	0x0800caab
 800ca7c:	0800caab 	.word	0x0800caab
 800ca80:	0800caa3 	.word	0x0800caa3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ca84:	f7fb fd98 	bl	80085b8 <HAL_RCC_GetPCLK1Freq>
 800ca88:	61b8      	str	r0, [r7, #24]
        break;
 800ca8a:	e013      	b.n	800cab4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ca8c:	f7fb fda8 	bl	80085e0 <HAL_RCC_GetPCLK2Freq>
 800ca90:	61b8      	str	r0, [r7, #24]
        break;
 800ca92:	e00f      	b.n	800cab4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ca94:	4b1d      	ldr	r3, [pc, #116]	@ (800cb0c <UART_SetConfig+0x4c4>)
 800ca96:	61bb      	str	r3, [r7, #24]
        break;
 800ca98:	e00c      	b.n	800cab4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ca9a:	f7fb fcbb 	bl	8008414 <HAL_RCC_GetSysClockFreq>
 800ca9e:	61b8      	str	r0, [r7, #24]
        break;
 800caa0:	e008      	b.n	800cab4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800caa2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800caa6:	61bb      	str	r3, [r7, #24]
        break;
 800caa8:	e004      	b.n	800cab4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800caaa:	2300      	movs	r3, #0
 800caac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800caae:	2301      	movs	r3, #1
 800cab0:	77bb      	strb	r3, [r7, #30]
        break;
 800cab2:	bf00      	nop
    }

    if (pclk != 0U)
 800cab4:	69bb      	ldr	r3, [r7, #24]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d018      	beq.n	800caec <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	685b      	ldr	r3, [r3, #4]
 800cabe:	085a      	lsrs	r2, r3, #1
 800cac0:	69bb      	ldr	r3, [r7, #24]
 800cac2:	441a      	add	r2, r3
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	685b      	ldr	r3, [r3, #4]
 800cac8:	fbb2 f3f3 	udiv	r3, r2, r3
 800cacc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cace:	693b      	ldr	r3, [r7, #16]
 800cad0:	2b0f      	cmp	r3, #15
 800cad2:	d909      	bls.n	800cae8 <UART_SetConfig+0x4a0>
 800cad4:	693b      	ldr	r3, [r7, #16]
 800cad6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cada:	d205      	bcs.n	800cae8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cadc:	693b      	ldr	r3, [r7, #16]
 800cade:	b29a      	uxth	r2, r3
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	60da      	str	r2, [r3, #12]
 800cae6:	e001      	b.n	800caec <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800cae8:	2301      	movs	r3, #1
 800caea:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	2200      	movs	r2, #0
 800caf0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	2200      	movs	r2, #0
 800caf6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800caf8:	7fbb      	ldrb	r3, [r7, #30]
}
 800cafa:	4618      	mov	r0, r3
 800cafc:	3720      	adds	r7, #32
 800cafe:	46bd      	mov	sp, r7
 800cb00:	bd80      	pop	{r7, pc}
 800cb02:	bf00      	nop
 800cb04:	40007c00 	.word	0x40007c00
 800cb08:	40023800 	.word	0x40023800
 800cb0c:	00f42400 	.word	0x00f42400

0800cb10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cb10:	b480      	push	{r7}
 800cb12:	b083      	sub	sp, #12
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb1c:	f003 0308 	and.w	r3, r3, #8
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d00a      	beq.n	800cb3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	685b      	ldr	r3, [r3, #4]
 800cb2a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	430a      	orrs	r2, r1
 800cb38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb3e:	f003 0301 	and.w	r3, r3, #1
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d00a      	beq.n	800cb5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	685b      	ldr	r3, [r3, #4]
 800cb4c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	430a      	orrs	r2, r1
 800cb5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb60:	f003 0302 	and.w	r3, r3, #2
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d00a      	beq.n	800cb7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	685b      	ldr	r3, [r3, #4]
 800cb6e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	430a      	orrs	r2, r1
 800cb7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb82:	f003 0304 	and.w	r3, r3, #4
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d00a      	beq.n	800cba0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	685b      	ldr	r3, [r3, #4]
 800cb90:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	430a      	orrs	r2, r1
 800cb9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cba4:	f003 0310 	and.w	r3, r3, #16
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d00a      	beq.n	800cbc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	689b      	ldr	r3, [r3, #8]
 800cbb2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	430a      	orrs	r2, r1
 800cbc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbc6:	f003 0320 	and.w	r3, r3, #32
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d00a      	beq.n	800cbe4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	689b      	ldr	r3, [r3, #8]
 800cbd4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	430a      	orrs	r2, r1
 800cbe2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbe8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d01a      	beq.n	800cc26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	685b      	ldr	r3, [r3, #4]
 800cbf6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	430a      	orrs	r2, r1
 800cc04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cc0e:	d10a      	bne.n	800cc26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	685b      	ldr	r3, [r3, #4]
 800cc16:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	430a      	orrs	r2, r1
 800cc24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d00a      	beq.n	800cc48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	685b      	ldr	r3, [r3, #4]
 800cc38:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	430a      	orrs	r2, r1
 800cc46:	605a      	str	r2, [r3, #4]
  }
}
 800cc48:	bf00      	nop
 800cc4a:	370c      	adds	r7, #12
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc52:	4770      	bx	lr

0800cc54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b08c      	sub	sp, #48	@ 0x30
 800cc58:	af02      	add	r7, sp, #8
 800cc5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	2200      	movs	r2, #0
 800cc60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cc64:	f7f7 fc0c 	bl	8004480 <HAL_GetTick>
 800cc68:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	f003 0308 	and.w	r3, r3, #8
 800cc74:	2b08      	cmp	r3, #8
 800cc76:	d12e      	bne.n	800ccd6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cc78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800cc7c:	9300      	str	r3, [sp, #0]
 800cc7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc80:	2200      	movs	r2, #0
 800cc82:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800cc86:	6878      	ldr	r0, [r7, #4]
 800cc88:	f000 f83b 	bl	800cd02 <UART_WaitOnFlagUntilTimeout>
 800cc8c:	4603      	mov	r3, r0
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d021      	beq.n	800ccd6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc98:	693b      	ldr	r3, [r7, #16]
 800cc9a:	e853 3f00 	ldrex	r3, [r3]
 800cc9e:	60fb      	str	r3, [r7, #12]
   return(result);
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cca6:	623b      	str	r3, [r7, #32]
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	461a      	mov	r2, r3
 800ccae:	6a3b      	ldr	r3, [r7, #32]
 800ccb0:	61fb      	str	r3, [r7, #28]
 800ccb2:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccb4:	69b9      	ldr	r1, [r7, #24]
 800ccb6:	69fa      	ldr	r2, [r7, #28]
 800ccb8:	e841 2300 	strex	r3, r2, [r1]
 800ccbc:	617b      	str	r3, [r7, #20]
   return(result);
 800ccbe:	697b      	ldr	r3, [r7, #20]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d1e6      	bne.n	800cc92 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	2220      	movs	r2, #32
 800ccc8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	2200      	movs	r2, #0
 800ccce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ccd2:	2303      	movs	r3, #3
 800ccd4:	e011      	b.n	800ccfa <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	2220      	movs	r2, #32
 800ccda:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	2220      	movs	r2, #32
 800cce0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	2200      	movs	r2, #0
 800cce8:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	2200      	movs	r2, #0
 800ccee:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	2200      	movs	r2, #0
 800ccf4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800ccf8:	2300      	movs	r3, #0
}
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	3728      	adds	r7, #40	@ 0x28
 800ccfe:	46bd      	mov	sp, r7
 800cd00:	bd80      	pop	{r7, pc}

0800cd02 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cd02:	b580      	push	{r7, lr}
 800cd04:	b084      	sub	sp, #16
 800cd06:	af00      	add	r7, sp, #0
 800cd08:	60f8      	str	r0, [r7, #12]
 800cd0a:	60b9      	str	r1, [r7, #8]
 800cd0c:	603b      	str	r3, [r7, #0]
 800cd0e:	4613      	mov	r3, r2
 800cd10:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cd12:	e04f      	b.n	800cdb4 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cd14:	69bb      	ldr	r3, [r7, #24]
 800cd16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd1a:	d04b      	beq.n	800cdb4 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cd1c:	f7f7 fbb0 	bl	8004480 <HAL_GetTick>
 800cd20:	4602      	mov	r2, r0
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	1ad3      	subs	r3, r2, r3
 800cd26:	69ba      	ldr	r2, [r7, #24]
 800cd28:	429a      	cmp	r2, r3
 800cd2a:	d302      	bcc.n	800cd32 <UART_WaitOnFlagUntilTimeout+0x30>
 800cd2c:	69bb      	ldr	r3, [r7, #24]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d101      	bne.n	800cd36 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800cd32:	2303      	movs	r3, #3
 800cd34:	e04e      	b.n	800cdd4 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	f003 0304 	and.w	r3, r3, #4
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d037      	beq.n	800cdb4 <UART_WaitOnFlagUntilTimeout+0xb2>
 800cd44:	68bb      	ldr	r3, [r7, #8]
 800cd46:	2b80      	cmp	r3, #128	@ 0x80
 800cd48:	d034      	beq.n	800cdb4 <UART_WaitOnFlagUntilTimeout+0xb2>
 800cd4a:	68bb      	ldr	r3, [r7, #8]
 800cd4c:	2b40      	cmp	r3, #64	@ 0x40
 800cd4e:	d031      	beq.n	800cdb4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	69db      	ldr	r3, [r3, #28]
 800cd56:	f003 0308 	and.w	r3, r3, #8
 800cd5a:	2b08      	cmp	r3, #8
 800cd5c:	d110      	bne.n	800cd80 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	2208      	movs	r2, #8
 800cd64:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cd66:	68f8      	ldr	r0, [r7, #12]
 800cd68:	f000 f838 	bl	800cddc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	2208      	movs	r2, #8
 800cd70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	2200      	movs	r2, #0
 800cd78:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800cd7c:	2301      	movs	r3, #1
 800cd7e:	e029      	b.n	800cdd4 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	69db      	ldr	r3, [r3, #28]
 800cd86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cd8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cd8e:	d111      	bne.n	800cdb4 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cd98:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cd9a:	68f8      	ldr	r0, [r7, #12]
 800cd9c:	f000 f81e 	bl	800cddc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	2220      	movs	r2, #32
 800cda4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	2200      	movs	r2, #0
 800cdac:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800cdb0:	2303      	movs	r3, #3
 800cdb2:	e00f      	b.n	800cdd4 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	69da      	ldr	r2, [r3, #28]
 800cdba:	68bb      	ldr	r3, [r7, #8]
 800cdbc:	4013      	ands	r3, r2
 800cdbe:	68ba      	ldr	r2, [r7, #8]
 800cdc0:	429a      	cmp	r2, r3
 800cdc2:	bf0c      	ite	eq
 800cdc4:	2301      	moveq	r3, #1
 800cdc6:	2300      	movne	r3, #0
 800cdc8:	b2db      	uxtb	r3, r3
 800cdca:	461a      	mov	r2, r3
 800cdcc:	79fb      	ldrb	r3, [r7, #7]
 800cdce:	429a      	cmp	r2, r3
 800cdd0:	d0a0      	beq.n	800cd14 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cdd2:	2300      	movs	r3, #0
}
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	3710      	adds	r7, #16
 800cdd8:	46bd      	mov	sp, r7
 800cdda:	bd80      	pop	{r7, pc}

0800cddc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cddc:	b480      	push	{r7}
 800cdde:	b095      	sub	sp, #84	@ 0x54
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdec:	e853 3f00 	ldrex	r3, [r3]
 800cdf0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cdf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdf4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cdf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	461a      	mov	r2, r3
 800ce00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce02:	643b      	str	r3, [r7, #64]	@ 0x40
 800ce04:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce06:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ce08:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ce0a:	e841 2300 	strex	r3, r2, [r1]
 800ce0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ce10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d1e6      	bne.n	800cde4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	3308      	adds	r3, #8
 800ce1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce1e:	6a3b      	ldr	r3, [r7, #32]
 800ce20:	e853 3f00 	ldrex	r3, [r3]
 800ce24:	61fb      	str	r3, [r7, #28]
   return(result);
 800ce26:	69fb      	ldr	r3, [r7, #28]
 800ce28:	f023 0301 	bic.w	r3, r3, #1
 800ce2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	3308      	adds	r3, #8
 800ce34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ce36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ce38:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ce3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ce3e:	e841 2300 	strex	r3, r2, [r1]
 800ce42:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ce44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d1e5      	bne.n	800ce16 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ce4e:	2b01      	cmp	r3, #1
 800ce50:	d118      	bne.n	800ce84 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	e853 3f00 	ldrex	r3, [r3]
 800ce5e:	60bb      	str	r3, [r7, #8]
   return(result);
 800ce60:	68bb      	ldr	r3, [r7, #8]
 800ce62:	f023 0310 	bic.w	r3, r3, #16
 800ce66:	647b      	str	r3, [r7, #68]	@ 0x44
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	461a      	mov	r2, r3
 800ce6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce70:	61bb      	str	r3, [r7, #24]
 800ce72:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce74:	6979      	ldr	r1, [r7, #20]
 800ce76:	69ba      	ldr	r2, [r7, #24]
 800ce78:	e841 2300 	strex	r3, r2, [r1]
 800ce7c:	613b      	str	r3, [r7, #16]
   return(result);
 800ce7e:	693b      	ldr	r3, [r7, #16]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d1e6      	bne.n	800ce52 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2220      	movs	r2, #32
 800ce88:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	2200      	movs	r2, #0
 800ce90:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	2200      	movs	r2, #0
 800ce96:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800ce98:	bf00      	nop
 800ce9a:	3754      	adds	r7, #84	@ 0x54
 800ce9c:	46bd      	mov	sp, r7
 800ce9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea2:	4770      	bx	lr

0800cea4 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800cea4:	b084      	sub	sp, #16
 800cea6:	b480      	push	{r7}
 800cea8:	b085      	sub	sp, #20
 800ceaa:	af00      	add	r7, sp, #0
 800ceac:	6078      	str	r0, [r7, #4]
 800ceae:	f107 001c 	add.w	r0, r7, #28
 800ceb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800ceba:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800cebc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800cebe:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800cec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800cec2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800cec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800cec6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800cec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800ceca:	431a      	orrs	r2, r3
             Init.ClockDiv
 800cecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800cece:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800ced0:	68fa      	ldr	r2, [r7, #12]
 800ced2:	4313      	orrs	r3, r2
 800ced4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	685a      	ldr	r2, [r3, #4]
 800ceda:	4b07      	ldr	r3, [pc, #28]	@ (800cef8 <SDMMC_Init+0x54>)
 800cedc:	4013      	ands	r3, r2
 800cede:	68fa      	ldr	r2, [r7, #12]
 800cee0:	431a      	orrs	r2, r3
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800cee6:	2300      	movs	r3, #0
}
 800cee8:	4618      	mov	r0, r3
 800ceea:	3714      	adds	r7, #20
 800ceec:	46bd      	mov	sp, r7
 800ceee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cef2:	b004      	add	sp, #16
 800cef4:	4770      	bx	lr
 800cef6:	bf00      	nop
 800cef8:	ffff8100 	.word	0xffff8100

0800cefc <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800cefc:	b480      	push	{r7}
 800cefe:	b083      	sub	sp, #12
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	370c      	adds	r7, #12
 800cf0e:	46bd      	mov	sp, r7
 800cf10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf14:	4770      	bx	lr

0800cf16 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 800cf16:	b480      	push	{r7}
 800cf18:	b083      	sub	sp, #12
 800cf1a:	af00      	add	r7, sp, #0
 800cf1c:	6078      	str	r0, [r7, #4]
 800cf1e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 800cf20:	683b      	ldr	r3, [r7, #0]
 800cf22:	681a      	ldr	r2, [r3, #0]
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800cf2a:	2300      	movs	r3, #0
}
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	370c      	adds	r7, #12
 800cf30:	46bd      	mov	sp, r7
 800cf32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf36:	4770      	bx	lr

0800cf38 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800cf38:	b480      	push	{r7}
 800cf3a:	b083      	sub	sp, #12
 800cf3c:	af00      	add	r7, sp, #0
 800cf3e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	2203      	movs	r2, #3
 800cf44:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800cf46:	2300      	movs	r3, #0
}
 800cf48:	4618      	mov	r0, r3
 800cf4a:	370c      	adds	r7, #12
 800cf4c:	46bd      	mov	sp, r7
 800cf4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf52:	4770      	bx	lr

0800cf54 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800cf54:	b480      	push	{r7}
 800cf56:	b083      	sub	sp, #12
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	f003 0303 	and.w	r3, r3, #3
}
 800cf64:	4618      	mov	r0, r3
 800cf66:	370c      	adds	r7, #12
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6e:	4770      	bx	lr

0800cf70 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800cf70:	b480      	push	{r7}
 800cf72:	b085      	sub	sp, #20
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
 800cf78:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800cf7e:	683b      	ldr	r3, [r7, #0]
 800cf80:	681a      	ldr	r2, [r3, #0]
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800cf86:	683b      	ldr	r3, [r7, #0]
 800cf88:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800cf8a:	683b      	ldr	r3, [r7, #0]
 800cf8c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800cf8e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800cf90:	683b      	ldr	r3, [r7, #0]
 800cf92:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800cf94:	431a      	orrs	r2, r3
                       Command->CPSM);
 800cf96:	683b      	ldr	r3, [r7, #0]
 800cf98:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800cf9a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800cf9c:	68fa      	ldr	r2, [r7, #12]
 800cf9e:	4313      	orrs	r3, r2
 800cfa0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	68da      	ldr	r2, [r3, #12]
 800cfa6:	4b06      	ldr	r3, [pc, #24]	@ (800cfc0 <SDMMC_SendCommand+0x50>)
 800cfa8:	4013      	ands	r3, r2
 800cfaa:	68fa      	ldr	r2, [r7, #12]
 800cfac:	431a      	orrs	r2, r3
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800cfb2:	2300      	movs	r3, #0
}
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	3714      	adds	r7, #20
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfbe:	4770      	bx	lr
 800cfc0:	fffff000 	.word	0xfffff000

0800cfc4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800cfc4:	b480      	push	{r7}
 800cfc6:	b083      	sub	sp, #12
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	691b      	ldr	r3, [r3, #16]
 800cfd0:	b2db      	uxtb	r3, r3
}
 800cfd2:	4618      	mov	r0, r3
 800cfd4:	370c      	adds	r7, #12
 800cfd6:	46bd      	mov	sp, r7
 800cfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfdc:	4770      	bx	lr

0800cfde <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800cfde:	b480      	push	{r7}
 800cfe0:	b085      	sub	sp, #20
 800cfe2:	af00      	add	r7, sp, #0
 800cfe4:	6078      	str	r0, [r7, #4]
 800cfe6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	3314      	adds	r3, #20
 800cfec:	461a      	mov	r2, r3
 800cfee:	683b      	ldr	r3, [r7, #0]
 800cff0:	4413      	add	r3, r2
 800cff2:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	681b      	ldr	r3, [r3, #0]
}  
 800cff8:	4618      	mov	r0, r3
 800cffa:	3714      	adds	r7, #20
 800cffc:	46bd      	mov	sp, r7
 800cffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d002:	4770      	bx	lr

0800d004 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800d004:	b480      	push	{r7}
 800d006:	b085      	sub	sp, #20
 800d008:	af00      	add	r7, sp, #0
 800d00a:	6078      	str	r0, [r7, #4]
 800d00c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d00e:	2300      	movs	r3, #0
 800d010:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800d012:	683b      	ldr	r3, [r7, #0]
 800d014:	681a      	ldr	r2, [r3, #0]
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800d01a:	683b      	ldr	r3, [r7, #0]
 800d01c:	685a      	ldr	r2, [r3, #4]
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d022:	683b      	ldr	r3, [r7, #0]
 800d024:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800d026:	683b      	ldr	r3, [r7, #0]
 800d028:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d02a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800d02c:	683b      	ldr	r3, [r7, #0]
 800d02e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800d030:	431a      	orrs	r2, r3
                       Data->DPSM);
 800d032:	683b      	ldr	r3, [r7, #0]
 800d034:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800d036:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d038:	68fa      	ldr	r2, [r7, #12]
 800d03a:	4313      	orrs	r3, r2
 800d03c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d042:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	431a      	orrs	r2, r3
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800d04e:	2300      	movs	r3, #0

}
 800d050:	4618      	mov	r0, r3
 800d052:	3714      	adds	r7, #20
 800d054:	46bd      	mov	sp, r7
 800d056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05a:	4770      	bx	lr

0800d05c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b088      	sub	sp, #32
 800d060:	af00      	add	r7, sp, #0
 800d062:	6078      	str	r0, [r7, #4]
 800d064:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800d06a:	2310      	movs	r3, #16
 800d06c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d06e:	2340      	movs	r3, #64	@ 0x40
 800d070:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d072:	2300      	movs	r3, #0
 800d074:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d076:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d07a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d07c:	f107 0308 	add.w	r3, r7, #8
 800d080:	4619      	mov	r1, r3
 800d082:	6878      	ldr	r0, [r7, #4]
 800d084:	f7ff ff74 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800d088:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d08c:	2110      	movs	r1, #16
 800d08e:	6878      	ldr	r0, [r7, #4]
 800d090:	f000 fa1a 	bl	800d4c8 <SDMMC_GetCmdResp1>
 800d094:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d096:	69fb      	ldr	r3, [r7, #28]
}
 800d098:	4618      	mov	r0, r3
 800d09a:	3720      	adds	r7, #32
 800d09c:	46bd      	mov	sp, r7
 800d09e:	bd80      	pop	{r7, pc}

0800d0a0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b088      	sub	sp, #32
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	6078      	str	r0, [r7, #4]
 800d0a8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d0aa:	683b      	ldr	r3, [r7, #0]
 800d0ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800d0ae:	2311      	movs	r3, #17
 800d0b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d0b2:	2340      	movs	r3, #64	@ 0x40
 800d0b4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d0b6:	2300      	movs	r3, #0
 800d0b8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d0ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d0be:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d0c0:	f107 0308 	add.w	r3, r7, #8
 800d0c4:	4619      	mov	r1, r3
 800d0c6:	6878      	ldr	r0, [r7, #4]
 800d0c8:	f7ff ff52 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800d0cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d0d0:	2111      	movs	r1, #17
 800d0d2:	6878      	ldr	r0, [r7, #4]
 800d0d4:	f000 f9f8 	bl	800d4c8 <SDMMC_GetCmdResp1>
 800d0d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d0da:	69fb      	ldr	r3, [r7, #28]
}
 800d0dc:	4618      	mov	r0, r3
 800d0de:	3720      	adds	r7, #32
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	bd80      	pop	{r7, pc}

0800d0e4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b088      	sub	sp, #32
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	6078      	str	r0, [r7, #4]
 800d0ec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d0ee:	683b      	ldr	r3, [r7, #0]
 800d0f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800d0f2:	2312      	movs	r3, #18
 800d0f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d0f6:	2340      	movs	r3, #64	@ 0x40
 800d0f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d0fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d102:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d104:	f107 0308 	add.w	r3, r7, #8
 800d108:	4619      	mov	r1, r3
 800d10a:	6878      	ldr	r0, [r7, #4]
 800d10c:	f7ff ff30 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800d110:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d114:	2112      	movs	r1, #18
 800d116:	6878      	ldr	r0, [r7, #4]
 800d118:	f000 f9d6 	bl	800d4c8 <SDMMC_GetCmdResp1>
 800d11c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d11e:	69fb      	ldr	r3, [r7, #28]
}
 800d120:	4618      	mov	r0, r3
 800d122:	3720      	adds	r7, #32
 800d124:	46bd      	mov	sp, r7
 800d126:	bd80      	pop	{r7, pc}

0800d128 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b088      	sub	sp, #32
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	6078      	str	r0, [r7, #4]
 800d130:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800d136:	2318      	movs	r3, #24
 800d138:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d13a:	2340      	movs	r3, #64	@ 0x40
 800d13c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d13e:	2300      	movs	r3, #0
 800d140:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d142:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d146:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d148:	f107 0308 	add.w	r3, r7, #8
 800d14c:	4619      	mov	r1, r3
 800d14e:	6878      	ldr	r0, [r7, #4]
 800d150:	f7ff ff0e 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800d154:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d158:	2118      	movs	r1, #24
 800d15a:	6878      	ldr	r0, [r7, #4]
 800d15c:	f000 f9b4 	bl	800d4c8 <SDMMC_GetCmdResp1>
 800d160:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d162:	69fb      	ldr	r3, [r7, #28]
}
 800d164:	4618      	mov	r0, r3
 800d166:	3720      	adds	r7, #32
 800d168:	46bd      	mov	sp, r7
 800d16a:	bd80      	pop	{r7, pc}

0800d16c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b088      	sub	sp, #32
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
 800d174:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800d17a:	2319      	movs	r3, #25
 800d17c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d17e:	2340      	movs	r3, #64	@ 0x40
 800d180:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d182:	2300      	movs	r3, #0
 800d184:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d186:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d18a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d18c:	f107 0308 	add.w	r3, r7, #8
 800d190:	4619      	mov	r1, r3
 800d192:	6878      	ldr	r0, [r7, #4]
 800d194:	f7ff feec 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800d198:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d19c:	2119      	movs	r1, #25
 800d19e:	6878      	ldr	r0, [r7, #4]
 800d1a0:	f000 f992 	bl	800d4c8 <SDMMC_GetCmdResp1>
 800d1a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d1a6:	69fb      	ldr	r3, [r7, #28]
}
 800d1a8:	4618      	mov	r0, r3
 800d1aa:	3720      	adds	r7, #32
 800d1ac:	46bd      	mov	sp, r7
 800d1ae:	bd80      	pop	{r7, pc}

0800d1b0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b088      	sub	sp, #32
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800d1bc:	230c      	movs	r3, #12
 800d1be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d1c0:	2340      	movs	r3, #64	@ 0x40
 800d1c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d1c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d1cc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d1ce:	f107 0308 	add.w	r3, r7, #8
 800d1d2:	4619      	mov	r1, r3
 800d1d4:	6878      	ldr	r0, [r7, #4]
 800d1d6:	f7ff fecb 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800d1da:	4a05      	ldr	r2, [pc, #20]	@ (800d1f0 <SDMMC_CmdStopTransfer+0x40>)
 800d1dc:	210c      	movs	r1, #12
 800d1de:	6878      	ldr	r0, [r7, #4]
 800d1e0:	f000 f972 	bl	800d4c8 <SDMMC_GetCmdResp1>
 800d1e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d1e6:	69fb      	ldr	r3, [r7, #28]
}
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	3720      	adds	r7, #32
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	bd80      	pop	{r7, pc}
 800d1f0:	05f5e100 	.word	0x05f5e100

0800d1f4 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800d1f4:	b580      	push	{r7, lr}
 800d1f6:	b08a      	sub	sp, #40	@ 0x28
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	60f8      	str	r0, [r7, #12]
 800d1fc:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800d200:	683b      	ldr	r3, [r7, #0]
 800d202:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800d204:	2307      	movs	r3, #7
 800d206:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d208:	2340      	movs	r3, #64	@ 0x40
 800d20a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d20c:	2300      	movs	r3, #0
 800d20e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d210:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d214:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d216:	f107 0310 	add.w	r3, r7, #16
 800d21a:	4619      	mov	r1, r3
 800d21c:	68f8      	ldr	r0, [r7, #12]
 800d21e:	f7ff fea7 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800d222:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d226:	2107      	movs	r1, #7
 800d228:	68f8      	ldr	r0, [r7, #12]
 800d22a:	f000 f94d 	bl	800d4c8 <SDMMC_GetCmdResp1>
 800d22e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800d230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d232:	4618      	mov	r0, r3
 800d234:	3728      	adds	r7, #40	@ 0x28
 800d236:	46bd      	mov	sp, r7
 800d238:	bd80      	pop	{r7, pc}

0800d23a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800d23a:	b580      	push	{r7, lr}
 800d23c:	b088      	sub	sp, #32
 800d23e:	af00      	add	r7, sp, #0
 800d240:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800d242:	2300      	movs	r3, #0
 800d244:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800d246:	2300      	movs	r3, #0
 800d248:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800d24a:	2300      	movs	r3, #0
 800d24c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d24e:	2300      	movs	r3, #0
 800d250:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d252:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d256:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d258:	f107 0308 	add.w	r3, r7, #8
 800d25c:	4619      	mov	r1, r3
 800d25e:	6878      	ldr	r0, [r7, #4]
 800d260:	f7ff fe86 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800d264:	6878      	ldr	r0, [r7, #4]
 800d266:	f000 fb67 	bl	800d938 <SDMMC_GetCmdError>
 800d26a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d26c:	69fb      	ldr	r3, [r7, #28]
}
 800d26e:	4618      	mov	r0, r3
 800d270:	3720      	adds	r7, #32
 800d272:	46bd      	mov	sp, r7
 800d274:	bd80      	pop	{r7, pc}

0800d276 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800d276:	b580      	push	{r7, lr}
 800d278:	b088      	sub	sp, #32
 800d27a:	af00      	add	r7, sp, #0
 800d27c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800d27e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800d282:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800d284:	2308      	movs	r3, #8
 800d286:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d288:	2340      	movs	r3, #64	@ 0x40
 800d28a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d28c:	2300      	movs	r3, #0
 800d28e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d290:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d294:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d296:	f107 0308 	add.w	r3, r7, #8
 800d29a:	4619      	mov	r1, r3
 800d29c:	6878      	ldr	r0, [r7, #4]
 800d29e:	f7ff fe67 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800d2a2:	6878      	ldr	r0, [r7, #4]
 800d2a4:	f000 fafa 	bl	800d89c <SDMMC_GetCmdResp7>
 800d2a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d2aa:	69fb      	ldr	r3, [r7, #28]
}
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	3720      	adds	r7, #32
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	bd80      	pop	{r7, pc}

0800d2b4 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d2b4:	b580      	push	{r7, lr}
 800d2b6:	b088      	sub	sp, #32
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	6078      	str	r0, [r7, #4]
 800d2bc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800d2c2:	2337      	movs	r3, #55	@ 0x37
 800d2c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d2c6:	2340      	movs	r3, #64	@ 0x40
 800d2c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d2ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d2d2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d2d4:	f107 0308 	add.w	r3, r7, #8
 800d2d8:	4619      	mov	r1, r3
 800d2da:	6878      	ldr	r0, [r7, #4]
 800d2dc:	f7ff fe48 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800d2e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d2e4:	2137      	movs	r1, #55	@ 0x37
 800d2e6:	6878      	ldr	r0, [r7, #4]
 800d2e8:	f000 f8ee 	bl	800d4c8 <SDMMC_GetCmdResp1>
 800d2ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d2ee:	69fb      	ldr	r3, [r7, #28]
}
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	3720      	adds	r7, #32
 800d2f4:	46bd      	mov	sp, r7
 800d2f6:	bd80      	pop	{r7, pc}

0800d2f8 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	b088      	sub	sp, #32
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	6078      	str	r0, [r7, #4]
 800d300:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800d302:	683a      	ldr	r2, [r7, #0]
 800d304:	4b0d      	ldr	r3, [pc, #52]	@ (800d33c <SDMMC_CmdAppOperCommand+0x44>)
 800d306:	4313      	orrs	r3, r2
 800d308:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800d30a:	2329      	movs	r3, #41	@ 0x29
 800d30c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d30e:	2340      	movs	r3, #64	@ 0x40
 800d310:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d312:	2300      	movs	r3, #0
 800d314:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d316:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d31a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d31c:	f107 0308 	add.w	r3, r7, #8
 800d320:	4619      	mov	r1, r3
 800d322:	6878      	ldr	r0, [r7, #4]
 800d324:	f7ff fe24 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800d328:	6878      	ldr	r0, [r7, #4]
 800d32a:	f000 fa03 	bl	800d734 <SDMMC_GetCmdResp3>
 800d32e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d330:	69fb      	ldr	r3, [r7, #28]
}
 800d332:	4618      	mov	r0, r3
 800d334:	3720      	adds	r7, #32
 800d336:	46bd      	mov	sp, r7
 800d338:	bd80      	pop	{r7, pc}
 800d33a:	bf00      	nop
 800d33c:	80100000 	.word	0x80100000

0800d340 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800d340:	b580      	push	{r7, lr}
 800d342:	b088      	sub	sp, #32
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
 800d348:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800d34a:	683b      	ldr	r3, [r7, #0]
 800d34c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800d34e:	2306      	movs	r3, #6
 800d350:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d352:	2340      	movs	r3, #64	@ 0x40
 800d354:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d356:	2300      	movs	r3, #0
 800d358:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d35a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d35e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d360:	f107 0308 	add.w	r3, r7, #8
 800d364:	4619      	mov	r1, r3
 800d366:	6878      	ldr	r0, [r7, #4]
 800d368:	f7ff fe02 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800d36c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d370:	2106      	movs	r1, #6
 800d372:	6878      	ldr	r0, [r7, #4]
 800d374:	f000 f8a8 	bl	800d4c8 <SDMMC_GetCmdResp1>
 800d378:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d37a:	69fb      	ldr	r3, [r7, #28]
}
 800d37c:	4618      	mov	r0, r3
 800d37e:	3720      	adds	r7, #32
 800d380:	46bd      	mov	sp, r7
 800d382:	bd80      	pop	{r7, pc}

0800d384 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800d384:	b580      	push	{r7, lr}
 800d386:	b088      	sub	sp, #32
 800d388:	af00      	add	r7, sp, #0
 800d38a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800d38c:	2300      	movs	r3, #0
 800d38e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800d390:	2333      	movs	r3, #51	@ 0x33
 800d392:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d394:	2340      	movs	r3, #64	@ 0x40
 800d396:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d398:	2300      	movs	r3, #0
 800d39a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d39c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d3a0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d3a2:	f107 0308 	add.w	r3, r7, #8
 800d3a6:	4619      	mov	r1, r3
 800d3a8:	6878      	ldr	r0, [r7, #4]
 800d3aa:	f7ff fde1 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800d3ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d3b2:	2133      	movs	r1, #51	@ 0x33
 800d3b4:	6878      	ldr	r0, [r7, #4]
 800d3b6:	f000 f887 	bl	800d4c8 <SDMMC_GetCmdResp1>
 800d3ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d3bc:	69fb      	ldr	r3, [r7, #28]
}
 800d3be:	4618      	mov	r0, r3
 800d3c0:	3720      	adds	r7, #32
 800d3c2:	46bd      	mov	sp, r7
 800d3c4:	bd80      	pop	{r7, pc}

0800d3c6 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800d3c6:	b580      	push	{r7, lr}
 800d3c8:	b088      	sub	sp, #32
 800d3ca:	af00      	add	r7, sp, #0
 800d3cc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800d3ce:	2300      	movs	r3, #0
 800d3d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800d3d2:	2302      	movs	r3, #2
 800d3d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d3d6:	23c0      	movs	r3, #192	@ 0xc0
 800d3d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d3da:	2300      	movs	r3, #0
 800d3dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d3de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d3e2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d3e4:	f107 0308 	add.w	r3, r7, #8
 800d3e8:	4619      	mov	r1, r3
 800d3ea:	6878      	ldr	r0, [r7, #4]
 800d3ec:	f7ff fdc0 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800d3f0:	6878      	ldr	r0, [r7, #4]
 800d3f2:	f000 f957 	bl	800d6a4 <SDMMC_GetCmdResp2>
 800d3f6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d3f8:	69fb      	ldr	r3, [r7, #28]
}
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	3720      	adds	r7, #32
 800d3fe:	46bd      	mov	sp, r7
 800d400:	bd80      	pop	{r7, pc}

0800d402 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d402:	b580      	push	{r7, lr}
 800d404:	b088      	sub	sp, #32
 800d406:	af00      	add	r7, sp, #0
 800d408:	6078      	str	r0, [r7, #4]
 800d40a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800d40c:	683b      	ldr	r3, [r7, #0]
 800d40e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800d410:	2309      	movs	r3, #9
 800d412:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800d414:	23c0      	movs	r3, #192	@ 0xc0
 800d416:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d418:	2300      	movs	r3, #0
 800d41a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d41c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d420:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d422:	f107 0308 	add.w	r3, r7, #8
 800d426:	4619      	mov	r1, r3
 800d428:	6878      	ldr	r0, [r7, #4]
 800d42a:	f7ff fda1 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800d42e:	6878      	ldr	r0, [r7, #4]
 800d430:	f000 f938 	bl	800d6a4 <SDMMC_GetCmdResp2>
 800d434:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d436:	69fb      	ldr	r3, [r7, #28]
}
 800d438:	4618      	mov	r0, r3
 800d43a:	3720      	adds	r7, #32
 800d43c:	46bd      	mov	sp, r7
 800d43e:	bd80      	pop	{r7, pc}

0800d440 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800d440:	b580      	push	{r7, lr}
 800d442:	b088      	sub	sp, #32
 800d444:	af00      	add	r7, sp, #0
 800d446:	6078      	str	r0, [r7, #4]
 800d448:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800d44a:	2300      	movs	r3, #0
 800d44c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800d44e:	2303      	movs	r3, #3
 800d450:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d452:	2340      	movs	r3, #64	@ 0x40
 800d454:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d456:	2300      	movs	r3, #0
 800d458:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d45a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d45e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d460:	f107 0308 	add.w	r3, r7, #8
 800d464:	4619      	mov	r1, r3
 800d466:	6878      	ldr	r0, [r7, #4]
 800d468:	f7ff fd82 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800d46c:	683a      	ldr	r2, [r7, #0]
 800d46e:	2103      	movs	r1, #3
 800d470:	6878      	ldr	r0, [r7, #4]
 800d472:	f000 f99d 	bl	800d7b0 <SDMMC_GetCmdResp6>
 800d476:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d478:	69fb      	ldr	r3, [r7, #28]
}
 800d47a:	4618      	mov	r0, r3
 800d47c:	3720      	adds	r7, #32
 800d47e:	46bd      	mov	sp, r7
 800d480:	bd80      	pop	{r7, pc}

0800d482 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800d482:	b580      	push	{r7, lr}
 800d484:	b088      	sub	sp, #32
 800d486:	af00      	add	r7, sp, #0
 800d488:	6078      	str	r0, [r7, #4]
 800d48a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800d48c:	683b      	ldr	r3, [r7, #0]
 800d48e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800d490:	230d      	movs	r3, #13
 800d492:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800d494:	2340      	movs	r3, #64	@ 0x40
 800d496:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800d498:	2300      	movs	r3, #0
 800d49a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800d49c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d4a0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800d4a2:	f107 0308 	add.w	r3, r7, #8
 800d4a6:	4619      	mov	r1, r3
 800d4a8:	6878      	ldr	r0, [r7, #4]
 800d4aa:	f7ff fd61 	bl	800cf70 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800d4ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d4b2:	210d      	movs	r1, #13
 800d4b4:	6878      	ldr	r0, [r7, #4]
 800d4b6:	f000 f807 	bl	800d4c8 <SDMMC_GetCmdResp1>
 800d4ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d4bc:	69fb      	ldr	r3, [r7, #28]
}
 800d4be:	4618      	mov	r0, r3
 800d4c0:	3720      	adds	r7, #32
 800d4c2:	46bd      	mov	sp, r7
 800d4c4:	bd80      	pop	{r7, pc}
	...

0800d4c8 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b088      	sub	sp, #32
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	60f8      	str	r0, [r7, #12]
 800d4d0:	460b      	mov	r3, r1
 800d4d2:	607a      	str	r2, [r7, #4]
 800d4d4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800d4d6:	4b70      	ldr	r3, [pc, #448]	@ (800d698 <SDMMC_GetCmdResp1+0x1d0>)
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	4a70      	ldr	r2, [pc, #448]	@ (800d69c <SDMMC_GetCmdResp1+0x1d4>)
 800d4dc:	fba2 2303 	umull	r2, r3, r2, r3
 800d4e0:	0a5a      	lsrs	r2, r3, #9
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	fb02 f303 	mul.w	r3, r2, r3
 800d4e8:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800d4ea:	69fb      	ldr	r3, [r7, #28]
 800d4ec:	1e5a      	subs	r2, r3, #1
 800d4ee:	61fa      	str	r2, [r7, #28]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d102      	bne.n	800d4fa <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d4f4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d4f8:	e0c9      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d4fe:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d500:	69bb      	ldr	r3, [r7, #24]
 800d502:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d506:	2b00      	cmp	r3, #0
 800d508:	d0ef      	beq.n	800d4ea <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d50a:	69bb      	ldr	r3, [r7, #24]
 800d50c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d510:	2b00      	cmp	r3, #0
 800d512:	d1ea      	bne.n	800d4ea <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d514:	68fb      	ldr	r3, [r7, #12]
 800d516:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d518:	f003 0304 	and.w	r3, r3, #4
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d004      	beq.n	800d52a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	2204      	movs	r2, #4
 800d524:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d526:	2304      	movs	r3, #4
 800d528:	e0b1      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d52e:	f003 0301 	and.w	r3, r3, #1
 800d532:	2b00      	cmp	r3, #0
 800d534:	d004      	beq.n	800d540 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	2201      	movs	r2, #1
 800d53a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d53c:	2301      	movs	r3, #1
 800d53e:	e0a6      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	22c5      	movs	r2, #197	@ 0xc5
 800d544:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d546:	68f8      	ldr	r0, [r7, #12]
 800d548:	f7ff fd3c 	bl	800cfc4 <SDMMC_GetCommandResponse>
 800d54c:	4603      	mov	r3, r0
 800d54e:	461a      	mov	r2, r3
 800d550:	7afb      	ldrb	r3, [r7, #11]
 800d552:	4293      	cmp	r3, r2
 800d554:	d001      	beq.n	800d55a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d556:	2301      	movs	r3, #1
 800d558:	e099      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800d55a:	2100      	movs	r1, #0
 800d55c:	68f8      	ldr	r0, [r7, #12]
 800d55e:	f7ff fd3e 	bl	800cfde <SDMMC_GetResponse>
 800d562:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d564:	697a      	ldr	r2, [r7, #20]
 800d566:	4b4e      	ldr	r3, [pc, #312]	@ (800d6a0 <SDMMC_GetCmdResp1+0x1d8>)
 800d568:	4013      	ands	r3, r2
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d101      	bne.n	800d572 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800d56e:	2300      	movs	r3, #0
 800d570:	e08d      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d572:	697b      	ldr	r3, [r7, #20]
 800d574:	2b00      	cmp	r3, #0
 800d576:	da02      	bge.n	800d57e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d578:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d57c:	e087      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d57e:	697b      	ldr	r3, [r7, #20]
 800d580:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d584:	2b00      	cmp	r3, #0
 800d586:	d001      	beq.n	800d58c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d588:	2340      	movs	r3, #64	@ 0x40
 800d58a:	e080      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d58c:	697b      	ldr	r3, [r7, #20]
 800d58e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d592:	2b00      	cmp	r3, #0
 800d594:	d001      	beq.n	800d59a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d596:	2380      	movs	r3, #128	@ 0x80
 800d598:	e079      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800d59a:	697b      	ldr	r3, [r7, #20]
 800d59c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d002      	beq.n	800d5aa <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d5a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800d5a8:	e071      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800d5aa:	697b      	ldr	r3, [r7, #20]
 800d5ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d002      	beq.n	800d5ba <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d5b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d5b8:	e069      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800d5ba:	697b      	ldr	r3, [r7, #20]
 800d5bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d002      	beq.n	800d5ca <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d5c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d5c8:	e061      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800d5ca:	697b      	ldr	r3, [r7, #20]
 800d5cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d002      	beq.n	800d5da <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d5d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d5d8:	e059      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800d5da:	697b      	ldr	r3, [r7, #20]
 800d5dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d002      	beq.n	800d5ea <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d5e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d5e8:	e051      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800d5ea:	697b      	ldr	r3, [r7, #20]
 800d5ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d002      	beq.n	800d5fa <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d5f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d5f8:	e049      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800d5fa:	697b      	ldr	r3, [r7, #20]
 800d5fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d600:	2b00      	cmp	r3, #0
 800d602:	d002      	beq.n	800d60a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d604:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800d608:	e041      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800d60a:	697b      	ldr	r3, [r7, #20]
 800d60c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d610:	2b00      	cmp	r3, #0
 800d612:	d002      	beq.n	800d61a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800d614:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d618:	e039      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800d61a:	697b      	ldr	r3, [r7, #20]
 800d61c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d620:	2b00      	cmp	r3, #0
 800d622:	d002      	beq.n	800d62a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d624:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800d628:	e031      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800d62a:	697b      	ldr	r3, [r7, #20]
 800d62c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d630:	2b00      	cmp	r3, #0
 800d632:	d002      	beq.n	800d63a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d634:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800d638:	e029      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800d63a:	697b      	ldr	r3, [r7, #20]
 800d63c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d640:	2b00      	cmp	r3, #0
 800d642:	d002      	beq.n	800d64a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d644:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d648:	e021      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800d64a:	697b      	ldr	r3, [r7, #20]
 800d64c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d650:	2b00      	cmp	r3, #0
 800d652:	d002      	beq.n	800d65a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d654:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800d658:	e019      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800d65a:	697b      	ldr	r3, [r7, #20]
 800d65c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d660:	2b00      	cmp	r3, #0
 800d662:	d002      	beq.n	800d66a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d664:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800d668:	e011      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800d66a:	697b      	ldr	r3, [r7, #20]
 800d66c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d670:	2b00      	cmp	r3, #0
 800d672:	d002      	beq.n	800d67a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800d674:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800d678:	e009      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800d67a:	697b      	ldr	r3, [r7, #20]
 800d67c:	f003 0308 	and.w	r3, r3, #8
 800d680:	2b00      	cmp	r3, #0
 800d682:	d002      	beq.n	800d68a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800d684:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800d688:	e001      	b.n	800d68e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800d68a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800d68e:	4618      	mov	r0, r3
 800d690:	3720      	adds	r7, #32
 800d692:	46bd      	mov	sp, r7
 800d694:	bd80      	pop	{r7, pc}
 800d696:	bf00      	nop
 800d698:	20000004 	.word	0x20000004
 800d69c:	10624dd3 	.word	0x10624dd3
 800d6a0:	fdffe008 	.word	0xfdffe008

0800d6a4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800d6a4:	b480      	push	{r7}
 800d6a6:	b085      	sub	sp, #20
 800d6a8:	af00      	add	r7, sp, #0
 800d6aa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d6ac:	4b1f      	ldr	r3, [pc, #124]	@ (800d72c <SDMMC_GetCmdResp2+0x88>)
 800d6ae:	681b      	ldr	r3, [r3, #0]
 800d6b0:	4a1f      	ldr	r2, [pc, #124]	@ (800d730 <SDMMC_GetCmdResp2+0x8c>)
 800d6b2:	fba2 2303 	umull	r2, r3, r2, r3
 800d6b6:	0a5b      	lsrs	r3, r3, #9
 800d6b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d6bc:	fb02 f303 	mul.w	r3, r2, r3
 800d6c0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	1e5a      	subs	r2, r3, #1
 800d6c6:	60fa      	str	r2, [r7, #12]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d102      	bne.n	800d6d2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d6cc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d6d0:	e026      	b.n	800d720 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d6d6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d6d8:	68bb      	ldr	r3, [r7, #8]
 800d6da:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d0ef      	beq.n	800d6c2 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d6e2:	68bb      	ldr	r3, [r7, #8]
 800d6e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d1ea      	bne.n	800d6c2 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d6f0:	f003 0304 	and.w	r3, r3, #4
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d004      	beq.n	800d702 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	2204      	movs	r2, #4
 800d6fc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d6fe:	2304      	movs	r3, #4
 800d700:	e00e      	b.n	800d720 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d706:	f003 0301 	and.w	r3, r3, #1
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d004      	beq.n	800d718 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	2201      	movs	r2, #1
 800d712:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d714:	2301      	movs	r3, #1
 800d716:	e003      	b.n	800d720 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	22c5      	movs	r2, #197	@ 0xc5
 800d71c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800d71e:	2300      	movs	r3, #0
}
 800d720:	4618      	mov	r0, r3
 800d722:	3714      	adds	r7, #20
 800d724:	46bd      	mov	sp, r7
 800d726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d72a:	4770      	bx	lr
 800d72c:	20000004 	.word	0x20000004
 800d730:	10624dd3 	.word	0x10624dd3

0800d734 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800d734:	b480      	push	{r7}
 800d736:	b085      	sub	sp, #20
 800d738:	af00      	add	r7, sp, #0
 800d73a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d73c:	4b1a      	ldr	r3, [pc, #104]	@ (800d7a8 <SDMMC_GetCmdResp3+0x74>)
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	4a1a      	ldr	r2, [pc, #104]	@ (800d7ac <SDMMC_GetCmdResp3+0x78>)
 800d742:	fba2 2303 	umull	r2, r3, r2, r3
 800d746:	0a5b      	lsrs	r3, r3, #9
 800d748:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d74c:	fb02 f303 	mul.w	r3, r2, r3
 800d750:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	1e5a      	subs	r2, r3, #1
 800d756:	60fa      	str	r2, [r7, #12]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d102      	bne.n	800d762 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d75c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d760:	e01b      	b.n	800d79a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d766:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d768:	68bb      	ldr	r3, [r7, #8]
 800d76a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d0ef      	beq.n	800d752 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d772:	68bb      	ldr	r3, [r7, #8]
 800d774:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d1ea      	bne.n	800d752 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d780:	f003 0304 	and.w	r3, r3, #4
 800d784:	2b00      	cmp	r3, #0
 800d786:	d004      	beq.n	800d792 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	2204      	movs	r2, #4
 800d78c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d78e:	2304      	movs	r3, #4
 800d790:	e003      	b.n	800d79a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	22c5      	movs	r2, #197	@ 0xc5
 800d796:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800d798:	2300      	movs	r3, #0
}
 800d79a:	4618      	mov	r0, r3
 800d79c:	3714      	adds	r7, #20
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a4:	4770      	bx	lr
 800d7a6:	bf00      	nop
 800d7a8:	20000004 	.word	0x20000004
 800d7ac:	10624dd3 	.word	0x10624dd3

0800d7b0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800d7b0:	b580      	push	{r7, lr}
 800d7b2:	b088      	sub	sp, #32
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	60f8      	str	r0, [r7, #12]
 800d7b8:	460b      	mov	r3, r1
 800d7ba:	607a      	str	r2, [r7, #4]
 800d7bc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d7be:	4b35      	ldr	r3, [pc, #212]	@ (800d894 <SDMMC_GetCmdResp6+0xe4>)
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	4a35      	ldr	r2, [pc, #212]	@ (800d898 <SDMMC_GetCmdResp6+0xe8>)
 800d7c4:	fba2 2303 	umull	r2, r3, r2, r3
 800d7c8:	0a5b      	lsrs	r3, r3, #9
 800d7ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d7ce:	fb02 f303 	mul.w	r3, r2, r3
 800d7d2:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800d7d4:	69fb      	ldr	r3, [r7, #28]
 800d7d6:	1e5a      	subs	r2, r3, #1
 800d7d8:	61fa      	str	r2, [r7, #28]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d102      	bne.n	800d7e4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d7de:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d7e2:	e052      	b.n	800d88a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d7e8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d7ea:	69bb      	ldr	r3, [r7, #24]
 800d7ec:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d0ef      	beq.n	800d7d4 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d7f4:	69bb      	ldr	r3, [r7, #24]
 800d7f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d1ea      	bne.n	800d7d4 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d802:	f003 0304 	and.w	r3, r3, #4
 800d806:	2b00      	cmp	r3, #0
 800d808:	d004      	beq.n	800d814 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	2204      	movs	r2, #4
 800d80e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d810:	2304      	movs	r3, #4
 800d812:	e03a      	b.n	800d88a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d818:	f003 0301 	and.w	r3, r3, #1
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d004      	beq.n	800d82a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	2201      	movs	r2, #1
 800d824:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d826:	2301      	movs	r3, #1
 800d828:	e02f      	b.n	800d88a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800d82a:	68f8      	ldr	r0, [r7, #12]
 800d82c:	f7ff fbca 	bl	800cfc4 <SDMMC_GetCommandResponse>
 800d830:	4603      	mov	r3, r0
 800d832:	461a      	mov	r2, r3
 800d834:	7afb      	ldrb	r3, [r7, #11]
 800d836:	4293      	cmp	r3, r2
 800d838:	d001      	beq.n	800d83e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d83a:	2301      	movs	r3, #1
 800d83c:	e025      	b.n	800d88a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	22c5      	movs	r2, #197	@ 0xc5
 800d842:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800d844:	2100      	movs	r1, #0
 800d846:	68f8      	ldr	r0, [r7, #12]
 800d848:	f7ff fbc9 	bl	800cfde <SDMMC_GetResponse>
 800d84c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800d84e:	697b      	ldr	r3, [r7, #20]
 800d850:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800d854:	2b00      	cmp	r3, #0
 800d856:	d106      	bne.n	800d866 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800d858:	697b      	ldr	r3, [r7, #20]
 800d85a:	0c1b      	lsrs	r3, r3, #16
 800d85c:	b29a      	uxth	r2, r3
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800d862:	2300      	movs	r3, #0
 800d864:	e011      	b.n	800d88a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800d866:	697b      	ldr	r3, [r7, #20]
 800d868:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d002      	beq.n	800d876 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d870:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d874:	e009      	b.n	800d88a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800d876:	697b      	ldr	r3, [r7, #20]
 800d878:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d002      	beq.n	800d886 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d880:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d884:	e001      	b.n	800d88a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800d886:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800d88a:	4618      	mov	r0, r3
 800d88c:	3720      	adds	r7, #32
 800d88e:	46bd      	mov	sp, r7
 800d890:	bd80      	pop	{r7, pc}
 800d892:	bf00      	nop
 800d894:	20000004 	.word	0x20000004
 800d898:	10624dd3 	.word	0x10624dd3

0800d89c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800d89c:	b480      	push	{r7}
 800d89e:	b085      	sub	sp, #20
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d8a4:	4b22      	ldr	r3, [pc, #136]	@ (800d930 <SDMMC_GetCmdResp7+0x94>)
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	4a22      	ldr	r2, [pc, #136]	@ (800d934 <SDMMC_GetCmdResp7+0x98>)
 800d8aa:	fba2 2303 	umull	r2, r3, r2, r3
 800d8ae:	0a5b      	lsrs	r3, r3, #9
 800d8b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d8b4:	fb02 f303 	mul.w	r3, r2, r3
 800d8b8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	1e5a      	subs	r2, r3, #1
 800d8be:	60fa      	str	r2, [r7, #12]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d102      	bne.n	800d8ca <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d8c4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d8c8:	e02c      	b.n	800d924 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8ce:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d8d0:	68bb      	ldr	r3, [r7, #8]
 800d8d2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d0ef      	beq.n	800d8ba <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800d8da:	68bb      	ldr	r3, [r7, #8]
 800d8dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d1ea      	bne.n	800d8ba <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8e8:	f003 0304 	and.w	r3, r3, #4
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d004      	beq.n	800d8fa <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	2204      	movs	r2, #4
 800d8f4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d8f6:	2304      	movs	r3, #4
 800d8f8:	e014      	b.n	800d924 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8fe:	f003 0301 	and.w	r3, r3, #1
 800d902:	2b00      	cmp	r3, #0
 800d904:	d004      	beq.n	800d910 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	2201      	movs	r2, #1
 800d90a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d90c:	2301      	movs	r3, #1
 800d90e:	e009      	b.n	800d924 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d002      	beq.n	800d922 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	2240      	movs	r2, #64	@ 0x40
 800d920:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800d922:	2300      	movs	r3, #0
  
}
 800d924:	4618      	mov	r0, r3
 800d926:	3714      	adds	r7, #20
 800d928:	46bd      	mov	sp, r7
 800d92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92e:	4770      	bx	lr
 800d930:	20000004 	.word	0x20000004
 800d934:	10624dd3 	.word	0x10624dd3

0800d938 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800d938:	b480      	push	{r7}
 800d93a:	b085      	sub	sp, #20
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d940:	4b11      	ldr	r3, [pc, #68]	@ (800d988 <SDMMC_GetCmdError+0x50>)
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	4a11      	ldr	r2, [pc, #68]	@ (800d98c <SDMMC_GetCmdError+0x54>)
 800d946:	fba2 2303 	umull	r2, r3, r2, r3
 800d94a:	0a5b      	lsrs	r3, r3, #9
 800d94c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d950:	fb02 f303 	mul.w	r3, r2, r3
 800d954:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	1e5a      	subs	r2, r3, #1
 800d95a:	60fa      	str	r2, [r7, #12]
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d102      	bne.n	800d966 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d960:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800d964:	e009      	b.n	800d97a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d96a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d0f1      	beq.n	800d956 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	22c5      	movs	r2, #197	@ 0xc5
 800d976:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800d978:	2300      	movs	r3, #0
}
 800d97a:	4618      	mov	r0, r3
 800d97c:	3714      	adds	r7, #20
 800d97e:	46bd      	mov	sp, r7
 800d980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d984:	4770      	bx	lr
 800d986:	bf00      	nop
 800d988:	20000004 	.word	0x20000004
 800d98c:	10624dd3 	.word	0x10624dd3

0800d990 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800d990:	b580      	push	{r7, lr}
 800d992:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800d994:	4904      	ldr	r1, [pc, #16]	@ (800d9a8 <MX_FATFS_Init+0x18>)
 800d996:	4805      	ldr	r0, [pc, #20]	@ (800d9ac <MX_FATFS_Init+0x1c>)
 800d998:	f002 fd70 	bl	801047c <FATFS_LinkDriver>
 800d99c:	4603      	mov	r3, r0
 800d99e:	461a      	mov	r2, r3
 800d9a0:	4b03      	ldr	r3, [pc, #12]	@ (800d9b0 <MX_FATFS_Init+0x20>)
 800d9a2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800d9a4:	bf00      	nop
 800d9a6:	bd80      	pop	{r7, pc}
 800d9a8:	2000075c 	.word	0x2000075c
 800d9ac:	08017c3c 	.word	0x08017c3c
 800d9b0:	20000758 	.word	0x20000758

0800d9b4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800d9b4:	b480      	push	{r7}
 800d9b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800d9b8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c2:	4770      	bx	lr

0800d9c4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b082      	sub	sp, #8
 800d9c8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800d9ce:	f000 f896 	bl	800dafe <BSP_SD_IsDetected>
 800d9d2:	4603      	mov	r3, r0
 800d9d4:	2b01      	cmp	r3, #1
 800d9d6:	d001      	beq.n	800d9dc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800d9d8:	2302      	movs	r3, #2
 800d9da:	e012      	b.n	800da02 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800d9dc:	480b      	ldr	r0, [pc, #44]	@ (800da0c <BSP_SD_Init+0x48>)
 800d9de:	f7fb fdff 	bl	80095e0 <HAL_SD_Init>
 800d9e2:	4603      	mov	r3, r0
 800d9e4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800d9e6:	79fb      	ldrb	r3, [r7, #7]
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d109      	bne.n	800da00 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800d9ec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800d9f0:	4806      	ldr	r0, [pc, #24]	@ (800da0c <BSP_SD_Init+0x48>)
 800d9f2:	f7fc fbbd 	bl	800a170 <HAL_SD_ConfigWideBusOperation>
 800d9f6:	4603      	mov	r3, r0
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d001      	beq.n	800da00 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800d9fc:	2301      	movs	r3, #1
 800d9fe:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800da00:	79fb      	ldrb	r3, [r7, #7]
}
 800da02:	4618      	mov	r0, r3
 800da04:	3708      	adds	r7, #8
 800da06:	46bd      	mov	sp, r7
 800da08:	bd80      	pop	{r7, pc}
 800da0a:	bf00      	nop
 800da0c:	200004c0 	.word	0x200004c0

0800da10 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800da10:	b580      	push	{r7, lr}
 800da12:	b086      	sub	sp, #24
 800da14:	af00      	add	r7, sp, #0
 800da16:	60f8      	str	r0, [r7, #12]
 800da18:	60b9      	str	r1, [r7, #8]
 800da1a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800da1c:	2300      	movs	r3, #0
 800da1e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	68ba      	ldr	r2, [r7, #8]
 800da24:	68f9      	ldr	r1, [r7, #12]
 800da26:	4806      	ldr	r0, [pc, #24]	@ (800da40 <BSP_SD_ReadBlocks_DMA+0x30>)
 800da28:	f7fb fe8a 	bl	8009740 <HAL_SD_ReadBlocks_DMA>
 800da2c:	4603      	mov	r3, r0
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d001      	beq.n	800da36 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800da32:	2301      	movs	r3, #1
 800da34:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800da36:	7dfb      	ldrb	r3, [r7, #23]
}
 800da38:	4618      	mov	r0, r3
 800da3a:	3718      	adds	r7, #24
 800da3c:	46bd      	mov	sp, r7
 800da3e:	bd80      	pop	{r7, pc}
 800da40:	200004c0 	.word	0x200004c0

0800da44 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800da44:	b580      	push	{r7, lr}
 800da46:	b086      	sub	sp, #24
 800da48:	af00      	add	r7, sp, #0
 800da4a:	60f8      	str	r0, [r7, #12]
 800da4c:	60b9      	str	r1, [r7, #8]
 800da4e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800da50:	2300      	movs	r3, #0
 800da52:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	68ba      	ldr	r2, [r7, #8]
 800da58:	68f9      	ldr	r1, [r7, #12]
 800da5a:	4806      	ldr	r0, [pc, #24]	@ (800da74 <BSP_SD_WriteBlocks_DMA+0x30>)
 800da5c:	f7fb ff52 	bl	8009904 <HAL_SD_WriteBlocks_DMA>
 800da60:	4603      	mov	r3, r0
 800da62:	2b00      	cmp	r3, #0
 800da64:	d001      	beq.n	800da6a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800da66:	2301      	movs	r3, #1
 800da68:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800da6a:	7dfb      	ldrb	r3, [r7, #23]
}
 800da6c:	4618      	mov	r0, r3
 800da6e:	3718      	adds	r7, #24
 800da70:	46bd      	mov	sp, r7
 800da72:	bd80      	pop	{r7, pc}
 800da74:	200004c0 	.word	0x200004c0

0800da78 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800da78:	b580      	push	{r7, lr}
 800da7a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800da7c:	4805      	ldr	r0, [pc, #20]	@ (800da94 <BSP_SD_GetCardState+0x1c>)
 800da7e:	f7fc fc11 	bl	800a2a4 <HAL_SD_GetCardState>
 800da82:	4603      	mov	r3, r0
 800da84:	2b04      	cmp	r3, #4
 800da86:	bf14      	ite	ne
 800da88:	2301      	movne	r3, #1
 800da8a:	2300      	moveq	r3, #0
 800da8c:	b2db      	uxtb	r3, r3
}
 800da8e:	4618      	mov	r0, r3
 800da90:	bd80      	pop	{r7, pc}
 800da92:	bf00      	nop
 800da94:	200004c0 	.word	0x200004c0

0800da98 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b082      	sub	sp, #8
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800daa0:	6879      	ldr	r1, [r7, #4]
 800daa2:	4803      	ldr	r0, [pc, #12]	@ (800dab0 <BSP_SD_GetCardInfo+0x18>)
 800daa4:	f7fc fb38 	bl	800a118 <HAL_SD_GetCardInfo>
}
 800daa8:	bf00      	nop
 800daaa:	3708      	adds	r7, #8
 800daac:	46bd      	mov	sp, r7
 800daae:	bd80      	pop	{r7, pc}
 800dab0:	200004c0 	.word	0x200004c0

0800dab4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800dab4:	b580      	push	{r7, lr}
 800dab6:	b082      	sub	sp, #8
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800dabc:	f000 f818 	bl	800daf0 <BSP_SD_AbortCallback>
}
 800dac0:	bf00      	nop
 800dac2:	3708      	adds	r7, #8
 800dac4:	46bd      	mov	sp, r7
 800dac6:	bd80      	pop	{r7, pc}

0800dac8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800dac8:	b580      	push	{r7, lr}
 800daca:	b082      	sub	sp, #8
 800dacc:	af00      	add	r7, sp, #0
 800dace:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800dad0:	f000 f9b4 	bl	800de3c <BSP_SD_WriteCpltCallback>
}
 800dad4:	bf00      	nop
 800dad6:	3708      	adds	r7, #8
 800dad8:	46bd      	mov	sp, r7
 800dada:	bd80      	pop	{r7, pc}

0800dadc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800dadc:	b580      	push	{r7, lr}
 800dade:	b082      	sub	sp, #8
 800dae0:	af00      	add	r7, sp, #0
 800dae2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800dae4:	f000 f9bc 	bl	800de60 <BSP_SD_ReadCpltCallback>
}
 800dae8:	bf00      	nop
 800daea:	3708      	adds	r7, #8
 800daec:	46bd      	mov	sp, r7
 800daee:	bd80      	pop	{r7, pc}

0800daf0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800daf0:	b480      	push	{r7}
 800daf2:	af00      	add	r7, sp, #0

}
 800daf4:	bf00      	nop
 800daf6:	46bd      	mov	sp, r7
 800daf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dafc:	4770      	bx	lr

0800dafe <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800dafe:	b580      	push	{r7, lr}
 800db00:	b082      	sub	sp, #8
 800db02:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800db04:	2301      	movs	r3, #1
 800db06:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800db08:	f000 f80c 	bl	800db24 <BSP_PlatformIsDetected>
 800db0c:	4603      	mov	r3, r0
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d101      	bne.n	800db16 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800db12:	2300      	movs	r3, #0
 800db14:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800db16:	79fb      	ldrb	r3, [r7, #7]
 800db18:	b2db      	uxtb	r3, r3
}
 800db1a:	4618      	mov	r0, r3
 800db1c:	3708      	adds	r7, #8
 800db1e:	46bd      	mov	sp, r7
 800db20:	bd80      	pop	{r7, pc}
	...

0800db24 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800db24:	b580      	push	{r7, lr}
 800db26:	b082      	sub	sp, #8
 800db28:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800db2a:	2301      	movs	r3, #1
 800db2c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800db2e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800db32:	4806      	ldr	r0, [pc, #24]	@ (800db4c <BSP_PlatformIsDetected+0x28>)
 800db34:	f7f7 fbb6 	bl	80052a4 <HAL_GPIO_ReadPin>
 800db38:	4603      	mov	r3, r0
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d001      	beq.n	800db42 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800db3e:	2300      	movs	r3, #0
 800db40:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800db42:	79fb      	ldrb	r3, [r7, #7]
}
 800db44:	4618      	mov	r0, r3
 800db46:	3708      	adds	r7, #8
 800db48:	46bd      	mov	sp, r7
 800db4a:	bd80      	pop	{r7, pc}
 800db4c:	40020800 	.word	0x40020800

0800db50 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800db50:	b580      	push	{r7, lr}
 800db52:	b084      	sub	sp, #16
 800db54:	af00      	add	r7, sp, #0
 800db56:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800db58:	f002 fd52 	bl	8010600 <osKernelGetTickCount>
 800db5c:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800db5e:	e006      	b.n	800db6e <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800db60:	f7ff ff8a 	bl	800da78 <BSP_SD_GetCardState>
 800db64:	4603      	mov	r3, r0
 800db66:	2b00      	cmp	r3, #0
 800db68:	d101      	bne.n	800db6e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800db6a:	2300      	movs	r3, #0
 800db6c:	e009      	b.n	800db82 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800db6e:	f002 fd47 	bl	8010600 <osKernelGetTickCount>
 800db72:	4602      	mov	r2, r0
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	1ad3      	subs	r3, r2, r3
 800db78:	687a      	ldr	r2, [r7, #4]
 800db7a:	429a      	cmp	r2, r3
 800db7c:	d8f0      	bhi.n	800db60 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800db7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800db82:	4618      	mov	r0, r3
 800db84:	3710      	adds	r7, #16
 800db86:	46bd      	mov	sp, r7
 800db88:	bd80      	pop	{r7, pc}
	...

0800db8c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b082      	sub	sp, #8
 800db90:	af00      	add	r7, sp, #0
 800db92:	4603      	mov	r3, r0
 800db94:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800db96:	4b0b      	ldr	r3, [pc, #44]	@ (800dbc4 <SD_CheckStatus+0x38>)
 800db98:	2201      	movs	r2, #1
 800db9a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800db9c:	f7ff ff6c 	bl	800da78 <BSP_SD_GetCardState>
 800dba0:	4603      	mov	r3, r0
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d107      	bne.n	800dbb6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800dba6:	4b07      	ldr	r3, [pc, #28]	@ (800dbc4 <SD_CheckStatus+0x38>)
 800dba8:	781b      	ldrb	r3, [r3, #0]
 800dbaa:	b2db      	uxtb	r3, r3
 800dbac:	f023 0301 	bic.w	r3, r3, #1
 800dbb0:	b2da      	uxtb	r2, r3
 800dbb2:	4b04      	ldr	r3, [pc, #16]	@ (800dbc4 <SD_CheckStatus+0x38>)
 800dbb4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800dbb6:	4b03      	ldr	r3, [pc, #12]	@ (800dbc4 <SD_CheckStatus+0x38>)
 800dbb8:	781b      	ldrb	r3, [r3, #0]
 800dbba:	b2db      	uxtb	r3, r3
}
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	3708      	adds	r7, #8
 800dbc0:	46bd      	mov	sp, r7
 800dbc2:	bd80      	pop	{r7, pc}
 800dbc4:	2000000d 	.word	0x2000000d

0800dbc8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b082      	sub	sp, #8
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	4603      	mov	r3, r0
 800dbd0:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800dbd2:	4b1c      	ldr	r3, [pc, #112]	@ (800dc44 <SD_initialize+0x7c>)
 800dbd4:	2201      	movs	r2, #1
 800dbd6:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800dbd8:	f002 fcba 	bl	8010550 <osKernelGetState>
 800dbdc:	4603      	mov	r3, r0
 800dbde:	2b02      	cmp	r3, #2
 800dbe0:	d129      	bne.n	800dc36 <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800dbe2:	f7ff feef 	bl	800d9c4 <BSP_SD_Init>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d107      	bne.n	800dbfc <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800dbec:	79fb      	ldrb	r3, [r7, #7]
 800dbee:	4618      	mov	r0, r3
 800dbf0:	f7ff ffcc 	bl	800db8c <SD_CheckStatus>
 800dbf4:	4603      	mov	r3, r0
 800dbf6:	461a      	mov	r2, r3
 800dbf8:	4b12      	ldr	r3, [pc, #72]	@ (800dc44 <SD_initialize+0x7c>)
 800dbfa:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800dbfc:	4b11      	ldr	r3, [pc, #68]	@ (800dc44 <SD_initialize+0x7c>)
 800dbfe:	781b      	ldrb	r3, [r3, #0]
 800dc00:	b2db      	uxtb	r3, r3
 800dc02:	2b01      	cmp	r3, #1
 800dc04:	d017      	beq.n	800dc36 <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800dc06:	4b10      	ldr	r3, [pc, #64]	@ (800dc48 <SD_initialize+0x80>)
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d107      	bne.n	800dc1e <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800dc0e:	2200      	movs	r2, #0
 800dc10:	2102      	movs	r1, #2
 800dc12:	200a      	movs	r0, #10
 800dc14:	f003 f926 	bl	8010e64 <osMessageQueueNew>
 800dc18:	4603      	mov	r3, r0
 800dc1a:	4a0b      	ldr	r2, [pc, #44]	@ (800dc48 <SD_initialize+0x80>)
 800dc1c:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800dc1e:	4b0a      	ldr	r3, [pc, #40]	@ (800dc48 <SD_initialize+0x80>)
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d107      	bne.n	800dc36 <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800dc26:	4b07      	ldr	r3, [pc, #28]	@ (800dc44 <SD_initialize+0x7c>)
 800dc28:	781b      	ldrb	r3, [r3, #0]
 800dc2a:	b2db      	uxtb	r3, r3
 800dc2c:	f043 0301 	orr.w	r3, r3, #1
 800dc30:	b2da      	uxtb	r2, r3
 800dc32:	4b04      	ldr	r3, [pc, #16]	@ (800dc44 <SD_initialize+0x7c>)
 800dc34:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800dc36:	4b03      	ldr	r3, [pc, #12]	@ (800dc44 <SD_initialize+0x7c>)
 800dc38:	781b      	ldrb	r3, [r3, #0]
 800dc3a:	b2db      	uxtb	r3, r3
}
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	3708      	adds	r7, #8
 800dc40:	46bd      	mov	sp, r7
 800dc42:	bd80      	pop	{r7, pc}
 800dc44:	2000000d 	.word	0x2000000d
 800dc48:	20000760 	.word	0x20000760

0800dc4c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800dc4c:	b580      	push	{r7, lr}
 800dc4e:	b082      	sub	sp, #8
 800dc50:	af00      	add	r7, sp, #0
 800dc52:	4603      	mov	r3, r0
 800dc54:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800dc56:	79fb      	ldrb	r3, [r7, #7]
 800dc58:	4618      	mov	r0, r3
 800dc5a:	f7ff ff97 	bl	800db8c <SD_CheckStatus>
 800dc5e:	4603      	mov	r3, r0
}
 800dc60:	4618      	mov	r0, r3
 800dc62:	3708      	adds	r7, #8
 800dc64:	46bd      	mov	sp, r7
 800dc66:	bd80      	pop	{r7, pc}

0800dc68 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b088      	sub	sp, #32
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	60b9      	str	r1, [r7, #8]
 800dc70:	607a      	str	r2, [r7, #4]
 800dc72:	603b      	str	r3, [r7, #0]
 800dc74:	4603      	mov	r3, r0
 800dc76:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800dc78:	2301      	movs	r3, #1
 800dc7a:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800dc7c:	f247 5030 	movw	r0, #30000	@ 0x7530
 800dc80:	f7ff ff66 	bl	800db50 <SD_CheckStatusWithTimeout>
 800dc84:	4603      	mov	r3, r0
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	da01      	bge.n	800dc8e <SD_read+0x26>
  {
    return res;
 800dc8a:	7ffb      	ldrb	r3, [r7, #31]
 800dc8c:	e02f      	b.n	800dcee <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800dc8e:	683a      	ldr	r2, [r7, #0]
 800dc90:	6879      	ldr	r1, [r7, #4]
 800dc92:	68b8      	ldr	r0, [r7, #8]
 800dc94:	f7ff febc 	bl	800da10 <BSP_SD_ReadBlocks_DMA>
 800dc98:	4603      	mov	r3, r0
 800dc9a:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800dc9c:	7fbb      	ldrb	r3, [r7, #30]
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d124      	bne.n	800dcec <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800dca2:	4b15      	ldr	r3, [pc, #84]	@ (800dcf8 <SD_read+0x90>)
 800dca4:	6818      	ldr	r0, [r3, #0]
 800dca6:	f107 0112 	add.w	r1, r7, #18
 800dcaa:	f247 5330 	movw	r3, #30000	@ 0x7530
 800dcae:	2200      	movs	r2, #0
 800dcb0:	f003 f9d2 	bl	8011058 <osMessageQueueGet>
 800dcb4:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800dcb6:	69bb      	ldr	r3, [r7, #24]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d117      	bne.n	800dcec <SD_read+0x84>
 800dcbc:	8a7b      	ldrh	r3, [r7, #18]
 800dcbe:	2b01      	cmp	r3, #1
 800dcc0:	d114      	bne.n	800dcec <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800dcc2:	f002 fc9d 	bl	8010600 <osKernelGetTickCount>
 800dcc6:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800dcc8:	e007      	b.n	800dcda <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800dcca:	f7ff fed5 	bl	800da78 <BSP_SD_GetCardState>
 800dcce:	4603      	mov	r3, r0
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d102      	bne.n	800dcda <SD_read+0x72>
              {
                res = RES_OK;
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800dcd8:	e008      	b.n	800dcec <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800dcda:	f002 fc91 	bl	8010600 <osKernelGetTickCount>
 800dcde:	4602      	mov	r2, r0
 800dce0:	697b      	ldr	r3, [r7, #20]
 800dce2:	1ad3      	subs	r3, r2, r3
 800dce4:	f247 522f 	movw	r2, #29999	@ 0x752f
 800dce8:	4293      	cmp	r3, r2
 800dcea:	d9ee      	bls.n	800dcca <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800dcec:	7ffb      	ldrb	r3, [r7, #31]
}
 800dcee:	4618      	mov	r0, r3
 800dcf0:	3720      	adds	r7, #32
 800dcf2:	46bd      	mov	sp, r7
 800dcf4:	bd80      	pop	{r7, pc}
 800dcf6:	bf00      	nop
 800dcf8:	20000760 	.word	0x20000760

0800dcfc <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b088      	sub	sp, #32
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	60b9      	str	r1, [r7, #8]
 800dd04:	607a      	str	r2, [r7, #4]
 800dd06:	603b      	str	r3, [r7, #0]
 800dd08:	4603      	mov	r3, r0
 800dd0a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800dd0c:	2301      	movs	r3, #1
 800dd0e:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800dd10:	f247 5030 	movw	r0, #30000	@ 0x7530
 800dd14:	f7ff ff1c 	bl	800db50 <SD_CheckStatusWithTimeout>
 800dd18:	4603      	mov	r3, r0
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	da01      	bge.n	800dd22 <SD_write+0x26>
  {
    return res;
 800dd1e:	7ffb      	ldrb	r3, [r7, #31]
 800dd20:	e02d      	b.n	800dd7e <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800dd22:	683a      	ldr	r2, [r7, #0]
 800dd24:	6879      	ldr	r1, [r7, #4]
 800dd26:	68b8      	ldr	r0, [r7, #8]
 800dd28:	f7ff fe8c 	bl	800da44 <BSP_SD_WriteBlocks_DMA>
 800dd2c:	4603      	mov	r3, r0
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d124      	bne.n	800dd7c <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800dd32:	4b15      	ldr	r3, [pc, #84]	@ (800dd88 <SD_write+0x8c>)
 800dd34:	6818      	ldr	r0, [r3, #0]
 800dd36:	f107 0112 	add.w	r1, r7, #18
 800dd3a:	f247 5330 	movw	r3, #30000	@ 0x7530
 800dd3e:	2200      	movs	r2, #0
 800dd40:	f003 f98a 	bl	8011058 <osMessageQueueGet>
 800dd44:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800dd46:	69bb      	ldr	r3, [r7, #24]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d117      	bne.n	800dd7c <SD_write+0x80>
 800dd4c:	8a7b      	ldrh	r3, [r7, #18]
 800dd4e:	2b02      	cmp	r3, #2
 800dd50:	d114      	bne.n	800dd7c <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800dd52:	f002 fc55 	bl	8010600 <osKernelGetTickCount>
 800dd56:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800dd58:	e007      	b.n	800dd6a <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800dd5a:	f7ff fe8d 	bl	800da78 <BSP_SD_GetCardState>
 800dd5e:	4603      	mov	r3, r0
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d102      	bne.n	800dd6a <SD_write+0x6e>
          {
            res = RES_OK;
 800dd64:	2300      	movs	r3, #0
 800dd66:	77fb      	strb	r3, [r7, #31]
            break;
 800dd68:	e008      	b.n	800dd7c <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800dd6a:	f002 fc49 	bl	8010600 <osKernelGetTickCount>
 800dd6e:	4602      	mov	r2, r0
 800dd70:	697b      	ldr	r3, [r7, #20]
 800dd72:	1ad3      	subs	r3, r2, r3
 800dd74:	f247 522f 	movw	r2, #29999	@ 0x752f
 800dd78:	4293      	cmp	r3, r2
 800dd7a:	d9ee      	bls.n	800dd5a <SD_write+0x5e>
        res = RES_OK;
    }

#endif

  return res;
 800dd7c:	7ffb      	ldrb	r3, [r7, #31]
}
 800dd7e:	4618      	mov	r0, r3
 800dd80:	3720      	adds	r7, #32
 800dd82:	46bd      	mov	sp, r7
 800dd84:	bd80      	pop	{r7, pc}
 800dd86:	bf00      	nop
 800dd88:	20000760 	.word	0x20000760

0800dd8c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800dd8c:	b580      	push	{r7, lr}
 800dd8e:	b08c      	sub	sp, #48	@ 0x30
 800dd90:	af00      	add	r7, sp, #0
 800dd92:	4603      	mov	r3, r0
 800dd94:	603a      	str	r2, [r7, #0]
 800dd96:	71fb      	strb	r3, [r7, #7]
 800dd98:	460b      	mov	r3, r1
 800dd9a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800dd9c:	2301      	movs	r3, #1
 800dd9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800dda2:	4b25      	ldr	r3, [pc, #148]	@ (800de38 <SD_ioctl+0xac>)
 800dda4:	781b      	ldrb	r3, [r3, #0]
 800dda6:	b2db      	uxtb	r3, r3
 800dda8:	f003 0301 	and.w	r3, r3, #1
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d001      	beq.n	800ddb4 <SD_ioctl+0x28>
 800ddb0:	2303      	movs	r3, #3
 800ddb2:	e03c      	b.n	800de2e <SD_ioctl+0xa2>

  switch (cmd)
 800ddb4:	79bb      	ldrb	r3, [r7, #6]
 800ddb6:	2b03      	cmp	r3, #3
 800ddb8:	d834      	bhi.n	800de24 <SD_ioctl+0x98>
 800ddba:	a201      	add	r2, pc, #4	@ (adr r2, 800ddc0 <SD_ioctl+0x34>)
 800ddbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddc0:	0800ddd1 	.word	0x0800ddd1
 800ddc4:	0800ddd9 	.word	0x0800ddd9
 800ddc8:	0800ddf1 	.word	0x0800ddf1
 800ddcc:	0800de0b 	.word	0x0800de0b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ddd6:	e028      	b.n	800de2a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800ddd8:	f107 030c 	add.w	r3, r7, #12
 800dddc:	4618      	mov	r0, r3
 800ddde:	f7ff fe5b 	bl	800da98 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800dde2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dde4:	683b      	ldr	r3, [r7, #0]
 800dde6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800dde8:	2300      	movs	r3, #0
 800ddea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ddee:	e01c      	b.n	800de2a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ddf0:	f107 030c 	add.w	r3, r7, #12
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	f7ff fe4f 	bl	800da98 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800ddfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ddfc:	b29a      	uxth	r2, r3
 800ddfe:	683b      	ldr	r3, [r7, #0]
 800de00:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800de02:	2300      	movs	r3, #0
 800de04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800de08:	e00f      	b.n	800de2a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800de0a:	f107 030c 	add.w	r3, r7, #12
 800de0e:	4618      	mov	r0, r3
 800de10:	f7ff fe42 	bl	800da98 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800de14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de16:	0a5a      	lsrs	r2, r3, #9
 800de18:	683b      	ldr	r3, [r7, #0]
 800de1a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800de1c:	2300      	movs	r3, #0
 800de1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800de22:	e002      	b.n	800de2a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800de24:	2304      	movs	r3, #4
 800de26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800de2a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800de2e:	4618      	mov	r0, r3
 800de30:	3730      	adds	r7, #48	@ 0x30
 800de32:	46bd      	mov	sp, r7
 800de34:	bd80      	pop	{r7, pc}
 800de36:	bf00      	nop
 800de38:	2000000d 	.word	0x2000000d

0800de3c <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800de3c:	b580      	push	{r7, lr}
 800de3e:	b082      	sub	sp, #8
 800de40:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800de42:	2302      	movs	r3, #2
 800de44:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800de46:	4b05      	ldr	r3, [pc, #20]	@ (800de5c <BSP_SD_WriteCpltCallback+0x20>)
 800de48:	6818      	ldr	r0, [r3, #0]
 800de4a:	1db9      	adds	r1, r7, #6
 800de4c:	2300      	movs	r3, #0
 800de4e:	2200      	movs	r2, #0
 800de50:	f003 f88e 	bl	8010f70 <osMessageQueuePut>
#endif
}
 800de54:	bf00      	nop
 800de56:	3708      	adds	r7, #8
 800de58:	46bd      	mov	sp, r7
 800de5a:	bd80      	pop	{r7, pc}
 800de5c:	20000760 	.word	0x20000760

0800de60 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800de60:	b580      	push	{r7, lr}
 800de62:	b082      	sub	sp, #8
 800de64:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800de66:	2301      	movs	r3, #1
 800de68:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800de6a:	4b05      	ldr	r3, [pc, #20]	@ (800de80 <BSP_SD_ReadCpltCallback+0x20>)
 800de6c:	6818      	ldr	r0, [r3, #0]
 800de6e:	1db9      	adds	r1, r7, #6
 800de70:	2300      	movs	r3, #0
 800de72:	2200      	movs	r2, #0
 800de74:	f003 f87c 	bl	8010f70 <osMessageQueuePut>
#endif
}
 800de78:	bf00      	nop
 800de7a:	3708      	adds	r7, #8
 800de7c:	46bd      	mov	sp, r7
 800de7e:	bd80      	pop	{r7, pc}
 800de80:	20000760 	.word	0x20000760

0800de84 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800de84:	b580      	push	{r7, lr}
 800de86:	b084      	sub	sp, #16
 800de88:	af00      	add	r7, sp, #0
 800de8a:	4603      	mov	r3, r0
 800de8c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800de8e:	79fb      	ldrb	r3, [r7, #7]
 800de90:	4a08      	ldr	r2, [pc, #32]	@ (800deb4 <disk_status+0x30>)
 800de92:	009b      	lsls	r3, r3, #2
 800de94:	4413      	add	r3, r2
 800de96:	685b      	ldr	r3, [r3, #4]
 800de98:	685b      	ldr	r3, [r3, #4]
 800de9a:	79fa      	ldrb	r2, [r7, #7]
 800de9c:	4905      	ldr	r1, [pc, #20]	@ (800deb4 <disk_status+0x30>)
 800de9e:	440a      	add	r2, r1
 800dea0:	7a12      	ldrb	r2, [r2, #8]
 800dea2:	4610      	mov	r0, r2
 800dea4:	4798      	blx	r3
 800dea6:	4603      	mov	r3, r0
 800dea8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800deaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800deac:	4618      	mov	r0, r3
 800deae:	3710      	adds	r7, #16
 800deb0:	46bd      	mov	sp, r7
 800deb2:	bd80      	pop	{r7, pc}
 800deb4:	2000078c 	.word	0x2000078c

0800deb8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800deb8:	b580      	push	{r7, lr}
 800deba:	b084      	sub	sp, #16
 800debc:	af00      	add	r7, sp, #0
 800debe:	4603      	mov	r3, r0
 800dec0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800dec2:	2300      	movs	r3, #0
 800dec4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800dec6:	79fb      	ldrb	r3, [r7, #7]
 800dec8:	4a0d      	ldr	r2, [pc, #52]	@ (800df00 <disk_initialize+0x48>)
 800deca:	5cd3      	ldrb	r3, [r2, r3]
 800decc:	2b00      	cmp	r3, #0
 800dece:	d111      	bne.n	800def4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800ded0:	79fb      	ldrb	r3, [r7, #7]
 800ded2:	4a0b      	ldr	r2, [pc, #44]	@ (800df00 <disk_initialize+0x48>)
 800ded4:	2101      	movs	r1, #1
 800ded6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ded8:	79fb      	ldrb	r3, [r7, #7]
 800deda:	4a09      	ldr	r2, [pc, #36]	@ (800df00 <disk_initialize+0x48>)
 800dedc:	009b      	lsls	r3, r3, #2
 800dede:	4413      	add	r3, r2
 800dee0:	685b      	ldr	r3, [r3, #4]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	79fa      	ldrb	r2, [r7, #7]
 800dee6:	4906      	ldr	r1, [pc, #24]	@ (800df00 <disk_initialize+0x48>)
 800dee8:	440a      	add	r2, r1
 800deea:	7a12      	ldrb	r2, [r2, #8]
 800deec:	4610      	mov	r0, r2
 800deee:	4798      	blx	r3
 800def0:	4603      	mov	r3, r0
 800def2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800def4:	7bfb      	ldrb	r3, [r7, #15]
}
 800def6:	4618      	mov	r0, r3
 800def8:	3710      	adds	r7, #16
 800defa:	46bd      	mov	sp, r7
 800defc:	bd80      	pop	{r7, pc}
 800defe:	bf00      	nop
 800df00:	2000078c 	.word	0x2000078c

0800df04 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800df04:	b590      	push	{r4, r7, lr}
 800df06:	b087      	sub	sp, #28
 800df08:	af00      	add	r7, sp, #0
 800df0a:	60b9      	str	r1, [r7, #8]
 800df0c:	607a      	str	r2, [r7, #4]
 800df0e:	603b      	str	r3, [r7, #0]
 800df10:	4603      	mov	r3, r0
 800df12:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800df14:	7bfb      	ldrb	r3, [r7, #15]
 800df16:	4a0a      	ldr	r2, [pc, #40]	@ (800df40 <disk_read+0x3c>)
 800df18:	009b      	lsls	r3, r3, #2
 800df1a:	4413      	add	r3, r2
 800df1c:	685b      	ldr	r3, [r3, #4]
 800df1e:	689c      	ldr	r4, [r3, #8]
 800df20:	7bfb      	ldrb	r3, [r7, #15]
 800df22:	4a07      	ldr	r2, [pc, #28]	@ (800df40 <disk_read+0x3c>)
 800df24:	4413      	add	r3, r2
 800df26:	7a18      	ldrb	r0, [r3, #8]
 800df28:	683b      	ldr	r3, [r7, #0]
 800df2a:	687a      	ldr	r2, [r7, #4]
 800df2c:	68b9      	ldr	r1, [r7, #8]
 800df2e:	47a0      	blx	r4
 800df30:	4603      	mov	r3, r0
 800df32:	75fb      	strb	r3, [r7, #23]
  return res;
 800df34:	7dfb      	ldrb	r3, [r7, #23]
}
 800df36:	4618      	mov	r0, r3
 800df38:	371c      	adds	r7, #28
 800df3a:	46bd      	mov	sp, r7
 800df3c:	bd90      	pop	{r4, r7, pc}
 800df3e:	bf00      	nop
 800df40:	2000078c 	.word	0x2000078c

0800df44 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800df44:	b590      	push	{r4, r7, lr}
 800df46:	b087      	sub	sp, #28
 800df48:	af00      	add	r7, sp, #0
 800df4a:	60b9      	str	r1, [r7, #8]
 800df4c:	607a      	str	r2, [r7, #4]
 800df4e:	603b      	str	r3, [r7, #0]
 800df50:	4603      	mov	r3, r0
 800df52:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800df54:	7bfb      	ldrb	r3, [r7, #15]
 800df56:	4a0a      	ldr	r2, [pc, #40]	@ (800df80 <disk_write+0x3c>)
 800df58:	009b      	lsls	r3, r3, #2
 800df5a:	4413      	add	r3, r2
 800df5c:	685b      	ldr	r3, [r3, #4]
 800df5e:	68dc      	ldr	r4, [r3, #12]
 800df60:	7bfb      	ldrb	r3, [r7, #15]
 800df62:	4a07      	ldr	r2, [pc, #28]	@ (800df80 <disk_write+0x3c>)
 800df64:	4413      	add	r3, r2
 800df66:	7a18      	ldrb	r0, [r3, #8]
 800df68:	683b      	ldr	r3, [r7, #0]
 800df6a:	687a      	ldr	r2, [r7, #4]
 800df6c:	68b9      	ldr	r1, [r7, #8]
 800df6e:	47a0      	blx	r4
 800df70:	4603      	mov	r3, r0
 800df72:	75fb      	strb	r3, [r7, #23]
  return res;
 800df74:	7dfb      	ldrb	r3, [r7, #23]
}
 800df76:	4618      	mov	r0, r3
 800df78:	371c      	adds	r7, #28
 800df7a:	46bd      	mov	sp, r7
 800df7c:	bd90      	pop	{r4, r7, pc}
 800df7e:	bf00      	nop
 800df80:	2000078c 	.word	0x2000078c

0800df84 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b084      	sub	sp, #16
 800df88:	af00      	add	r7, sp, #0
 800df8a:	4603      	mov	r3, r0
 800df8c:	603a      	str	r2, [r7, #0]
 800df8e:	71fb      	strb	r3, [r7, #7]
 800df90:	460b      	mov	r3, r1
 800df92:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800df94:	79fb      	ldrb	r3, [r7, #7]
 800df96:	4a09      	ldr	r2, [pc, #36]	@ (800dfbc <disk_ioctl+0x38>)
 800df98:	009b      	lsls	r3, r3, #2
 800df9a:	4413      	add	r3, r2
 800df9c:	685b      	ldr	r3, [r3, #4]
 800df9e:	691b      	ldr	r3, [r3, #16]
 800dfa0:	79fa      	ldrb	r2, [r7, #7]
 800dfa2:	4906      	ldr	r1, [pc, #24]	@ (800dfbc <disk_ioctl+0x38>)
 800dfa4:	440a      	add	r2, r1
 800dfa6:	7a10      	ldrb	r0, [r2, #8]
 800dfa8:	79b9      	ldrb	r1, [r7, #6]
 800dfaa:	683a      	ldr	r2, [r7, #0]
 800dfac:	4798      	blx	r3
 800dfae:	4603      	mov	r3, r0
 800dfb0:	73fb      	strb	r3, [r7, #15]
  return res;
 800dfb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfb4:	4618      	mov	r0, r3
 800dfb6:	3710      	adds	r7, #16
 800dfb8:	46bd      	mov	sp, r7
 800dfba:	bd80      	pop	{r7, pc}
 800dfbc:	2000078c 	.word	0x2000078c

0800dfc0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800dfc0:	b480      	push	{r7}
 800dfc2:	b085      	sub	sp, #20
 800dfc4:	af00      	add	r7, sp, #0
 800dfc6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	3301      	adds	r3, #1
 800dfcc:	781b      	ldrb	r3, [r3, #0]
 800dfce:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800dfd0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800dfd4:	021b      	lsls	r3, r3, #8
 800dfd6:	b21a      	sxth	r2, r3
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	781b      	ldrb	r3, [r3, #0]
 800dfdc:	b21b      	sxth	r3, r3
 800dfde:	4313      	orrs	r3, r2
 800dfe0:	b21b      	sxth	r3, r3
 800dfe2:	81fb      	strh	r3, [r7, #14]
	return rv;
 800dfe4:	89fb      	ldrh	r3, [r7, #14]
}
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	3714      	adds	r7, #20
 800dfea:	46bd      	mov	sp, r7
 800dfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff0:	4770      	bx	lr

0800dff2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800dff2:	b480      	push	{r7}
 800dff4:	b085      	sub	sp, #20
 800dff6:	af00      	add	r7, sp, #0
 800dff8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	3303      	adds	r3, #3
 800dffe:	781b      	ldrb	r3, [r3, #0]
 800e000:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	021b      	lsls	r3, r3, #8
 800e006:	687a      	ldr	r2, [r7, #4]
 800e008:	3202      	adds	r2, #2
 800e00a:	7812      	ldrb	r2, [r2, #0]
 800e00c:	4313      	orrs	r3, r2
 800e00e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	021b      	lsls	r3, r3, #8
 800e014:	687a      	ldr	r2, [r7, #4]
 800e016:	3201      	adds	r2, #1
 800e018:	7812      	ldrb	r2, [r2, #0]
 800e01a:	4313      	orrs	r3, r2
 800e01c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	021b      	lsls	r3, r3, #8
 800e022:	687a      	ldr	r2, [r7, #4]
 800e024:	7812      	ldrb	r2, [r2, #0]
 800e026:	4313      	orrs	r3, r2
 800e028:	60fb      	str	r3, [r7, #12]
	return rv;
 800e02a:	68fb      	ldr	r3, [r7, #12]
}
 800e02c:	4618      	mov	r0, r3
 800e02e:	3714      	adds	r7, #20
 800e030:	46bd      	mov	sp, r7
 800e032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e036:	4770      	bx	lr

0800e038 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800e038:	b480      	push	{r7}
 800e03a:	b083      	sub	sp, #12
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	6078      	str	r0, [r7, #4]
 800e040:	460b      	mov	r3, r1
 800e042:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	1c5a      	adds	r2, r3, #1
 800e048:	607a      	str	r2, [r7, #4]
 800e04a:	887a      	ldrh	r2, [r7, #2]
 800e04c:	b2d2      	uxtb	r2, r2
 800e04e:	701a      	strb	r2, [r3, #0]
 800e050:	887b      	ldrh	r3, [r7, #2]
 800e052:	0a1b      	lsrs	r3, r3, #8
 800e054:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	1c5a      	adds	r2, r3, #1
 800e05a:	607a      	str	r2, [r7, #4]
 800e05c:	887a      	ldrh	r2, [r7, #2]
 800e05e:	b2d2      	uxtb	r2, r2
 800e060:	701a      	strb	r2, [r3, #0]
}
 800e062:	bf00      	nop
 800e064:	370c      	adds	r7, #12
 800e066:	46bd      	mov	sp, r7
 800e068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e06c:	4770      	bx	lr

0800e06e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800e06e:	b480      	push	{r7}
 800e070:	b083      	sub	sp, #12
 800e072:	af00      	add	r7, sp, #0
 800e074:	6078      	str	r0, [r7, #4]
 800e076:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	1c5a      	adds	r2, r3, #1
 800e07c:	607a      	str	r2, [r7, #4]
 800e07e:	683a      	ldr	r2, [r7, #0]
 800e080:	b2d2      	uxtb	r2, r2
 800e082:	701a      	strb	r2, [r3, #0]
 800e084:	683b      	ldr	r3, [r7, #0]
 800e086:	0a1b      	lsrs	r3, r3, #8
 800e088:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	1c5a      	adds	r2, r3, #1
 800e08e:	607a      	str	r2, [r7, #4]
 800e090:	683a      	ldr	r2, [r7, #0]
 800e092:	b2d2      	uxtb	r2, r2
 800e094:	701a      	strb	r2, [r3, #0]
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	0a1b      	lsrs	r3, r3, #8
 800e09a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	1c5a      	adds	r2, r3, #1
 800e0a0:	607a      	str	r2, [r7, #4]
 800e0a2:	683a      	ldr	r2, [r7, #0]
 800e0a4:	b2d2      	uxtb	r2, r2
 800e0a6:	701a      	strb	r2, [r3, #0]
 800e0a8:	683b      	ldr	r3, [r7, #0]
 800e0aa:	0a1b      	lsrs	r3, r3, #8
 800e0ac:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	1c5a      	adds	r2, r3, #1
 800e0b2:	607a      	str	r2, [r7, #4]
 800e0b4:	683a      	ldr	r2, [r7, #0]
 800e0b6:	b2d2      	uxtb	r2, r2
 800e0b8:	701a      	strb	r2, [r3, #0]
}
 800e0ba:	bf00      	nop
 800e0bc:	370c      	adds	r7, #12
 800e0be:	46bd      	mov	sp, r7
 800e0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c4:	4770      	bx	lr

0800e0c6 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800e0c6:	b480      	push	{r7}
 800e0c8:	b087      	sub	sp, #28
 800e0ca:	af00      	add	r7, sp, #0
 800e0cc:	60f8      	str	r0, [r7, #12]
 800e0ce:	60b9      	str	r1, [r7, #8]
 800e0d0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800e0d6:	68bb      	ldr	r3, [r7, #8]
 800e0d8:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d00d      	beq.n	800e0fc <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800e0e0:	693a      	ldr	r2, [r7, #16]
 800e0e2:	1c53      	adds	r3, r2, #1
 800e0e4:	613b      	str	r3, [r7, #16]
 800e0e6:	697b      	ldr	r3, [r7, #20]
 800e0e8:	1c59      	adds	r1, r3, #1
 800e0ea:	6179      	str	r1, [r7, #20]
 800e0ec:	7812      	ldrb	r2, [r2, #0]
 800e0ee:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	3b01      	subs	r3, #1
 800e0f4:	607b      	str	r3, [r7, #4]
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d1f1      	bne.n	800e0e0 <mem_cpy+0x1a>
	}
}
 800e0fc:	bf00      	nop
 800e0fe:	371c      	adds	r7, #28
 800e100:	46bd      	mov	sp, r7
 800e102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e106:	4770      	bx	lr

0800e108 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800e108:	b480      	push	{r7}
 800e10a:	b087      	sub	sp, #28
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	60f8      	str	r0, [r7, #12]
 800e110:	60b9      	str	r1, [r7, #8]
 800e112:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800e118:	697b      	ldr	r3, [r7, #20]
 800e11a:	1c5a      	adds	r2, r3, #1
 800e11c:	617a      	str	r2, [r7, #20]
 800e11e:	68ba      	ldr	r2, [r7, #8]
 800e120:	b2d2      	uxtb	r2, r2
 800e122:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	3b01      	subs	r3, #1
 800e128:	607b      	str	r3, [r7, #4]
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d1f3      	bne.n	800e118 <mem_set+0x10>
}
 800e130:	bf00      	nop
 800e132:	bf00      	nop
 800e134:	371c      	adds	r7, #28
 800e136:	46bd      	mov	sp, r7
 800e138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e13c:	4770      	bx	lr

0800e13e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800e13e:	b480      	push	{r7}
 800e140:	b089      	sub	sp, #36	@ 0x24
 800e142:	af00      	add	r7, sp, #0
 800e144:	60f8      	str	r0, [r7, #12]
 800e146:	60b9      	str	r1, [r7, #8]
 800e148:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	61fb      	str	r3, [r7, #28]
 800e14e:	68bb      	ldr	r3, [r7, #8]
 800e150:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800e152:	2300      	movs	r3, #0
 800e154:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800e156:	69fb      	ldr	r3, [r7, #28]
 800e158:	1c5a      	adds	r2, r3, #1
 800e15a:	61fa      	str	r2, [r7, #28]
 800e15c:	781b      	ldrb	r3, [r3, #0]
 800e15e:	4619      	mov	r1, r3
 800e160:	69bb      	ldr	r3, [r7, #24]
 800e162:	1c5a      	adds	r2, r3, #1
 800e164:	61ba      	str	r2, [r7, #24]
 800e166:	781b      	ldrb	r3, [r3, #0]
 800e168:	1acb      	subs	r3, r1, r3
 800e16a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	3b01      	subs	r3, #1
 800e170:	607b      	str	r3, [r7, #4]
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	2b00      	cmp	r3, #0
 800e176:	d002      	beq.n	800e17e <mem_cmp+0x40>
 800e178:	697b      	ldr	r3, [r7, #20]
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d0eb      	beq.n	800e156 <mem_cmp+0x18>

	return r;
 800e17e:	697b      	ldr	r3, [r7, #20]
}
 800e180:	4618      	mov	r0, r3
 800e182:	3724      	adds	r7, #36	@ 0x24
 800e184:	46bd      	mov	sp, r7
 800e186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e18a:	4770      	bx	lr

0800e18c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800e18c:	b480      	push	{r7}
 800e18e:	b083      	sub	sp, #12
 800e190:	af00      	add	r7, sp, #0
 800e192:	6078      	str	r0, [r7, #4]
 800e194:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800e196:	e002      	b.n	800e19e <chk_chr+0x12>
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	3301      	adds	r3, #1
 800e19c:	607b      	str	r3, [r7, #4]
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	781b      	ldrb	r3, [r3, #0]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d005      	beq.n	800e1b2 <chk_chr+0x26>
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	781b      	ldrb	r3, [r3, #0]
 800e1aa:	461a      	mov	r2, r3
 800e1ac:	683b      	ldr	r3, [r7, #0]
 800e1ae:	4293      	cmp	r3, r2
 800e1b0:	d1f2      	bne.n	800e198 <chk_chr+0xc>
	return *str;
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	781b      	ldrb	r3, [r3, #0]
}
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	370c      	adds	r7, #12
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c0:	4770      	bx	lr

0800e1c2 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800e1c2:	b580      	push	{r7, lr}
 800e1c4:	b082      	sub	sp, #8
 800e1c6:	af00      	add	r7, sp, #0
 800e1c8:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d009      	beq.n	800e1e4 <lock_fs+0x22>
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	68db      	ldr	r3, [r3, #12]
 800e1d4:	4618      	mov	r0, r3
 800e1d6:	f002 f960 	bl	801049a <ff_req_grant>
 800e1da:	4603      	mov	r3, r0
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d001      	beq.n	800e1e4 <lock_fs+0x22>
 800e1e0:	2301      	movs	r3, #1
 800e1e2:	e000      	b.n	800e1e6 <lock_fs+0x24>
 800e1e4:	2300      	movs	r3, #0
}
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	3708      	adds	r7, #8
 800e1ea:	46bd      	mov	sp, r7
 800e1ec:	bd80      	pop	{r7, pc}

0800e1ee <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800e1ee:	b580      	push	{r7, lr}
 800e1f0:	b082      	sub	sp, #8
 800e1f2:	af00      	add	r7, sp, #0
 800e1f4:	6078      	str	r0, [r7, #4]
 800e1f6:	460b      	mov	r3, r1
 800e1f8:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d00d      	beq.n	800e21c <unlock_fs+0x2e>
 800e200:	78fb      	ldrb	r3, [r7, #3]
 800e202:	2b0c      	cmp	r3, #12
 800e204:	d00a      	beq.n	800e21c <unlock_fs+0x2e>
 800e206:	78fb      	ldrb	r3, [r7, #3]
 800e208:	2b0b      	cmp	r3, #11
 800e20a:	d007      	beq.n	800e21c <unlock_fs+0x2e>
 800e20c:	78fb      	ldrb	r3, [r7, #3]
 800e20e:	2b0f      	cmp	r3, #15
 800e210:	d004      	beq.n	800e21c <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	68db      	ldr	r3, [r3, #12]
 800e216:	4618      	mov	r0, r3
 800e218:	f002 f954 	bl	80104c4 <ff_rel_grant>
	}
}
 800e21c:	bf00      	nop
 800e21e:	3708      	adds	r7, #8
 800e220:	46bd      	mov	sp, r7
 800e222:	bd80      	pop	{r7, pc}

0800e224 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e224:	b480      	push	{r7}
 800e226:	b085      	sub	sp, #20
 800e228:	af00      	add	r7, sp, #0
 800e22a:	6078      	str	r0, [r7, #4]
 800e22c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e22e:	2300      	movs	r3, #0
 800e230:	60bb      	str	r3, [r7, #8]
 800e232:	68bb      	ldr	r3, [r7, #8]
 800e234:	60fb      	str	r3, [r7, #12]
 800e236:	e029      	b.n	800e28c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800e238:	4a27      	ldr	r2, [pc, #156]	@ (800e2d8 <chk_lock+0xb4>)
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	011b      	lsls	r3, r3, #4
 800e23e:	4413      	add	r3, r2
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	2b00      	cmp	r3, #0
 800e244:	d01d      	beq.n	800e282 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e246:	4a24      	ldr	r2, [pc, #144]	@ (800e2d8 <chk_lock+0xb4>)
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	011b      	lsls	r3, r3, #4
 800e24c:	4413      	add	r3, r2
 800e24e:	681a      	ldr	r2, [r3, #0]
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	429a      	cmp	r2, r3
 800e256:	d116      	bne.n	800e286 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800e258:	4a1f      	ldr	r2, [pc, #124]	@ (800e2d8 <chk_lock+0xb4>)
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	011b      	lsls	r3, r3, #4
 800e25e:	4413      	add	r3, r2
 800e260:	3304      	adds	r3, #4
 800e262:	681a      	ldr	r2, [r3, #0]
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e268:	429a      	cmp	r2, r3
 800e26a:	d10c      	bne.n	800e286 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e26c:	4a1a      	ldr	r2, [pc, #104]	@ (800e2d8 <chk_lock+0xb4>)
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	011b      	lsls	r3, r3, #4
 800e272:	4413      	add	r3, r2
 800e274:	3308      	adds	r3, #8
 800e276:	681a      	ldr	r2, [r3, #0]
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800e27c:	429a      	cmp	r2, r3
 800e27e:	d102      	bne.n	800e286 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e280:	e007      	b.n	800e292 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800e282:	2301      	movs	r3, #1
 800e284:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	3301      	adds	r3, #1
 800e28a:	60fb      	str	r3, [r7, #12]
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	2b01      	cmp	r3, #1
 800e290:	d9d2      	bls.n	800e238 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	2b02      	cmp	r3, #2
 800e296:	d109      	bne.n	800e2ac <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800e298:	68bb      	ldr	r3, [r7, #8]
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d102      	bne.n	800e2a4 <chk_lock+0x80>
 800e29e:	683b      	ldr	r3, [r7, #0]
 800e2a0:	2b02      	cmp	r3, #2
 800e2a2:	d101      	bne.n	800e2a8 <chk_lock+0x84>
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	e010      	b.n	800e2ca <chk_lock+0xa6>
 800e2a8:	2312      	movs	r3, #18
 800e2aa:	e00e      	b.n	800e2ca <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800e2ac:	683b      	ldr	r3, [r7, #0]
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d108      	bne.n	800e2c4 <chk_lock+0xa0>
 800e2b2:	4a09      	ldr	r2, [pc, #36]	@ (800e2d8 <chk_lock+0xb4>)
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	011b      	lsls	r3, r3, #4
 800e2b8:	4413      	add	r3, r2
 800e2ba:	330c      	adds	r3, #12
 800e2bc:	881b      	ldrh	r3, [r3, #0]
 800e2be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e2c2:	d101      	bne.n	800e2c8 <chk_lock+0xa4>
 800e2c4:	2310      	movs	r3, #16
 800e2c6:	e000      	b.n	800e2ca <chk_lock+0xa6>
 800e2c8:	2300      	movs	r3, #0
}
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	3714      	adds	r7, #20
 800e2ce:	46bd      	mov	sp, r7
 800e2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2d4:	4770      	bx	lr
 800e2d6:	bf00      	nop
 800e2d8:	2000076c 	.word	0x2000076c

0800e2dc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800e2dc:	b480      	push	{r7}
 800e2de:	b083      	sub	sp, #12
 800e2e0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e2e2:	2300      	movs	r3, #0
 800e2e4:	607b      	str	r3, [r7, #4]
 800e2e6:	e002      	b.n	800e2ee <enq_lock+0x12>
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	3301      	adds	r3, #1
 800e2ec:	607b      	str	r3, [r7, #4]
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	2b01      	cmp	r3, #1
 800e2f2:	d806      	bhi.n	800e302 <enq_lock+0x26>
 800e2f4:	4a09      	ldr	r2, [pc, #36]	@ (800e31c <enq_lock+0x40>)
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	011b      	lsls	r3, r3, #4
 800e2fa:	4413      	add	r3, r2
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d1f2      	bne.n	800e2e8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	2b02      	cmp	r3, #2
 800e306:	bf14      	ite	ne
 800e308:	2301      	movne	r3, #1
 800e30a:	2300      	moveq	r3, #0
 800e30c:	b2db      	uxtb	r3, r3
}
 800e30e:	4618      	mov	r0, r3
 800e310:	370c      	adds	r7, #12
 800e312:	46bd      	mov	sp, r7
 800e314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e318:	4770      	bx	lr
 800e31a:	bf00      	nop
 800e31c:	2000076c 	.word	0x2000076c

0800e320 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e320:	b480      	push	{r7}
 800e322:	b085      	sub	sp, #20
 800e324:	af00      	add	r7, sp, #0
 800e326:	6078      	str	r0, [r7, #4]
 800e328:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e32a:	2300      	movs	r3, #0
 800e32c:	60fb      	str	r3, [r7, #12]
 800e32e:	e01f      	b.n	800e370 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800e330:	4a41      	ldr	r2, [pc, #260]	@ (800e438 <inc_lock+0x118>)
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	011b      	lsls	r3, r3, #4
 800e336:	4413      	add	r3, r2
 800e338:	681a      	ldr	r2, [r3, #0]
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	429a      	cmp	r2, r3
 800e340:	d113      	bne.n	800e36a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800e342:	4a3d      	ldr	r2, [pc, #244]	@ (800e438 <inc_lock+0x118>)
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	011b      	lsls	r3, r3, #4
 800e348:	4413      	add	r3, r2
 800e34a:	3304      	adds	r3, #4
 800e34c:	681a      	ldr	r2, [r3, #0]
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800e352:	429a      	cmp	r2, r3
 800e354:	d109      	bne.n	800e36a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800e356:	4a38      	ldr	r2, [pc, #224]	@ (800e438 <inc_lock+0x118>)
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	011b      	lsls	r3, r3, #4
 800e35c:	4413      	add	r3, r2
 800e35e:	3308      	adds	r3, #8
 800e360:	681a      	ldr	r2, [r3, #0]
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800e366:	429a      	cmp	r2, r3
 800e368:	d006      	beq.n	800e378 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	3301      	adds	r3, #1
 800e36e:	60fb      	str	r3, [r7, #12]
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	2b01      	cmp	r3, #1
 800e374:	d9dc      	bls.n	800e330 <inc_lock+0x10>
 800e376:	e000      	b.n	800e37a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800e378:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	2b02      	cmp	r3, #2
 800e37e:	d132      	bne.n	800e3e6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e380:	2300      	movs	r3, #0
 800e382:	60fb      	str	r3, [r7, #12]
 800e384:	e002      	b.n	800e38c <inc_lock+0x6c>
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	3301      	adds	r3, #1
 800e38a:	60fb      	str	r3, [r7, #12]
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	2b01      	cmp	r3, #1
 800e390:	d806      	bhi.n	800e3a0 <inc_lock+0x80>
 800e392:	4a29      	ldr	r2, [pc, #164]	@ (800e438 <inc_lock+0x118>)
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	011b      	lsls	r3, r3, #4
 800e398:	4413      	add	r3, r2
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d1f2      	bne.n	800e386 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	2b02      	cmp	r3, #2
 800e3a4:	d101      	bne.n	800e3aa <inc_lock+0x8a>
 800e3a6:	2300      	movs	r3, #0
 800e3a8:	e040      	b.n	800e42c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	681a      	ldr	r2, [r3, #0]
 800e3ae:	4922      	ldr	r1, [pc, #136]	@ (800e438 <inc_lock+0x118>)
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	011b      	lsls	r3, r3, #4
 800e3b4:	440b      	add	r3, r1
 800e3b6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	689a      	ldr	r2, [r3, #8]
 800e3bc:	491e      	ldr	r1, [pc, #120]	@ (800e438 <inc_lock+0x118>)
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	011b      	lsls	r3, r3, #4
 800e3c2:	440b      	add	r3, r1
 800e3c4:	3304      	adds	r3, #4
 800e3c6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	695a      	ldr	r2, [r3, #20]
 800e3cc:	491a      	ldr	r1, [pc, #104]	@ (800e438 <inc_lock+0x118>)
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	011b      	lsls	r3, r3, #4
 800e3d2:	440b      	add	r3, r1
 800e3d4:	3308      	adds	r3, #8
 800e3d6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800e3d8:	4a17      	ldr	r2, [pc, #92]	@ (800e438 <inc_lock+0x118>)
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	011b      	lsls	r3, r3, #4
 800e3de:	4413      	add	r3, r2
 800e3e0:	330c      	adds	r3, #12
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800e3e6:	683b      	ldr	r3, [r7, #0]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d009      	beq.n	800e400 <inc_lock+0xe0>
 800e3ec:	4a12      	ldr	r2, [pc, #72]	@ (800e438 <inc_lock+0x118>)
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	011b      	lsls	r3, r3, #4
 800e3f2:	4413      	add	r3, r2
 800e3f4:	330c      	adds	r3, #12
 800e3f6:	881b      	ldrh	r3, [r3, #0]
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d001      	beq.n	800e400 <inc_lock+0xe0>
 800e3fc:	2300      	movs	r3, #0
 800e3fe:	e015      	b.n	800e42c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800e400:	683b      	ldr	r3, [r7, #0]
 800e402:	2b00      	cmp	r3, #0
 800e404:	d108      	bne.n	800e418 <inc_lock+0xf8>
 800e406:	4a0c      	ldr	r2, [pc, #48]	@ (800e438 <inc_lock+0x118>)
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	011b      	lsls	r3, r3, #4
 800e40c:	4413      	add	r3, r2
 800e40e:	330c      	adds	r3, #12
 800e410:	881b      	ldrh	r3, [r3, #0]
 800e412:	3301      	adds	r3, #1
 800e414:	b29a      	uxth	r2, r3
 800e416:	e001      	b.n	800e41c <inc_lock+0xfc>
 800e418:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e41c:	4906      	ldr	r1, [pc, #24]	@ (800e438 <inc_lock+0x118>)
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	011b      	lsls	r3, r3, #4
 800e422:	440b      	add	r3, r1
 800e424:	330c      	adds	r3, #12
 800e426:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	3301      	adds	r3, #1
}
 800e42c:	4618      	mov	r0, r3
 800e42e:	3714      	adds	r7, #20
 800e430:	46bd      	mov	sp, r7
 800e432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e436:	4770      	bx	lr
 800e438:	2000076c 	.word	0x2000076c

0800e43c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800e43c:	b480      	push	{r7}
 800e43e:	b085      	sub	sp, #20
 800e440:	af00      	add	r7, sp, #0
 800e442:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	3b01      	subs	r3, #1
 800e448:	607b      	str	r3, [r7, #4]
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	2b01      	cmp	r3, #1
 800e44e:	d825      	bhi.n	800e49c <dec_lock+0x60>
		n = Files[i].ctr;
 800e450:	4a17      	ldr	r2, [pc, #92]	@ (800e4b0 <dec_lock+0x74>)
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	011b      	lsls	r3, r3, #4
 800e456:	4413      	add	r3, r2
 800e458:	330c      	adds	r3, #12
 800e45a:	881b      	ldrh	r3, [r3, #0]
 800e45c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800e45e:	89fb      	ldrh	r3, [r7, #14]
 800e460:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e464:	d101      	bne.n	800e46a <dec_lock+0x2e>
 800e466:	2300      	movs	r3, #0
 800e468:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800e46a:	89fb      	ldrh	r3, [r7, #14]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d002      	beq.n	800e476 <dec_lock+0x3a>
 800e470:	89fb      	ldrh	r3, [r7, #14]
 800e472:	3b01      	subs	r3, #1
 800e474:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800e476:	4a0e      	ldr	r2, [pc, #56]	@ (800e4b0 <dec_lock+0x74>)
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	011b      	lsls	r3, r3, #4
 800e47c:	4413      	add	r3, r2
 800e47e:	330c      	adds	r3, #12
 800e480:	89fa      	ldrh	r2, [r7, #14]
 800e482:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800e484:	89fb      	ldrh	r3, [r7, #14]
 800e486:	2b00      	cmp	r3, #0
 800e488:	d105      	bne.n	800e496 <dec_lock+0x5a>
 800e48a:	4a09      	ldr	r2, [pc, #36]	@ (800e4b0 <dec_lock+0x74>)
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	011b      	lsls	r3, r3, #4
 800e490:	4413      	add	r3, r2
 800e492:	2200      	movs	r2, #0
 800e494:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800e496:	2300      	movs	r3, #0
 800e498:	737b      	strb	r3, [r7, #13]
 800e49a:	e001      	b.n	800e4a0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800e49c:	2302      	movs	r3, #2
 800e49e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800e4a0:	7b7b      	ldrb	r3, [r7, #13]
}
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	3714      	adds	r7, #20
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ac:	4770      	bx	lr
 800e4ae:	bf00      	nop
 800e4b0:	2000076c 	.word	0x2000076c

0800e4b4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800e4b4:	b480      	push	{r7}
 800e4b6:	b085      	sub	sp, #20
 800e4b8:	af00      	add	r7, sp, #0
 800e4ba:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800e4bc:	2300      	movs	r3, #0
 800e4be:	60fb      	str	r3, [r7, #12]
 800e4c0:	e010      	b.n	800e4e4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800e4c2:	4a0d      	ldr	r2, [pc, #52]	@ (800e4f8 <clear_lock+0x44>)
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	011b      	lsls	r3, r3, #4
 800e4c8:	4413      	add	r3, r2
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	687a      	ldr	r2, [r7, #4]
 800e4ce:	429a      	cmp	r2, r3
 800e4d0:	d105      	bne.n	800e4de <clear_lock+0x2a>
 800e4d2:	4a09      	ldr	r2, [pc, #36]	@ (800e4f8 <clear_lock+0x44>)
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	011b      	lsls	r3, r3, #4
 800e4d8:	4413      	add	r3, r2
 800e4da:	2200      	movs	r2, #0
 800e4dc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	3301      	adds	r3, #1
 800e4e2:	60fb      	str	r3, [r7, #12]
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	2b01      	cmp	r3, #1
 800e4e8:	d9eb      	bls.n	800e4c2 <clear_lock+0xe>
	}
}
 800e4ea:	bf00      	nop
 800e4ec:	bf00      	nop
 800e4ee:	3714      	adds	r7, #20
 800e4f0:	46bd      	mov	sp, r7
 800e4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4f6:	4770      	bx	lr
 800e4f8:	2000076c 	.word	0x2000076c

0800e4fc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800e4fc:	b580      	push	{r7, lr}
 800e4fe:	b086      	sub	sp, #24
 800e500:	af00      	add	r7, sp, #0
 800e502:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800e504:	2300      	movs	r3, #0
 800e506:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	78db      	ldrb	r3, [r3, #3]
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d034      	beq.n	800e57a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e514:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	7858      	ldrb	r0, [r3, #1]
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800e520:	2301      	movs	r3, #1
 800e522:	697a      	ldr	r2, [r7, #20]
 800e524:	f7ff fd0e 	bl	800df44 <disk_write>
 800e528:	4603      	mov	r3, r0
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d002      	beq.n	800e534 <sync_window+0x38>
			res = FR_DISK_ERR;
 800e52e:	2301      	movs	r3, #1
 800e530:	73fb      	strb	r3, [r7, #15]
 800e532:	e022      	b.n	800e57a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	2200      	movs	r2, #0
 800e538:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e53e:	697a      	ldr	r2, [r7, #20]
 800e540:	1ad2      	subs	r2, r2, r3
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	69db      	ldr	r3, [r3, #28]
 800e546:	429a      	cmp	r2, r3
 800e548:	d217      	bcs.n	800e57a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	789b      	ldrb	r3, [r3, #2]
 800e54e:	613b      	str	r3, [r7, #16]
 800e550:	e010      	b.n	800e574 <sync_window+0x78>
					wsect += fs->fsize;
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	69db      	ldr	r3, [r3, #28]
 800e556:	697a      	ldr	r2, [r7, #20]
 800e558:	4413      	add	r3, r2
 800e55a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	7858      	ldrb	r0, [r3, #1]
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800e566:	2301      	movs	r3, #1
 800e568:	697a      	ldr	r2, [r7, #20]
 800e56a:	f7ff fceb 	bl	800df44 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e56e:	693b      	ldr	r3, [r7, #16]
 800e570:	3b01      	subs	r3, #1
 800e572:	613b      	str	r3, [r7, #16]
 800e574:	693b      	ldr	r3, [r7, #16]
 800e576:	2b01      	cmp	r3, #1
 800e578:	d8eb      	bhi.n	800e552 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800e57a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e57c:	4618      	mov	r0, r3
 800e57e:	3718      	adds	r7, #24
 800e580:	46bd      	mov	sp, r7
 800e582:	bd80      	pop	{r7, pc}

0800e584 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800e584:	b580      	push	{r7, lr}
 800e586:	b084      	sub	sp, #16
 800e588:	af00      	add	r7, sp, #0
 800e58a:	6078      	str	r0, [r7, #4]
 800e58c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800e58e:	2300      	movs	r3, #0
 800e590:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e596:	683a      	ldr	r2, [r7, #0]
 800e598:	429a      	cmp	r2, r3
 800e59a:	d01b      	beq.n	800e5d4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800e59c:	6878      	ldr	r0, [r7, #4]
 800e59e:	f7ff ffad 	bl	800e4fc <sync_window>
 800e5a2:	4603      	mov	r3, r0
 800e5a4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800e5a6:	7bfb      	ldrb	r3, [r7, #15]
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d113      	bne.n	800e5d4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	7858      	ldrb	r0, [r3, #1]
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	683a      	ldr	r2, [r7, #0]
 800e5ba:	f7ff fca3 	bl	800df04 <disk_read>
 800e5be:	4603      	mov	r3, r0
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d004      	beq.n	800e5ce <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800e5c4:	f04f 33ff 	mov.w	r3, #4294967295
 800e5c8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800e5ca:	2301      	movs	r3, #1
 800e5cc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	683a      	ldr	r2, [r7, #0]
 800e5d2:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800e5d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	3710      	adds	r7, #16
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	bd80      	pop	{r7, pc}
	...

0800e5e0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b084      	sub	sp, #16
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800e5e8:	6878      	ldr	r0, [r7, #4]
 800e5ea:	f7ff ff87 	bl	800e4fc <sync_window>
 800e5ee:	4603      	mov	r3, r0
 800e5f0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800e5f2:	7bfb      	ldrb	r3, [r7, #15]
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d158      	bne.n	800e6aa <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	781b      	ldrb	r3, [r3, #0]
 800e5fc:	2b03      	cmp	r3, #3
 800e5fe:	d148      	bne.n	800e692 <sync_fs+0xb2>
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	791b      	ldrb	r3, [r3, #4]
 800e604:	2b01      	cmp	r3, #1
 800e606:	d144      	bne.n	800e692 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	3334      	adds	r3, #52	@ 0x34
 800e60c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e610:	2100      	movs	r1, #0
 800e612:	4618      	mov	r0, r3
 800e614:	f7ff fd78 	bl	800e108 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	3334      	adds	r3, #52	@ 0x34
 800e61c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e620:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800e624:	4618      	mov	r0, r3
 800e626:	f7ff fd07 	bl	800e038 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	3334      	adds	r3, #52	@ 0x34
 800e62e:	4921      	ldr	r1, [pc, #132]	@ (800e6b4 <sync_fs+0xd4>)
 800e630:	4618      	mov	r0, r3
 800e632:	f7ff fd1c 	bl	800e06e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	3334      	adds	r3, #52	@ 0x34
 800e63a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800e63e:	491e      	ldr	r1, [pc, #120]	@ (800e6b8 <sync_fs+0xd8>)
 800e640:	4618      	mov	r0, r3
 800e642:	f7ff fd14 	bl	800e06e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	3334      	adds	r3, #52	@ 0x34
 800e64a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	695b      	ldr	r3, [r3, #20]
 800e652:	4619      	mov	r1, r3
 800e654:	4610      	mov	r0, r2
 800e656:	f7ff fd0a 	bl	800e06e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	3334      	adds	r3, #52	@ 0x34
 800e65e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	691b      	ldr	r3, [r3, #16]
 800e666:	4619      	mov	r1, r3
 800e668:	4610      	mov	r0, r2
 800e66a:	f7ff fd00 	bl	800e06e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	6a1b      	ldr	r3, [r3, #32]
 800e672:	1c5a      	adds	r2, r3, #1
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	7858      	ldrb	r0, [r3, #1]
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e686:	2301      	movs	r3, #1
 800e688:	f7ff fc5c 	bl	800df44 <disk_write>
			fs->fsi_flag = 0;
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	2200      	movs	r2, #0
 800e690:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	785b      	ldrb	r3, [r3, #1]
 800e696:	2200      	movs	r2, #0
 800e698:	2100      	movs	r1, #0
 800e69a:	4618      	mov	r0, r3
 800e69c:	f7ff fc72 	bl	800df84 <disk_ioctl>
 800e6a0:	4603      	mov	r3, r0
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d001      	beq.n	800e6aa <sync_fs+0xca>
 800e6a6:	2301      	movs	r3, #1
 800e6a8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800e6aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6ac:	4618      	mov	r0, r3
 800e6ae:	3710      	adds	r7, #16
 800e6b0:	46bd      	mov	sp, r7
 800e6b2:	bd80      	pop	{r7, pc}
 800e6b4:	41615252 	.word	0x41615252
 800e6b8:	61417272 	.word	0x61417272

0800e6bc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800e6bc:	b480      	push	{r7}
 800e6be:	b083      	sub	sp, #12
 800e6c0:	af00      	add	r7, sp, #0
 800e6c2:	6078      	str	r0, [r7, #4]
 800e6c4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800e6c6:	683b      	ldr	r3, [r7, #0]
 800e6c8:	3b02      	subs	r3, #2
 800e6ca:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	699b      	ldr	r3, [r3, #24]
 800e6d0:	3b02      	subs	r3, #2
 800e6d2:	683a      	ldr	r2, [r7, #0]
 800e6d4:	429a      	cmp	r2, r3
 800e6d6:	d301      	bcc.n	800e6dc <clust2sect+0x20>
 800e6d8:	2300      	movs	r3, #0
 800e6da:	e008      	b.n	800e6ee <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	895b      	ldrh	r3, [r3, #10]
 800e6e0:	461a      	mov	r2, r3
 800e6e2:	683b      	ldr	r3, [r7, #0]
 800e6e4:	fb03 f202 	mul.w	r2, r3, r2
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6ec:	4413      	add	r3, r2
}
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	370c      	adds	r7, #12
 800e6f2:	46bd      	mov	sp, r7
 800e6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6f8:	4770      	bx	lr

0800e6fa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800e6fa:	b580      	push	{r7, lr}
 800e6fc:	b086      	sub	sp, #24
 800e6fe:	af00      	add	r7, sp, #0
 800e700:	6078      	str	r0, [r7, #4]
 800e702:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e70a:	683b      	ldr	r3, [r7, #0]
 800e70c:	2b01      	cmp	r3, #1
 800e70e:	d904      	bls.n	800e71a <get_fat+0x20>
 800e710:	693b      	ldr	r3, [r7, #16]
 800e712:	699b      	ldr	r3, [r3, #24]
 800e714:	683a      	ldr	r2, [r7, #0]
 800e716:	429a      	cmp	r2, r3
 800e718:	d302      	bcc.n	800e720 <get_fat+0x26>
		val = 1;	/* Internal error */
 800e71a:	2301      	movs	r3, #1
 800e71c:	617b      	str	r3, [r7, #20]
 800e71e:	e08e      	b.n	800e83e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800e720:	f04f 33ff 	mov.w	r3, #4294967295
 800e724:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800e726:	693b      	ldr	r3, [r7, #16]
 800e728:	781b      	ldrb	r3, [r3, #0]
 800e72a:	2b03      	cmp	r3, #3
 800e72c:	d061      	beq.n	800e7f2 <get_fat+0xf8>
 800e72e:	2b03      	cmp	r3, #3
 800e730:	dc7b      	bgt.n	800e82a <get_fat+0x130>
 800e732:	2b01      	cmp	r3, #1
 800e734:	d002      	beq.n	800e73c <get_fat+0x42>
 800e736:	2b02      	cmp	r3, #2
 800e738:	d041      	beq.n	800e7be <get_fat+0xc4>
 800e73a:	e076      	b.n	800e82a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800e73c:	683b      	ldr	r3, [r7, #0]
 800e73e:	60fb      	str	r3, [r7, #12]
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	085b      	lsrs	r3, r3, #1
 800e744:	68fa      	ldr	r2, [r7, #12]
 800e746:	4413      	add	r3, r2
 800e748:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e74a:	693b      	ldr	r3, [r7, #16]
 800e74c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	0a5b      	lsrs	r3, r3, #9
 800e752:	4413      	add	r3, r2
 800e754:	4619      	mov	r1, r3
 800e756:	6938      	ldr	r0, [r7, #16]
 800e758:	f7ff ff14 	bl	800e584 <move_window>
 800e75c:	4603      	mov	r3, r0
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d166      	bne.n	800e830 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	1c5a      	adds	r2, r3, #1
 800e766:	60fa      	str	r2, [r7, #12]
 800e768:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e76c:	693a      	ldr	r2, [r7, #16]
 800e76e:	4413      	add	r3, r2
 800e770:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e774:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e776:	693b      	ldr	r3, [r7, #16]
 800e778:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	0a5b      	lsrs	r3, r3, #9
 800e77e:	4413      	add	r3, r2
 800e780:	4619      	mov	r1, r3
 800e782:	6938      	ldr	r0, [r7, #16]
 800e784:	f7ff fefe 	bl	800e584 <move_window>
 800e788:	4603      	mov	r3, r0
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d152      	bne.n	800e834 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e794:	693a      	ldr	r2, [r7, #16]
 800e796:	4413      	add	r3, r2
 800e798:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e79c:	021b      	lsls	r3, r3, #8
 800e79e:	68ba      	ldr	r2, [r7, #8]
 800e7a0:	4313      	orrs	r3, r2
 800e7a2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e7a4:	683b      	ldr	r3, [r7, #0]
 800e7a6:	f003 0301 	and.w	r3, r3, #1
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d002      	beq.n	800e7b4 <get_fat+0xba>
 800e7ae:	68bb      	ldr	r3, [r7, #8]
 800e7b0:	091b      	lsrs	r3, r3, #4
 800e7b2:	e002      	b.n	800e7ba <get_fat+0xc0>
 800e7b4:	68bb      	ldr	r3, [r7, #8]
 800e7b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e7ba:	617b      	str	r3, [r7, #20]
			break;
 800e7bc:	e03f      	b.n	800e83e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e7be:	693b      	ldr	r3, [r7, #16]
 800e7c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e7c2:	683b      	ldr	r3, [r7, #0]
 800e7c4:	0a1b      	lsrs	r3, r3, #8
 800e7c6:	4413      	add	r3, r2
 800e7c8:	4619      	mov	r1, r3
 800e7ca:	6938      	ldr	r0, [r7, #16]
 800e7cc:	f7ff feda 	bl	800e584 <move_window>
 800e7d0:	4603      	mov	r3, r0
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d130      	bne.n	800e838 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e7d6:	693b      	ldr	r3, [r7, #16]
 800e7d8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e7dc:	683b      	ldr	r3, [r7, #0]
 800e7de:	005b      	lsls	r3, r3, #1
 800e7e0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800e7e4:	4413      	add	r3, r2
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	f7ff fbea 	bl	800dfc0 <ld_word>
 800e7ec:	4603      	mov	r3, r0
 800e7ee:	617b      	str	r3, [r7, #20]
			break;
 800e7f0:	e025      	b.n	800e83e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e7f2:	693b      	ldr	r3, [r7, #16]
 800e7f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e7f6:	683b      	ldr	r3, [r7, #0]
 800e7f8:	09db      	lsrs	r3, r3, #7
 800e7fa:	4413      	add	r3, r2
 800e7fc:	4619      	mov	r1, r3
 800e7fe:	6938      	ldr	r0, [r7, #16]
 800e800:	f7ff fec0 	bl	800e584 <move_window>
 800e804:	4603      	mov	r3, r0
 800e806:	2b00      	cmp	r3, #0
 800e808:	d118      	bne.n	800e83c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e80a:	693b      	ldr	r3, [r7, #16]
 800e80c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e810:	683b      	ldr	r3, [r7, #0]
 800e812:	009b      	lsls	r3, r3, #2
 800e814:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800e818:	4413      	add	r3, r2
 800e81a:	4618      	mov	r0, r3
 800e81c:	f7ff fbe9 	bl	800dff2 <ld_dword>
 800e820:	4603      	mov	r3, r0
 800e822:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800e826:	617b      	str	r3, [r7, #20]
			break;
 800e828:	e009      	b.n	800e83e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800e82a:	2301      	movs	r3, #1
 800e82c:	617b      	str	r3, [r7, #20]
 800e82e:	e006      	b.n	800e83e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e830:	bf00      	nop
 800e832:	e004      	b.n	800e83e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e834:	bf00      	nop
 800e836:	e002      	b.n	800e83e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e838:	bf00      	nop
 800e83a:	e000      	b.n	800e83e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e83c:	bf00      	nop
		}
	}

	return val;
 800e83e:	697b      	ldr	r3, [r7, #20]
}
 800e840:	4618      	mov	r0, r3
 800e842:	3718      	adds	r7, #24
 800e844:	46bd      	mov	sp, r7
 800e846:	bd80      	pop	{r7, pc}

0800e848 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800e848:	b590      	push	{r4, r7, lr}
 800e84a:	b089      	sub	sp, #36	@ 0x24
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	60f8      	str	r0, [r7, #12]
 800e850:	60b9      	str	r1, [r7, #8]
 800e852:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800e854:	2302      	movs	r3, #2
 800e856:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e858:	68bb      	ldr	r3, [r7, #8]
 800e85a:	2b01      	cmp	r3, #1
 800e85c:	f240 80d9 	bls.w	800ea12 <put_fat+0x1ca>
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	699b      	ldr	r3, [r3, #24]
 800e864:	68ba      	ldr	r2, [r7, #8]
 800e866:	429a      	cmp	r2, r3
 800e868:	f080 80d3 	bcs.w	800ea12 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	781b      	ldrb	r3, [r3, #0]
 800e870:	2b03      	cmp	r3, #3
 800e872:	f000 8096 	beq.w	800e9a2 <put_fat+0x15a>
 800e876:	2b03      	cmp	r3, #3
 800e878:	f300 80cb 	bgt.w	800ea12 <put_fat+0x1ca>
 800e87c:	2b01      	cmp	r3, #1
 800e87e:	d002      	beq.n	800e886 <put_fat+0x3e>
 800e880:	2b02      	cmp	r3, #2
 800e882:	d06e      	beq.n	800e962 <put_fat+0x11a>
 800e884:	e0c5      	b.n	800ea12 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800e886:	68bb      	ldr	r3, [r7, #8]
 800e888:	61bb      	str	r3, [r7, #24]
 800e88a:	69bb      	ldr	r3, [r7, #24]
 800e88c:	085b      	lsrs	r3, r3, #1
 800e88e:	69ba      	ldr	r2, [r7, #24]
 800e890:	4413      	add	r3, r2
 800e892:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e898:	69bb      	ldr	r3, [r7, #24]
 800e89a:	0a5b      	lsrs	r3, r3, #9
 800e89c:	4413      	add	r3, r2
 800e89e:	4619      	mov	r1, r3
 800e8a0:	68f8      	ldr	r0, [r7, #12]
 800e8a2:	f7ff fe6f 	bl	800e584 <move_window>
 800e8a6:	4603      	mov	r3, r0
 800e8a8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e8aa:	7ffb      	ldrb	r3, [r7, #31]
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	f040 80a9 	bne.w	800ea04 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e8b8:	69bb      	ldr	r3, [r7, #24]
 800e8ba:	1c59      	adds	r1, r3, #1
 800e8bc:	61b9      	str	r1, [r7, #24]
 800e8be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e8c2:	4413      	add	r3, r2
 800e8c4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e8c6:	68bb      	ldr	r3, [r7, #8]
 800e8c8:	f003 0301 	and.w	r3, r3, #1
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d00d      	beq.n	800e8ec <put_fat+0xa4>
 800e8d0:	697b      	ldr	r3, [r7, #20]
 800e8d2:	781b      	ldrb	r3, [r3, #0]
 800e8d4:	b25b      	sxtb	r3, r3
 800e8d6:	f003 030f 	and.w	r3, r3, #15
 800e8da:	b25a      	sxtb	r2, r3
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	b25b      	sxtb	r3, r3
 800e8e0:	011b      	lsls	r3, r3, #4
 800e8e2:	b25b      	sxtb	r3, r3
 800e8e4:	4313      	orrs	r3, r2
 800e8e6:	b25b      	sxtb	r3, r3
 800e8e8:	b2db      	uxtb	r3, r3
 800e8ea:	e001      	b.n	800e8f0 <put_fat+0xa8>
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	b2db      	uxtb	r3, r3
 800e8f0:	697a      	ldr	r2, [r7, #20]
 800e8f2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	2201      	movs	r2, #1
 800e8f8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e8fe:	69bb      	ldr	r3, [r7, #24]
 800e900:	0a5b      	lsrs	r3, r3, #9
 800e902:	4413      	add	r3, r2
 800e904:	4619      	mov	r1, r3
 800e906:	68f8      	ldr	r0, [r7, #12]
 800e908:	f7ff fe3c 	bl	800e584 <move_window>
 800e90c:	4603      	mov	r3, r0
 800e90e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e910:	7ffb      	ldrb	r3, [r7, #31]
 800e912:	2b00      	cmp	r3, #0
 800e914:	d178      	bne.n	800ea08 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e91c:	69bb      	ldr	r3, [r7, #24]
 800e91e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e922:	4413      	add	r3, r2
 800e924:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e926:	68bb      	ldr	r3, [r7, #8]
 800e928:	f003 0301 	and.w	r3, r3, #1
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d003      	beq.n	800e938 <put_fat+0xf0>
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	091b      	lsrs	r3, r3, #4
 800e934:	b2db      	uxtb	r3, r3
 800e936:	e00e      	b.n	800e956 <put_fat+0x10e>
 800e938:	697b      	ldr	r3, [r7, #20]
 800e93a:	781b      	ldrb	r3, [r3, #0]
 800e93c:	b25b      	sxtb	r3, r3
 800e93e:	f023 030f 	bic.w	r3, r3, #15
 800e942:	b25a      	sxtb	r2, r3
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	0a1b      	lsrs	r3, r3, #8
 800e948:	b25b      	sxtb	r3, r3
 800e94a:	f003 030f 	and.w	r3, r3, #15
 800e94e:	b25b      	sxtb	r3, r3
 800e950:	4313      	orrs	r3, r2
 800e952:	b25b      	sxtb	r3, r3
 800e954:	b2db      	uxtb	r3, r3
 800e956:	697a      	ldr	r2, [r7, #20]
 800e958:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	2201      	movs	r2, #1
 800e95e:	70da      	strb	r2, [r3, #3]
			break;
 800e960:	e057      	b.n	800ea12 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e966:	68bb      	ldr	r3, [r7, #8]
 800e968:	0a1b      	lsrs	r3, r3, #8
 800e96a:	4413      	add	r3, r2
 800e96c:	4619      	mov	r1, r3
 800e96e:	68f8      	ldr	r0, [r7, #12]
 800e970:	f7ff fe08 	bl	800e584 <move_window>
 800e974:	4603      	mov	r3, r0
 800e976:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e978:	7ffb      	ldrb	r3, [r7, #31]
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d146      	bne.n	800ea0c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e984:	68bb      	ldr	r3, [r7, #8]
 800e986:	005b      	lsls	r3, r3, #1
 800e988:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800e98c:	4413      	add	r3, r2
 800e98e:	687a      	ldr	r2, [r7, #4]
 800e990:	b292      	uxth	r2, r2
 800e992:	4611      	mov	r1, r2
 800e994:	4618      	mov	r0, r3
 800e996:	f7ff fb4f 	bl	800e038 <st_word>
			fs->wflag = 1;
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	2201      	movs	r2, #1
 800e99e:	70da      	strb	r2, [r3, #3]
			break;
 800e9a0:	e037      	b.n	800ea12 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e9a6:	68bb      	ldr	r3, [r7, #8]
 800e9a8:	09db      	lsrs	r3, r3, #7
 800e9aa:	4413      	add	r3, r2
 800e9ac:	4619      	mov	r1, r3
 800e9ae:	68f8      	ldr	r0, [r7, #12]
 800e9b0:	f7ff fde8 	bl	800e584 <move_window>
 800e9b4:	4603      	mov	r3, r0
 800e9b6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e9b8:	7ffb      	ldrb	r3, [r7, #31]
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d128      	bne.n	800ea10 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e9ca:	68bb      	ldr	r3, [r7, #8]
 800e9cc:	009b      	lsls	r3, r3, #2
 800e9ce:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800e9d2:	4413      	add	r3, r2
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	f7ff fb0c 	bl	800dff2 <ld_dword>
 800e9da:	4603      	mov	r3, r0
 800e9dc:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800e9e0:	4323      	orrs	r3, r4
 800e9e2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e9ea:	68bb      	ldr	r3, [r7, #8]
 800e9ec:	009b      	lsls	r3, r3, #2
 800e9ee:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800e9f2:	4413      	add	r3, r2
 800e9f4:	6879      	ldr	r1, [r7, #4]
 800e9f6:	4618      	mov	r0, r3
 800e9f8:	f7ff fb39 	bl	800e06e <st_dword>
			fs->wflag = 1;
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	2201      	movs	r2, #1
 800ea00:	70da      	strb	r2, [r3, #3]
			break;
 800ea02:	e006      	b.n	800ea12 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ea04:	bf00      	nop
 800ea06:	e004      	b.n	800ea12 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ea08:	bf00      	nop
 800ea0a:	e002      	b.n	800ea12 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ea0c:	bf00      	nop
 800ea0e:	e000      	b.n	800ea12 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ea10:	bf00      	nop
		}
	}
	return res;
 800ea12:	7ffb      	ldrb	r3, [r7, #31]
}
 800ea14:	4618      	mov	r0, r3
 800ea16:	3724      	adds	r7, #36	@ 0x24
 800ea18:	46bd      	mov	sp, r7
 800ea1a:	bd90      	pop	{r4, r7, pc}

0800ea1c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800ea1c:	b580      	push	{r7, lr}
 800ea1e:	b088      	sub	sp, #32
 800ea20:	af00      	add	r7, sp, #0
 800ea22:	60f8      	str	r0, [r7, #12]
 800ea24:	60b9      	str	r1, [r7, #8]
 800ea26:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800ea28:	2300      	movs	r3, #0
 800ea2a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800ea32:	68bb      	ldr	r3, [r7, #8]
 800ea34:	2b01      	cmp	r3, #1
 800ea36:	d904      	bls.n	800ea42 <remove_chain+0x26>
 800ea38:	69bb      	ldr	r3, [r7, #24]
 800ea3a:	699b      	ldr	r3, [r3, #24]
 800ea3c:	68ba      	ldr	r2, [r7, #8]
 800ea3e:	429a      	cmp	r2, r3
 800ea40:	d301      	bcc.n	800ea46 <remove_chain+0x2a>
 800ea42:	2302      	movs	r3, #2
 800ea44:	e04b      	b.n	800eade <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d00c      	beq.n	800ea66 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800ea4c:	f04f 32ff 	mov.w	r2, #4294967295
 800ea50:	6879      	ldr	r1, [r7, #4]
 800ea52:	69b8      	ldr	r0, [r7, #24]
 800ea54:	f7ff fef8 	bl	800e848 <put_fat>
 800ea58:	4603      	mov	r3, r0
 800ea5a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800ea5c:	7ffb      	ldrb	r3, [r7, #31]
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d001      	beq.n	800ea66 <remove_chain+0x4a>
 800ea62:	7ffb      	ldrb	r3, [r7, #31]
 800ea64:	e03b      	b.n	800eade <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800ea66:	68b9      	ldr	r1, [r7, #8]
 800ea68:	68f8      	ldr	r0, [r7, #12]
 800ea6a:	f7ff fe46 	bl	800e6fa <get_fat>
 800ea6e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800ea70:	697b      	ldr	r3, [r7, #20]
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d031      	beq.n	800eada <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800ea76:	697b      	ldr	r3, [r7, #20]
 800ea78:	2b01      	cmp	r3, #1
 800ea7a:	d101      	bne.n	800ea80 <remove_chain+0x64>
 800ea7c:	2302      	movs	r3, #2
 800ea7e:	e02e      	b.n	800eade <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800ea80:	697b      	ldr	r3, [r7, #20]
 800ea82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea86:	d101      	bne.n	800ea8c <remove_chain+0x70>
 800ea88:	2301      	movs	r3, #1
 800ea8a:	e028      	b.n	800eade <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800ea8c:	2200      	movs	r2, #0
 800ea8e:	68b9      	ldr	r1, [r7, #8]
 800ea90:	69b8      	ldr	r0, [r7, #24]
 800ea92:	f7ff fed9 	bl	800e848 <put_fat>
 800ea96:	4603      	mov	r3, r0
 800ea98:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800ea9a:	7ffb      	ldrb	r3, [r7, #31]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d001      	beq.n	800eaa4 <remove_chain+0x88>
 800eaa0:	7ffb      	ldrb	r3, [r7, #31]
 800eaa2:	e01c      	b.n	800eade <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800eaa4:	69bb      	ldr	r3, [r7, #24]
 800eaa6:	695a      	ldr	r2, [r3, #20]
 800eaa8:	69bb      	ldr	r3, [r7, #24]
 800eaaa:	699b      	ldr	r3, [r3, #24]
 800eaac:	3b02      	subs	r3, #2
 800eaae:	429a      	cmp	r2, r3
 800eab0:	d20b      	bcs.n	800eaca <remove_chain+0xae>
			fs->free_clst++;
 800eab2:	69bb      	ldr	r3, [r7, #24]
 800eab4:	695b      	ldr	r3, [r3, #20]
 800eab6:	1c5a      	adds	r2, r3, #1
 800eab8:	69bb      	ldr	r3, [r7, #24]
 800eaba:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800eabc:	69bb      	ldr	r3, [r7, #24]
 800eabe:	791b      	ldrb	r3, [r3, #4]
 800eac0:	f043 0301 	orr.w	r3, r3, #1
 800eac4:	b2da      	uxtb	r2, r3
 800eac6:	69bb      	ldr	r3, [r7, #24]
 800eac8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800eaca:	697b      	ldr	r3, [r7, #20]
 800eacc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800eace:	69bb      	ldr	r3, [r7, #24]
 800ead0:	699b      	ldr	r3, [r3, #24]
 800ead2:	68ba      	ldr	r2, [r7, #8]
 800ead4:	429a      	cmp	r2, r3
 800ead6:	d3c6      	bcc.n	800ea66 <remove_chain+0x4a>
 800ead8:	e000      	b.n	800eadc <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800eada:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800eadc:	2300      	movs	r3, #0
}
 800eade:	4618      	mov	r0, r3
 800eae0:	3720      	adds	r7, #32
 800eae2:	46bd      	mov	sp, r7
 800eae4:	bd80      	pop	{r7, pc}

0800eae6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800eae6:	b580      	push	{r7, lr}
 800eae8:	b088      	sub	sp, #32
 800eaea:	af00      	add	r7, sp, #0
 800eaec:	6078      	str	r0, [r7, #4]
 800eaee:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800eaf6:	683b      	ldr	r3, [r7, #0]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d10d      	bne.n	800eb18 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800eafc:	693b      	ldr	r3, [r7, #16]
 800eafe:	691b      	ldr	r3, [r3, #16]
 800eb00:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800eb02:	69bb      	ldr	r3, [r7, #24]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d004      	beq.n	800eb12 <create_chain+0x2c>
 800eb08:	693b      	ldr	r3, [r7, #16]
 800eb0a:	699b      	ldr	r3, [r3, #24]
 800eb0c:	69ba      	ldr	r2, [r7, #24]
 800eb0e:	429a      	cmp	r2, r3
 800eb10:	d31b      	bcc.n	800eb4a <create_chain+0x64>
 800eb12:	2301      	movs	r3, #1
 800eb14:	61bb      	str	r3, [r7, #24]
 800eb16:	e018      	b.n	800eb4a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800eb18:	6839      	ldr	r1, [r7, #0]
 800eb1a:	6878      	ldr	r0, [r7, #4]
 800eb1c:	f7ff fded 	bl	800e6fa <get_fat>
 800eb20:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	2b01      	cmp	r3, #1
 800eb26:	d801      	bhi.n	800eb2c <create_chain+0x46>
 800eb28:	2301      	movs	r3, #1
 800eb2a:	e070      	b.n	800ec0e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800eb2c:	68fb      	ldr	r3, [r7, #12]
 800eb2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb32:	d101      	bne.n	800eb38 <create_chain+0x52>
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	e06a      	b.n	800ec0e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800eb38:	693b      	ldr	r3, [r7, #16]
 800eb3a:	699b      	ldr	r3, [r3, #24]
 800eb3c:	68fa      	ldr	r2, [r7, #12]
 800eb3e:	429a      	cmp	r2, r3
 800eb40:	d201      	bcs.n	800eb46 <create_chain+0x60>
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	e063      	b.n	800ec0e <create_chain+0x128>
		scl = clst;
 800eb46:	683b      	ldr	r3, [r7, #0]
 800eb48:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800eb4a:	69bb      	ldr	r3, [r7, #24]
 800eb4c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800eb4e:	69fb      	ldr	r3, [r7, #28]
 800eb50:	3301      	adds	r3, #1
 800eb52:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800eb54:	693b      	ldr	r3, [r7, #16]
 800eb56:	699b      	ldr	r3, [r3, #24]
 800eb58:	69fa      	ldr	r2, [r7, #28]
 800eb5a:	429a      	cmp	r2, r3
 800eb5c:	d307      	bcc.n	800eb6e <create_chain+0x88>
				ncl = 2;
 800eb5e:	2302      	movs	r3, #2
 800eb60:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800eb62:	69fa      	ldr	r2, [r7, #28]
 800eb64:	69bb      	ldr	r3, [r7, #24]
 800eb66:	429a      	cmp	r2, r3
 800eb68:	d901      	bls.n	800eb6e <create_chain+0x88>
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	e04f      	b.n	800ec0e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800eb6e:	69f9      	ldr	r1, [r7, #28]
 800eb70:	6878      	ldr	r0, [r7, #4]
 800eb72:	f7ff fdc2 	bl	800e6fa <get_fat>
 800eb76:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d00e      	beq.n	800eb9c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	2b01      	cmp	r3, #1
 800eb82:	d003      	beq.n	800eb8c <create_chain+0xa6>
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb8a:	d101      	bne.n	800eb90 <create_chain+0xaa>
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	e03e      	b.n	800ec0e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800eb90:	69fa      	ldr	r2, [r7, #28]
 800eb92:	69bb      	ldr	r3, [r7, #24]
 800eb94:	429a      	cmp	r2, r3
 800eb96:	d1da      	bne.n	800eb4e <create_chain+0x68>
 800eb98:	2300      	movs	r3, #0
 800eb9a:	e038      	b.n	800ec0e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800eb9c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800eb9e:	f04f 32ff 	mov.w	r2, #4294967295
 800eba2:	69f9      	ldr	r1, [r7, #28]
 800eba4:	6938      	ldr	r0, [r7, #16]
 800eba6:	f7ff fe4f 	bl	800e848 <put_fat>
 800ebaa:	4603      	mov	r3, r0
 800ebac:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800ebae:	7dfb      	ldrb	r3, [r7, #23]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d109      	bne.n	800ebc8 <create_chain+0xe2>
 800ebb4:	683b      	ldr	r3, [r7, #0]
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d006      	beq.n	800ebc8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ebba:	69fa      	ldr	r2, [r7, #28]
 800ebbc:	6839      	ldr	r1, [r7, #0]
 800ebbe:	6938      	ldr	r0, [r7, #16]
 800ebc0:	f7ff fe42 	bl	800e848 <put_fat>
 800ebc4:	4603      	mov	r3, r0
 800ebc6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ebc8:	7dfb      	ldrb	r3, [r7, #23]
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d116      	bne.n	800ebfc <create_chain+0x116>
		fs->last_clst = ncl;
 800ebce:	693b      	ldr	r3, [r7, #16]
 800ebd0:	69fa      	ldr	r2, [r7, #28]
 800ebd2:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800ebd4:	693b      	ldr	r3, [r7, #16]
 800ebd6:	695a      	ldr	r2, [r3, #20]
 800ebd8:	693b      	ldr	r3, [r7, #16]
 800ebda:	699b      	ldr	r3, [r3, #24]
 800ebdc:	3b02      	subs	r3, #2
 800ebde:	429a      	cmp	r2, r3
 800ebe0:	d804      	bhi.n	800ebec <create_chain+0x106>
 800ebe2:	693b      	ldr	r3, [r7, #16]
 800ebe4:	695b      	ldr	r3, [r3, #20]
 800ebe6:	1e5a      	subs	r2, r3, #1
 800ebe8:	693b      	ldr	r3, [r7, #16]
 800ebea:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800ebec:	693b      	ldr	r3, [r7, #16]
 800ebee:	791b      	ldrb	r3, [r3, #4]
 800ebf0:	f043 0301 	orr.w	r3, r3, #1
 800ebf4:	b2da      	uxtb	r2, r3
 800ebf6:	693b      	ldr	r3, [r7, #16]
 800ebf8:	711a      	strb	r2, [r3, #4]
 800ebfa:	e007      	b.n	800ec0c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ebfc:	7dfb      	ldrb	r3, [r7, #23]
 800ebfe:	2b01      	cmp	r3, #1
 800ec00:	d102      	bne.n	800ec08 <create_chain+0x122>
 800ec02:	f04f 33ff 	mov.w	r3, #4294967295
 800ec06:	e000      	b.n	800ec0a <create_chain+0x124>
 800ec08:	2301      	movs	r3, #1
 800ec0a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800ec0c:	69fb      	ldr	r3, [r7, #28]
}
 800ec0e:	4618      	mov	r0, r3
 800ec10:	3720      	adds	r7, #32
 800ec12:	46bd      	mov	sp, r7
 800ec14:	bd80      	pop	{r7, pc}

0800ec16 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800ec16:	b480      	push	{r7}
 800ec18:	b087      	sub	sp, #28
 800ec1a:	af00      	add	r7, sp, #0
 800ec1c:	6078      	str	r0, [r7, #4]
 800ec1e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec2a:	3304      	adds	r3, #4
 800ec2c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800ec2e:	683b      	ldr	r3, [r7, #0]
 800ec30:	0a5b      	lsrs	r3, r3, #9
 800ec32:	68fa      	ldr	r2, [r7, #12]
 800ec34:	8952      	ldrh	r2, [r2, #10]
 800ec36:	fbb3 f3f2 	udiv	r3, r3, r2
 800ec3a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ec3c:	693b      	ldr	r3, [r7, #16]
 800ec3e:	1d1a      	adds	r2, r3, #4
 800ec40:	613a      	str	r2, [r7, #16]
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800ec46:	68bb      	ldr	r3, [r7, #8]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d101      	bne.n	800ec50 <clmt_clust+0x3a>
 800ec4c:	2300      	movs	r3, #0
 800ec4e:	e010      	b.n	800ec72 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800ec50:	697a      	ldr	r2, [r7, #20]
 800ec52:	68bb      	ldr	r3, [r7, #8]
 800ec54:	429a      	cmp	r2, r3
 800ec56:	d307      	bcc.n	800ec68 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800ec58:	697a      	ldr	r2, [r7, #20]
 800ec5a:	68bb      	ldr	r3, [r7, #8]
 800ec5c:	1ad3      	subs	r3, r2, r3
 800ec5e:	617b      	str	r3, [r7, #20]
 800ec60:	693b      	ldr	r3, [r7, #16]
 800ec62:	3304      	adds	r3, #4
 800ec64:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ec66:	e7e9      	b.n	800ec3c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800ec68:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800ec6a:	693b      	ldr	r3, [r7, #16]
 800ec6c:	681a      	ldr	r2, [r3, #0]
 800ec6e:	697b      	ldr	r3, [r7, #20]
 800ec70:	4413      	add	r3, r2
}
 800ec72:	4618      	mov	r0, r3
 800ec74:	371c      	adds	r7, #28
 800ec76:	46bd      	mov	sp, r7
 800ec78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7c:	4770      	bx	lr

0800ec7e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800ec7e:	b580      	push	{r7, lr}
 800ec80:	b086      	sub	sp, #24
 800ec82:	af00      	add	r7, sp, #0
 800ec84:	6078      	str	r0, [r7, #4]
 800ec86:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800ec8e:	683b      	ldr	r3, [r7, #0]
 800ec90:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ec94:	d204      	bcs.n	800eca0 <dir_sdi+0x22>
 800ec96:	683b      	ldr	r3, [r7, #0]
 800ec98:	f003 031f 	and.w	r3, r3, #31
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d001      	beq.n	800eca4 <dir_sdi+0x26>
		return FR_INT_ERR;
 800eca0:	2302      	movs	r3, #2
 800eca2:	e063      	b.n	800ed6c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	683a      	ldr	r2, [r7, #0]
 800eca8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	689b      	ldr	r3, [r3, #8]
 800ecae:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ecb0:	697b      	ldr	r3, [r7, #20]
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d106      	bne.n	800ecc4 <dir_sdi+0x46>
 800ecb6:	693b      	ldr	r3, [r7, #16]
 800ecb8:	781b      	ldrb	r3, [r3, #0]
 800ecba:	2b02      	cmp	r3, #2
 800ecbc:	d902      	bls.n	800ecc4 <dir_sdi+0x46>
		clst = fs->dirbase;
 800ecbe:	693b      	ldr	r3, [r7, #16]
 800ecc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ecc2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ecc4:	697b      	ldr	r3, [r7, #20]
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d10c      	bne.n	800ece4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800ecca:	683b      	ldr	r3, [r7, #0]
 800eccc:	095b      	lsrs	r3, r3, #5
 800ecce:	693a      	ldr	r2, [r7, #16]
 800ecd0:	8912      	ldrh	r2, [r2, #8]
 800ecd2:	4293      	cmp	r3, r2
 800ecd4:	d301      	bcc.n	800ecda <dir_sdi+0x5c>
 800ecd6:	2302      	movs	r3, #2
 800ecd8:	e048      	b.n	800ed6c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800ecda:	693b      	ldr	r3, [r7, #16]
 800ecdc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	61da      	str	r2, [r3, #28]
 800ece2:	e029      	b.n	800ed38 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800ece4:	693b      	ldr	r3, [r7, #16]
 800ece6:	895b      	ldrh	r3, [r3, #10]
 800ece8:	025b      	lsls	r3, r3, #9
 800ecea:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ecec:	e019      	b.n	800ed22 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	6979      	ldr	r1, [r7, #20]
 800ecf2:	4618      	mov	r0, r3
 800ecf4:	f7ff fd01 	bl	800e6fa <get_fat>
 800ecf8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ecfa:	697b      	ldr	r3, [r7, #20]
 800ecfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed00:	d101      	bne.n	800ed06 <dir_sdi+0x88>
 800ed02:	2301      	movs	r3, #1
 800ed04:	e032      	b.n	800ed6c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ed06:	697b      	ldr	r3, [r7, #20]
 800ed08:	2b01      	cmp	r3, #1
 800ed0a:	d904      	bls.n	800ed16 <dir_sdi+0x98>
 800ed0c:	693b      	ldr	r3, [r7, #16]
 800ed0e:	699b      	ldr	r3, [r3, #24]
 800ed10:	697a      	ldr	r2, [r7, #20]
 800ed12:	429a      	cmp	r2, r3
 800ed14:	d301      	bcc.n	800ed1a <dir_sdi+0x9c>
 800ed16:	2302      	movs	r3, #2
 800ed18:	e028      	b.n	800ed6c <dir_sdi+0xee>
			ofs -= csz;
 800ed1a:	683a      	ldr	r2, [r7, #0]
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	1ad3      	subs	r3, r2, r3
 800ed20:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ed22:	683a      	ldr	r2, [r7, #0]
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	429a      	cmp	r2, r3
 800ed28:	d2e1      	bcs.n	800ecee <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800ed2a:	6979      	ldr	r1, [r7, #20]
 800ed2c:	6938      	ldr	r0, [r7, #16]
 800ed2e:	f7ff fcc5 	bl	800e6bc <clust2sect>
 800ed32:	4602      	mov	r2, r0
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	697a      	ldr	r2, [r7, #20]
 800ed3c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	69db      	ldr	r3, [r3, #28]
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d101      	bne.n	800ed4a <dir_sdi+0xcc>
 800ed46:	2302      	movs	r3, #2
 800ed48:	e010      	b.n	800ed6c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	69da      	ldr	r2, [r3, #28]
 800ed4e:	683b      	ldr	r3, [r7, #0]
 800ed50:	0a5b      	lsrs	r3, r3, #9
 800ed52:	441a      	add	r2, r3
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800ed58:	693b      	ldr	r3, [r7, #16]
 800ed5a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ed64:	441a      	add	r2, r3
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ed6a:	2300      	movs	r3, #0
}
 800ed6c:	4618      	mov	r0, r3
 800ed6e:	3718      	adds	r7, #24
 800ed70:	46bd      	mov	sp, r7
 800ed72:	bd80      	pop	{r7, pc}

0800ed74 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800ed74:	b580      	push	{r7, lr}
 800ed76:	b086      	sub	sp, #24
 800ed78:	af00      	add	r7, sp, #0
 800ed7a:	6078      	str	r0, [r7, #4]
 800ed7c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	695b      	ldr	r3, [r3, #20]
 800ed88:	3320      	adds	r3, #32
 800ed8a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	69db      	ldr	r3, [r3, #28]
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d003      	beq.n	800ed9c <dir_next+0x28>
 800ed94:	68bb      	ldr	r3, [r7, #8]
 800ed96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ed9a:	d301      	bcc.n	800eda0 <dir_next+0x2c>
 800ed9c:	2304      	movs	r3, #4
 800ed9e:	e0aa      	b.n	800eef6 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800eda0:	68bb      	ldr	r3, [r7, #8]
 800eda2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	f040 8098 	bne.w	800eedc <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	69db      	ldr	r3, [r3, #28]
 800edb0:	1c5a      	adds	r2, r3, #1
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	699b      	ldr	r3, [r3, #24]
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d10b      	bne.n	800edd6 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800edbe:	68bb      	ldr	r3, [r7, #8]
 800edc0:	095b      	lsrs	r3, r3, #5
 800edc2:	68fa      	ldr	r2, [r7, #12]
 800edc4:	8912      	ldrh	r2, [r2, #8]
 800edc6:	4293      	cmp	r3, r2
 800edc8:	f0c0 8088 	bcc.w	800eedc <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	2200      	movs	r2, #0
 800edd0:	61da      	str	r2, [r3, #28]
 800edd2:	2304      	movs	r3, #4
 800edd4:	e08f      	b.n	800eef6 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800edd6:	68bb      	ldr	r3, [r7, #8]
 800edd8:	0a5b      	lsrs	r3, r3, #9
 800edda:	68fa      	ldr	r2, [r7, #12]
 800eddc:	8952      	ldrh	r2, [r2, #10]
 800edde:	3a01      	subs	r2, #1
 800ede0:	4013      	ands	r3, r2
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	d17a      	bne.n	800eedc <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800ede6:	687a      	ldr	r2, [r7, #4]
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	699b      	ldr	r3, [r3, #24]
 800edec:	4619      	mov	r1, r3
 800edee:	4610      	mov	r0, r2
 800edf0:	f7ff fc83 	bl	800e6fa <get_fat>
 800edf4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800edf6:	697b      	ldr	r3, [r7, #20]
 800edf8:	2b01      	cmp	r3, #1
 800edfa:	d801      	bhi.n	800ee00 <dir_next+0x8c>
 800edfc:	2302      	movs	r3, #2
 800edfe:	e07a      	b.n	800eef6 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800ee00:	697b      	ldr	r3, [r7, #20]
 800ee02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee06:	d101      	bne.n	800ee0c <dir_next+0x98>
 800ee08:	2301      	movs	r3, #1
 800ee0a:	e074      	b.n	800eef6 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	699b      	ldr	r3, [r3, #24]
 800ee10:	697a      	ldr	r2, [r7, #20]
 800ee12:	429a      	cmp	r2, r3
 800ee14:	d358      	bcc.n	800eec8 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800ee16:	683b      	ldr	r3, [r7, #0]
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d104      	bne.n	800ee26 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	2200      	movs	r2, #0
 800ee20:	61da      	str	r2, [r3, #28]
 800ee22:	2304      	movs	r3, #4
 800ee24:	e067      	b.n	800eef6 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ee26:	687a      	ldr	r2, [r7, #4]
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	699b      	ldr	r3, [r3, #24]
 800ee2c:	4619      	mov	r1, r3
 800ee2e:	4610      	mov	r0, r2
 800ee30:	f7ff fe59 	bl	800eae6 <create_chain>
 800ee34:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ee36:	697b      	ldr	r3, [r7, #20]
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d101      	bne.n	800ee40 <dir_next+0xcc>
 800ee3c:	2307      	movs	r3, #7
 800ee3e:	e05a      	b.n	800eef6 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ee40:	697b      	ldr	r3, [r7, #20]
 800ee42:	2b01      	cmp	r3, #1
 800ee44:	d101      	bne.n	800ee4a <dir_next+0xd6>
 800ee46:	2302      	movs	r3, #2
 800ee48:	e055      	b.n	800eef6 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ee4a:	697b      	ldr	r3, [r7, #20]
 800ee4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee50:	d101      	bne.n	800ee56 <dir_next+0xe2>
 800ee52:	2301      	movs	r3, #1
 800ee54:	e04f      	b.n	800eef6 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ee56:	68f8      	ldr	r0, [r7, #12]
 800ee58:	f7ff fb50 	bl	800e4fc <sync_window>
 800ee5c:	4603      	mov	r3, r0
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d001      	beq.n	800ee66 <dir_next+0xf2>
 800ee62:	2301      	movs	r3, #1
 800ee64:	e047      	b.n	800eef6 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	3334      	adds	r3, #52	@ 0x34
 800ee6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ee6e:	2100      	movs	r1, #0
 800ee70:	4618      	mov	r0, r3
 800ee72:	f7ff f949 	bl	800e108 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ee76:	2300      	movs	r3, #0
 800ee78:	613b      	str	r3, [r7, #16]
 800ee7a:	6979      	ldr	r1, [r7, #20]
 800ee7c:	68f8      	ldr	r0, [r7, #12]
 800ee7e:	f7ff fc1d 	bl	800e6bc <clust2sect>
 800ee82:	4602      	mov	r2, r0
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	631a      	str	r2, [r3, #48]	@ 0x30
 800ee88:	e012      	b.n	800eeb0 <dir_next+0x13c>
						fs->wflag = 1;
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	2201      	movs	r2, #1
 800ee8e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ee90:	68f8      	ldr	r0, [r7, #12]
 800ee92:	f7ff fb33 	bl	800e4fc <sync_window>
 800ee96:	4603      	mov	r3, r0
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d001      	beq.n	800eea0 <dir_next+0x12c>
 800ee9c:	2301      	movs	r3, #1
 800ee9e:	e02a      	b.n	800eef6 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800eea0:	693b      	ldr	r3, [r7, #16]
 800eea2:	3301      	adds	r3, #1
 800eea4:	613b      	str	r3, [r7, #16]
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800eeaa:	1c5a      	adds	r2, r3, #1
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	631a      	str	r2, [r3, #48]	@ 0x30
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	895b      	ldrh	r3, [r3, #10]
 800eeb4:	461a      	mov	r2, r3
 800eeb6:	693b      	ldr	r3, [r7, #16]
 800eeb8:	4293      	cmp	r3, r2
 800eeba:	d3e6      	bcc.n	800ee8a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800eec0:	693b      	ldr	r3, [r7, #16]
 800eec2:	1ad2      	subs	r2, r2, r3
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	697a      	ldr	r2, [r7, #20]
 800eecc:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800eece:	6979      	ldr	r1, [r7, #20]
 800eed0:	68f8      	ldr	r0, [r7, #12]
 800eed2:	f7ff fbf3 	bl	800e6bc <clust2sect>
 800eed6:	4602      	mov	r2, r0
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	68ba      	ldr	r2, [r7, #8]
 800eee0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800eee2:	68fb      	ldr	r3, [r7, #12]
 800eee4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800eee8:	68bb      	ldr	r3, [r7, #8]
 800eeea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eeee:	441a      	add	r2, r3
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800eef4:	2300      	movs	r3, #0
}
 800eef6:	4618      	mov	r0, r3
 800eef8:	3718      	adds	r7, #24
 800eefa:	46bd      	mov	sp, r7
 800eefc:	bd80      	pop	{r7, pc}

0800eefe <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800eefe:	b580      	push	{r7, lr}
 800ef00:	b086      	sub	sp, #24
 800ef02:	af00      	add	r7, sp, #0
 800ef04:	6078      	str	r0, [r7, #4]
 800ef06:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800ef0e:	2100      	movs	r1, #0
 800ef10:	6878      	ldr	r0, [r7, #4]
 800ef12:	f7ff feb4 	bl	800ec7e <dir_sdi>
 800ef16:	4603      	mov	r3, r0
 800ef18:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ef1a:	7dfb      	ldrb	r3, [r7, #23]
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d12b      	bne.n	800ef78 <dir_alloc+0x7a>
		n = 0;
 800ef20:	2300      	movs	r3, #0
 800ef22:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	69db      	ldr	r3, [r3, #28]
 800ef28:	4619      	mov	r1, r3
 800ef2a:	68f8      	ldr	r0, [r7, #12]
 800ef2c:	f7ff fb2a 	bl	800e584 <move_window>
 800ef30:	4603      	mov	r3, r0
 800ef32:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ef34:	7dfb      	ldrb	r3, [r7, #23]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d11d      	bne.n	800ef76 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	6a1b      	ldr	r3, [r3, #32]
 800ef3e:	781b      	ldrb	r3, [r3, #0]
 800ef40:	2be5      	cmp	r3, #229	@ 0xe5
 800ef42:	d004      	beq.n	800ef4e <dir_alloc+0x50>
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	6a1b      	ldr	r3, [r3, #32]
 800ef48:	781b      	ldrb	r3, [r3, #0]
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d107      	bne.n	800ef5e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800ef4e:	693b      	ldr	r3, [r7, #16]
 800ef50:	3301      	adds	r3, #1
 800ef52:	613b      	str	r3, [r7, #16]
 800ef54:	693a      	ldr	r2, [r7, #16]
 800ef56:	683b      	ldr	r3, [r7, #0]
 800ef58:	429a      	cmp	r2, r3
 800ef5a:	d102      	bne.n	800ef62 <dir_alloc+0x64>
 800ef5c:	e00c      	b.n	800ef78 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800ef5e:	2300      	movs	r3, #0
 800ef60:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800ef62:	2101      	movs	r1, #1
 800ef64:	6878      	ldr	r0, [r7, #4]
 800ef66:	f7ff ff05 	bl	800ed74 <dir_next>
 800ef6a:	4603      	mov	r3, r0
 800ef6c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800ef6e:	7dfb      	ldrb	r3, [r7, #23]
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d0d7      	beq.n	800ef24 <dir_alloc+0x26>
 800ef74:	e000      	b.n	800ef78 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800ef76:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800ef78:	7dfb      	ldrb	r3, [r7, #23]
 800ef7a:	2b04      	cmp	r3, #4
 800ef7c:	d101      	bne.n	800ef82 <dir_alloc+0x84>
 800ef7e:	2307      	movs	r3, #7
 800ef80:	75fb      	strb	r3, [r7, #23]
	return res;
 800ef82:	7dfb      	ldrb	r3, [r7, #23]
}
 800ef84:	4618      	mov	r0, r3
 800ef86:	3718      	adds	r7, #24
 800ef88:	46bd      	mov	sp, r7
 800ef8a:	bd80      	pop	{r7, pc}

0800ef8c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800ef8c:	b580      	push	{r7, lr}
 800ef8e:	b084      	sub	sp, #16
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	6078      	str	r0, [r7, #4]
 800ef94:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800ef96:	683b      	ldr	r3, [r7, #0]
 800ef98:	331a      	adds	r3, #26
 800ef9a:	4618      	mov	r0, r3
 800ef9c:	f7ff f810 	bl	800dfc0 <ld_word>
 800efa0:	4603      	mov	r3, r0
 800efa2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	781b      	ldrb	r3, [r3, #0]
 800efa8:	2b03      	cmp	r3, #3
 800efaa:	d109      	bne.n	800efc0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800efac:	683b      	ldr	r3, [r7, #0]
 800efae:	3314      	adds	r3, #20
 800efb0:	4618      	mov	r0, r3
 800efb2:	f7ff f805 	bl	800dfc0 <ld_word>
 800efb6:	4603      	mov	r3, r0
 800efb8:	041b      	lsls	r3, r3, #16
 800efba:	68fa      	ldr	r2, [r7, #12]
 800efbc:	4313      	orrs	r3, r2
 800efbe:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800efc0:	68fb      	ldr	r3, [r7, #12]
}
 800efc2:	4618      	mov	r0, r3
 800efc4:	3710      	adds	r7, #16
 800efc6:	46bd      	mov	sp, r7
 800efc8:	bd80      	pop	{r7, pc}

0800efca <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800efca:	b580      	push	{r7, lr}
 800efcc:	b084      	sub	sp, #16
 800efce:	af00      	add	r7, sp, #0
 800efd0:	60f8      	str	r0, [r7, #12]
 800efd2:	60b9      	str	r1, [r7, #8]
 800efd4:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800efd6:	68bb      	ldr	r3, [r7, #8]
 800efd8:	331a      	adds	r3, #26
 800efda:	687a      	ldr	r2, [r7, #4]
 800efdc:	b292      	uxth	r2, r2
 800efde:	4611      	mov	r1, r2
 800efe0:	4618      	mov	r0, r3
 800efe2:	f7ff f829 	bl	800e038 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	781b      	ldrb	r3, [r3, #0]
 800efea:	2b03      	cmp	r3, #3
 800efec:	d109      	bne.n	800f002 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800efee:	68bb      	ldr	r3, [r7, #8]
 800eff0:	f103 0214 	add.w	r2, r3, #20
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	0c1b      	lsrs	r3, r3, #16
 800eff8:	b29b      	uxth	r3, r3
 800effa:	4619      	mov	r1, r3
 800effc:	4610      	mov	r0, r2
 800effe:	f7ff f81b 	bl	800e038 <st_word>
	}
}
 800f002:	bf00      	nop
 800f004:	3710      	adds	r7, #16
 800f006:	46bd      	mov	sp, r7
 800f008:	bd80      	pop	{r7, pc}

0800f00a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800f00a:	b580      	push	{r7, lr}
 800f00c:	b086      	sub	sp, #24
 800f00e:	af00      	add	r7, sp, #0
 800f010:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800f018:	2100      	movs	r1, #0
 800f01a:	6878      	ldr	r0, [r7, #4]
 800f01c:	f7ff fe2f 	bl	800ec7e <dir_sdi>
 800f020:	4603      	mov	r3, r0
 800f022:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800f024:	7dfb      	ldrb	r3, [r7, #23]
 800f026:	2b00      	cmp	r3, #0
 800f028:	d001      	beq.n	800f02e <dir_find+0x24>
 800f02a:	7dfb      	ldrb	r3, [r7, #23]
 800f02c:	e03e      	b.n	800f0ac <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	69db      	ldr	r3, [r3, #28]
 800f032:	4619      	mov	r1, r3
 800f034:	6938      	ldr	r0, [r7, #16]
 800f036:	f7ff faa5 	bl	800e584 <move_window>
 800f03a:	4603      	mov	r3, r0
 800f03c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f03e:	7dfb      	ldrb	r3, [r7, #23]
 800f040:	2b00      	cmp	r3, #0
 800f042:	d12f      	bne.n	800f0a4 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	6a1b      	ldr	r3, [r3, #32]
 800f048:	781b      	ldrb	r3, [r3, #0]
 800f04a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800f04c:	7bfb      	ldrb	r3, [r7, #15]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d102      	bne.n	800f058 <dir_find+0x4e>
 800f052:	2304      	movs	r3, #4
 800f054:	75fb      	strb	r3, [r7, #23]
 800f056:	e028      	b.n	800f0aa <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	6a1b      	ldr	r3, [r3, #32]
 800f05c:	330b      	adds	r3, #11
 800f05e:	781b      	ldrb	r3, [r3, #0]
 800f060:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f064:	b2da      	uxtb	r2, r3
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	6a1b      	ldr	r3, [r3, #32]
 800f06e:	330b      	adds	r3, #11
 800f070:	781b      	ldrb	r3, [r3, #0]
 800f072:	f003 0308 	and.w	r3, r3, #8
 800f076:	2b00      	cmp	r3, #0
 800f078:	d10a      	bne.n	800f090 <dir_find+0x86>
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	6a18      	ldr	r0, [r3, #32]
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	3324      	adds	r3, #36	@ 0x24
 800f082:	220b      	movs	r2, #11
 800f084:	4619      	mov	r1, r3
 800f086:	f7ff f85a 	bl	800e13e <mem_cmp>
 800f08a:	4603      	mov	r3, r0
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d00b      	beq.n	800f0a8 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800f090:	2100      	movs	r1, #0
 800f092:	6878      	ldr	r0, [r7, #4]
 800f094:	f7ff fe6e 	bl	800ed74 <dir_next>
 800f098:	4603      	mov	r3, r0
 800f09a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800f09c:	7dfb      	ldrb	r3, [r7, #23]
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d0c5      	beq.n	800f02e <dir_find+0x24>
 800f0a2:	e002      	b.n	800f0aa <dir_find+0xa0>
		if (res != FR_OK) break;
 800f0a4:	bf00      	nop
 800f0a6:	e000      	b.n	800f0aa <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800f0a8:	bf00      	nop

	return res;
 800f0aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800f0ac:	4618      	mov	r0, r3
 800f0ae:	3718      	adds	r7, #24
 800f0b0:	46bd      	mov	sp, r7
 800f0b2:	bd80      	pop	{r7, pc}

0800f0b4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800f0b4:	b580      	push	{r7, lr}
 800f0b6:	b084      	sub	sp, #16
 800f0b8:	af00      	add	r7, sp, #0
 800f0ba:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	681b      	ldr	r3, [r3, #0]
 800f0c0:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800f0c2:	2101      	movs	r1, #1
 800f0c4:	6878      	ldr	r0, [r7, #4]
 800f0c6:	f7ff ff1a 	bl	800eefe <dir_alloc>
 800f0ca:	4603      	mov	r3, r0
 800f0cc:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800f0ce:	7bfb      	ldrb	r3, [r7, #15]
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d11c      	bne.n	800f10e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	69db      	ldr	r3, [r3, #28]
 800f0d8:	4619      	mov	r1, r3
 800f0da:	68b8      	ldr	r0, [r7, #8]
 800f0dc:	f7ff fa52 	bl	800e584 <move_window>
 800f0e0:	4603      	mov	r3, r0
 800f0e2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f0e4:	7bfb      	ldrb	r3, [r7, #15]
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d111      	bne.n	800f10e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	6a1b      	ldr	r3, [r3, #32]
 800f0ee:	2220      	movs	r2, #32
 800f0f0:	2100      	movs	r1, #0
 800f0f2:	4618      	mov	r0, r3
 800f0f4:	f7ff f808 	bl	800e108 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	6a18      	ldr	r0, [r3, #32]
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	3324      	adds	r3, #36	@ 0x24
 800f100:	220b      	movs	r2, #11
 800f102:	4619      	mov	r1, r3
 800f104:	f7fe ffdf 	bl	800e0c6 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800f108:	68bb      	ldr	r3, [r7, #8]
 800f10a:	2201      	movs	r2, #1
 800f10c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800f10e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f110:	4618      	mov	r0, r3
 800f112:	3710      	adds	r7, #16
 800f114:	46bd      	mov	sp, r7
 800f116:	bd80      	pop	{r7, pc}

0800f118 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800f118:	b580      	push	{r7, lr}
 800f11a:	b088      	sub	sp, #32
 800f11c:	af00      	add	r7, sp, #0
 800f11e:	6078      	str	r0, [r7, #4]
 800f120:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800f122:	683b      	ldr	r3, [r7, #0]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	60fb      	str	r3, [r7, #12]
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	3324      	adds	r3, #36	@ 0x24
 800f12c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800f12e:	220b      	movs	r2, #11
 800f130:	2120      	movs	r1, #32
 800f132:	68b8      	ldr	r0, [r7, #8]
 800f134:	f7fe ffe8 	bl	800e108 <mem_set>
	si = i = 0; ni = 8;
 800f138:	2300      	movs	r3, #0
 800f13a:	613b      	str	r3, [r7, #16]
 800f13c:	693b      	ldr	r3, [r7, #16]
 800f13e:	61fb      	str	r3, [r7, #28]
 800f140:	2308      	movs	r3, #8
 800f142:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800f144:	69fb      	ldr	r3, [r7, #28]
 800f146:	1c5a      	adds	r2, r3, #1
 800f148:	61fa      	str	r2, [r7, #28]
 800f14a:	68fa      	ldr	r2, [r7, #12]
 800f14c:	4413      	add	r3, r2
 800f14e:	781b      	ldrb	r3, [r3, #0]
 800f150:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800f152:	7efb      	ldrb	r3, [r7, #27]
 800f154:	2b20      	cmp	r3, #32
 800f156:	d94e      	bls.n	800f1f6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800f158:	7efb      	ldrb	r3, [r7, #27]
 800f15a:	2b2f      	cmp	r3, #47	@ 0x2f
 800f15c:	d006      	beq.n	800f16c <create_name+0x54>
 800f15e:	7efb      	ldrb	r3, [r7, #27]
 800f160:	2b5c      	cmp	r3, #92	@ 0x5c
 800f162:	d110      	bne.n	800f186 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800f164:	e002      	b.n	800f16c <create_name+0x54>
 800f166:	69fb      	ldr	r3, [r7, #28]
 800f168:	3301      	adds	r3, #1
 800f16a:	61fb      	str	r3, [r7, #28]
 800f16c:	68fa      	ldr	r2, [r7, #12]
 800f16e:	69fb      	ldr	r3, [r7, #28]
 800f170:	4413      	add	r3, r2
 800f172:	781b      	ldrb	r3, [r3, #0]
 800f174:	2b2f      	cmp	r3, #47	@ 0x2f
 800f176:	d0f6      	beq.n	800f166 <create_name+0x4e>
 800f178:	68fa      	ldr	r2, [r7, #12]
 800f17a:	69fb      	ldr	r3, [r7, #28]
 800f17c:	4413      	add	r3, r2
 800f17e:	781b      	ldrb	r3, [r3, #0]
 800f180:	2b5c      	cmp	r3, #92	@ 0x5c
 800f182:	d0f0      	beq.n	800f166 <create_name+0x4e>
			break;
 800f184:	e038      	b.n	800f1f8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800f186:	7efb      	ldrb	r3, [r7, #27]
 800f188:	2b2e      	cmp	r3, #46	@ 0x2e
 800f18a:	d003      	beq.n	800f194 <create_name+0x7c>
 800f18c:	693a      	ldr	r2, [r7, #16]
 800f18e:	697b      	ldr	r3, [r7, #20]
 800f190:	429a      	cmp	r2, r3
 800f192:	d30c      	bcc.n	800f1ae <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800f194:	697b      	ldr	r3, [r7, #20]
 800f196:	2b0b      	cmp	r3, #11
 800f198:	d002      	beq.n	800f1a0 <create_name+0x88>
 800f19a:	7efb      	ldrb	r3, [r7, #27]
 800f19c:	2b2e      	cmp	r3, #46	@ 0x2e
 800f19e:	d001      	beq.n	800f1a4 <create_name+0x8c>
 800f1a0:	2306      	movs	r3, #6
 800f1a2:	e044      	b.n	800f22e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800f1a4:	2308      	movs	r3, #8
 800f1a6:	613b      	str	r3, [r7, #16]
 800f1a8:	230b      	movs	r3, #11
 800f1aa:	617b      	str	r3, [r7, #20]
			continue;
 800f1ac:	e022      	b.n	800f1f4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800f1ae:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	da04      	bge.n	800f1c0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800f1b6:	7efb      	ldrb	r3, [r7, #27]
 800f1b8:	3b80      	subs	r3, #128	@ 0x80
 800f1ba:	4a1f      	ldr	r2, [pc, #124]	@ (800f238 <create_name+0x120>)
 800f1bc:	5cd3      	ldrb	r3, [r2, r3]
 800f1be:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800f1c0:	7efb      	ldrb	r3, [r7, #27]
 800f1c2:	4619      	mov	r1, r3
 800f1c4:	481d      	ldr	r0, [pc, #116]	@ (800f23c <create_name+0x124>)
 800f1c6:	f7fe ffe1 	bl	800e18c <chk_chr>
 800f1ca:	4603      	mov	r3, r0
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d001      	beq.n	800f1d4 <create_name+0xbc>
 800f1d0:	2306      	movs	r3, #6
 800f1d2:	e02c      	b.n	800f22e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800f1d4:	7efb      	ldrb	r3, [r7, #27]
 800f1d6:	2b60      	cmp	r3, #96	@ 0x60
 800f1d8:	d905      	bls.n	800f1e6 <create_name+0xce>
 800f1da:	7efb      	ldrb	r3, [r7, #27]
 800f1dc:	2b7a      	cmp	r3, #122	@ 0x7a
 800f1de:	d802      	bhi.n	800f1e6 <create_name+0xce>
 800f1e0:	7efb      	ldrb	r3, [r7, #27]
 800f1e2:	3b20      	subs	r3, #32
 800f1e4:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800f1e6:	693b      	ldr	r3, [r7, #16]
 800f1e8:	1c5a      	adds	r2, r3, #1
 800f1ea:	613a      	str	r2, [r7, #16]
 800f1ec:	68ba      	ldr	r2, [r7, #8]
 800f1ee:	4413      	add	r3, r2
 800f1f0:	7efa      	ldrb	r2, [r7, #27]
 800f1f2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800f1f4:	e7a6      	b.n	800f144 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800f1f6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800f1f8:	68fa      	ldr	r2, [r7, #12]
 800f1fa:	69fb      	ldr	r3, [r7, #28]
 800f1fc:	441a      	add	r2, r3
 800f1fe:	683b      	ldr	r3, [r7, #0]
 800f200:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800f202:	693b      	ldr	r3, [r7, #16]
 800f204:	2b00      	cmp	r3, #0
 800f206:	d101      	bne.n	800f20c <create_name+0xf4>
 800f208:	2306      	movs	r3, #6
 800f20a:	e010      	b.n	800f22e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800f20c:	68bb      	ldr	r3, [r7, #8]
 800f20e:	781b      	ldrb	r3, [r3, #0]
 800f210:	2be5      	cmp	r3, #229	@ 0xe5
 800f212:	d102      	bne.n	800f21a <create_name+0x102>
 800f214:	68bb      	ldr	r3, [r7, #8]
 800f216:	2205      	movs	r2, #5
 800f218:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800f21a:	7efb      	ldrb	r3, [r7, #27]
 800f21c:	2b20      	cmp	r3, #32
 800f21e:	d801      	bhi.n	800f224 <create_name+0x10c>
 800f220:	2204      	movs	r2, #4
 800f222:	e000      	b.n	800f226 <create_name+0x10e>
 800f224:	2200      	movs	r2, #0
 800f226:	68bb      	ldr	r3, [r7, #8]
 800f228:	330b      	adds	r3, #11
 800f22a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800f22c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800f22e:	4618      	mov	r0, r3
 800f230:	3720      	adds	r7, #32
 800f232:	46bd      	mov	sp, r7
 800f234:	bd80      	pop	{r7, pc}
 800f236:	bf00      	nop
 800f238:	08017c50 	.word	0x08017c50
 800f23c:	08017bc0 	.word	0x08017bc0

0800f240 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800f240:	b580      	push	{r7, lr}
 800f242:	b086      	sub	sp, #24
 800f244:	af00      	add	r7, sp, #0
 800f246:	6078      	str	r0, [r7, #4]
 800f248:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800f24e:	693b      	ldr	r3, [r7, #16]
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800f254:	e002      	b.n	800f25c <follow_path+0x1c>
 800f256:	683b      	ldr	r3, [r7, #0]
 800f258:	3301      	adds	r3, #1
 800f25a:	603b      	str	r3, [r7, #0]
 800f25c:	683b      	ldr	r3, [r7, #0]
 800f25e:	781b      	ldrb	r3, [r3, #0]
 800f260:	2b2f      	cmp	r3, #47	@ 0x2f
 800f262:	d0f8      	beq.n	800f256 <follow_path+0x16>
 800f264:	683b      	ldr	r3, [r7, #0]
 800f266:	781b      	ldrb	r3, [r3, #0]
 800f268:	2b5c      	cmp	r3, #92	@ 0x5c
 800f26a:	d0f4      	beq.n	800f256 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800f26c:	693b      	ldr	r3, [r7, #16]
 800f26e:	2200      	movs	r2, #0
 800f270:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800f272:	683b      	ldr	r3, [r7, #0]
 800f274:	781b      	ldrb	r3, [r3, #0]
 800f276:	2b1f      	cmp	r3, #31
 800f278:	d80a      	bhi.n	800f290 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	2280      	movs	r2, #128	@ 0x80
 800f27e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800f282:	2100      	movs	r1, #0
 800f284:	6878      	ldr	r0, [r7, #4]
 800f286:	f7ff fcfa 	bl	800ec7e <dir_sdi>
 800f28a:	4603      	mov	r3, r0
 800f28c:	75fb      	strb	r3, [r7, #23]
 800f28e:	e043      	b.n	800f318 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f290:	463b      	mov	r3, r7
 800f292:	4619      	mov	r1, r3
 800f294:	6878      	ldr	r0, [r7, #4]
 800f296:	f7ff ff3f 	bl	800f118 <create_name>
 800f29a:	4603      	mov	r3, r0
 800f29c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f29e:	7dfb      	ldrb	r3, [r7, #23]
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d134      	bne.n	800f30e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800f2a4:	6878      	ldr	r0, [r7, #4]
 800f2a6:	f7ff feb0 	bl	800f00a <dir_find>
 800f2aa:	4603      	mov	r3, r0
 800f2ac:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800f2b4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800f2b6:	7dfb      	ldrb	r3, [r7, #23]
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d00a      	beq.n	800f2d2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800f2bc:	7dfb      	ldrb	r3, [r7, #23]
 800f2be:	2b04      	cmp	r3, #4
 800f2c0:	d127      	bne.n	800f312 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800f2c2:	7afb      	ldrb	r3, [r7, #11]
 800f2c4:	f003 0304 	and.w	r3, r3, #4
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d122      	bne.n	800f312 <follow_path+0xd2>
 800f2cc:	2305      	movs	r3, #5
 800f2ce:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800f2d0:	e01f      	b.n	800f312 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f2d2:	7afb      	ldrb	r3, [r7, #11]
 800f2d4:	f003 0304 	and.w	r3, r3, #4
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d11c      	bne.n	800f316 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800f2dc:	693b      	ldr	r3, [r7, #16]
 800f2de:	799b      	ldrb	r3, [r3, #6]
 800f2e0:	f003 0310 	and.w	r3, r3, #16
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d102      	bne.n	800f2ee <follow_path+0xae>
				res = FR_NO_PATH; break;
 800f2e8:	2305      	movs	r3, #5
 800f2ea:	75fb      	strb	r3, [r7, #23]
 800f2ec:	e014      	b.n	800f318 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	695b      	ldr	r3, [r3, #20]
 800f2f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2fc:	4413      	add	r3, r2
 800f2fe:	4619      	mov	r1, r3
 800f300:	68f8      	ldr	r0, [r7, #12]
 800f302:	f7ff fe43 	bl	800ef8c <ld_clust>
 800f306:	4602      	mov	r2, r0
 800f308:	693b      	ldr	r3, [r7, #16]
 800f30a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f30c:	e7c0      	b.n	800f290 <follow_path+0x50>
			if (res != FR_OK) break;
 800f30e:	bf00      	nop
 800f310:	e002      	b.n	800f318 <follow_path+0xd8>
				break;
 800f312:	bf00      	nop
 800f314:	e000      	b.n	800f318 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f316:	bf00      	nop
			}
		}
	}

	return res;
 800f318:	7dfb      	ldrb	r3, [r7, #23]
}
 800f31a:	4618      	mov	r0, r3
 800f31c:	3718      	adds	r7, #24
 800f31e:	46bd      	mov	sp, r7
 800f320:	bd80      	pop	{r7, pc}

0800f322 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800f322:	b480      	push	{r7}
 800f324:	b087      	sub	sp, #28
 800f326:	af00      	add	r7, sp, #0
 800f328:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800f32a:	f04f 33ff 	mov.w	r3, #4294967295
 800f32e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	2b00      	cmp	r3, #0
 800f336:	d031      	beq.n	800f39c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	617b      	str	r3, [r7, #20]
 800f33e:	e002      	b.n	800f346 <get_ldnumber+0x24>
 800f340:	697b      	ldr	r3, [r7, #20]
 800f342:	3301      	adds	r3, #1
 800f344:	617b      	str	r3, [r7, #20]
 800f346:	697b      	ldr	r3, [r7, #20]
 800f348:	781b      	ldrb	r3, [r3, #0]
 800f34a:	2b20      	cmp	r3, #32
 800f34c:	d903      	bls.n	800f356 <get_ldnumber+0x34>
 800f34e:	697b      	ldr	r3, [r7, #20]
 800f350:	781b      	ldrb	r3, [r3, #0]
 800f352:	2b3a      	cmp	r3, #58	@ 0x3a
 800f354:	d1f4      	bne.n	800f340 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800f356:	697b      	ldr	r3, [r7, #20]
 800f358:	781b      	ldrb	r3, [r3, #0]
 800f35a:	2b3a      	cmp	r3, #58	@ 0x3a
 800f35c:	d11c      	bne.n	800f398 <get_ldnumber+0x76>
			tp = *path;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	1c5a      	adds	r2, r3, #1
 800f368:	60fa      	str	r2, [r7, #12]
 800f36a:	781b      	ldrb	r3, [r3, #0]
 800f36c:	3b30      	subs	r3, #48	@ 0x30
 800f36e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800f370:	68bb      	ldr	r3, [r7, #8]
 800f372:	2b09      	cmp	r3, #9
 800f374:	d80e      	bhi.n	800f394 <get_ldnumber+0x72>
 800f376:	68fa      	ldr	r2, [r7, #12]
 800f378:	697b      	ldr	r3, [r7, #20]
 800f37a:	429a      	cmp	r2, r3
 800f37c:	d10a      	bne.n	800f394 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800f37e:	68bb      	ldr	r3, [r7, #8]
 800f380:	2b00      	cmp	r3, #0
 800f382:	d107      	bne.n	800f394 <get_ldnumber+0x72>
					vol = (int)i;
 800f384:	68bb      	ldr	r3, [r7, #8]
 800f386:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800f388:	697b      	ldr	r3, [r7, #20]
 800f38a:	3301      	adds	r3, #1
 800f38c:	617b      	str	r3, [r7, #20]
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	697a      	ldr	r2, [r7, #20]
 800f392:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800f394:	693b      	ldr	r3, [r7, #16]
 800f396:	e002      	b.n	800f39e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800f398:	2300      	movs	r3, #0
 800f39a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800f39c:	693b      	ldr	r3, [r7, #16]
}
 800f39e:	4618      	mov	r0, r3
 800f3a0:	371c      	adds	r7, #28
 800f3a2:	46bd      	mov	sp, r7
 800f3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3a8:	4770      	bx	lr
	...

0800f3ac <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800f3ac:	b580      	push	{r7, lr}
 800f3ae:	b082      	sub	sp, #8
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
 800f3b4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	2200      	movs	r2, #0
 800f3ba:	70da      	strb	r2, [r3, #3]
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	f04f 32ff 	mov.w	r2, #4294967295
 800f3c2:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800f3c4:	6839      	ldr	r1, [r7, #0]
 800f3c6:	6878      	ldr	r0, [r7, #4]
 800f3c8:	f7ff f8dc 	bl	800e584 <move_window>
 800f3cc:	4603      	mov	r3, r0
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d001      	beq.n	800f3d6 <check_fs+0x2a>
 800f3d2:	2304      	movs	r3, #4
 800f3d4:	e038      	b.n	800f448 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	3334      	adds	r3, #52	@ 0x34
 800f3da:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f3de:	4618      	mov	r0, r3
 800f3e0:	f7fe fdee 	bl	800dfc0 <ld_word>
 800f3e4:	4603      	mov	r3, r0
 800f3e6:	461a      	mov	r2, r3
 800f3e8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800f3ec:	429a      	cmp	r2, r3
 800f3ee:	d001      	beq.n	800f3f4 <check_fs+0x48>
 800f3f0:	2303      	movs	r3, #3
 800f3f2:	e029      	b.n	800f448 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f3fa:	2be9      	cmp	r3, #233	@ 0xe9
 800f3fc:	d009      	beq.n	800f412 <check_fs+0x66>
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f404:	2beb      	cmp	r3, #235	@ 0xeb
 800f406:	d11e      	bne.n	800f446 <check_fs+0x9a>
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800f40e:	2b90      	cmp	r3, #144	@ 0x90
 800f410:	d119      	bne.n	800f446 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	3334      	adds	r3, #52	@ 0x34
 800f416:	3336      	adds	r3, #54	@ 0x36
 800f418:	4618      	mov	r0, r3
 800f41a:	f7fe fdea 	bl	800dff2 <ld_dword>
 800f41e:	4603      	mov	r3, r0
 800f420:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800f424:	4a0a      	ldr	r2, [pc, #40]	@ (800f450 <check_fs+0xa4>)
 800f426:	4293      	cmp	r3, r2
 800f428:	d101      	bne.n	800f42e <check_fs+0x82>
 800f42a:	2300      	movs	r3, #0
 800f42c:	e00c      	b.n	800f448 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	3334      	adds	r3, #52	@ 0x34
 800f432:	3352      	adds	r3, #82	@ 0x52
 800f434:	4618      	mov	r0, r3
 800f436:	f7fe fddc 	bl	800dff2 <ld_dword>
 800f43a:	4603      	mov	r3, r0
 800f43c:	4a05      	ldr	r2, [pc, #20]	@ (800f454 <check_fs+0xa8>)
 800f43e:	4293      	cmp	r3, r2
 800f440:	d101      	bne.n	800f446 <check_fs+0x9a>
 800f442:	2300      	movs	r3, #0
 800f444:	e000      	b.n	800f448 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800f446:	2302      	movs	r3, #2
}
 800f448:	4618      	mov	r0, r3
 800f44a:	3708      	adds	r7, #8
 800f44c:	46bd      	mov	sp, r7
 800f44e:	bd80      	pop	{r7, pc}
 800f450:	00544146 	.word	0x00544146
 800f454:	33544146 	.word	0x33544146

0800f458 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800f458:	b580      	push	{r7, lr}
 800f45a:	b096      	sub	sp, #88	@ 0x58
 800f45c:	af00      	add	r7, sp, #0
 800f45e:	60f8      	str	r0, [r7, #12]
 800f460:	60b9      	str	r1, [r7, #8]
 800f462:	4613      	mov	r3, r2
 800f464:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800f466:	68bb      	ldr	r3, [r7, #8]
 800f468:	2200      	movs	r2, #0
 800f46a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800f46c:	68f8      	ldr	r0, [r7, #12]
 800f46e:	f7ff ff58 	bl	800f322 <get_ldnumber>
 800f472:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800f474:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f476:	2b00      	cmp	r3, #0
 800f478:	da01      	bge.n	800f47e <find_volume+0x26>
 800f47a:	230b      	movs	r3, #11
 800f47c:	e235      	b.n	800f8ea <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800f47e:	4aa5      	ldr	r2, [pc, #660]	@ (800f714 <find_volume+0x2bc>)
 800f480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f482:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f486:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800f488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d101      	bne.n	800f492 <find_volume+0x3a>
 800f48e:	230c      	movs	r3, #12
 800f490:	e22b      	b.n	800f8ea <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800f492:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f494:	f7fe fe95 	bl	800e1c2 <lock_fs>
 800f498:	4603      	mov	r3, r0
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	d101      	bne.n	800f4a2 <find_volume+0x4a>
 800f49e:	230f      	movs	r3, #15
 800f4a0:	e223      	b.n	800f8ea <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800f4a2:	68bb      	ldr	r3, [r7, #8]
 800f4a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f4a6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800f4a8:	79fb      	ldrb	r3, [r7, #7]
 800f4aa:	f023 0301 	bic.w	r3, r3, #1
 800f4ae:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800f4b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4b2:	781b      	ldrb	r3, [r3, #0]
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	d01a      	beq.n	800f4ee <find_volume+0x96>
		stat = disk_status(fs->drv);
 800f4b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4ba:	785b      	ldrb	r3, [r3, #1]
 800f4bc:	4618      	mov	r0, r3
 800f4be:	f7fe fce1 	bl	800de84 <disk_status>
 800f4c2:	4603      	mov	r3, r0
 800f4c4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800f4c8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f4cc:	f003 0301 	and.w	r3, r3, #1
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d10c      	bne.n	800f4ee <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800f4d4:	79fb      	ldrb	r3, [r7, #7]
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d007      	beq.n	800f4ea <find_volume+0x92>
 800f4da:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f4de:	f003 0304 	and.w	r3, r3, #4
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d001      	beq.n	800f4ea <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800f4e6:	230a      	movs	r3, #10
 800f4e8:	e1ff      	b.n	800f8ea <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800f4ea:	2300      	movs	r3, #0
 800f4ec:	e1fd      	b.n	800f8ea <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800f4ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4f0:	2200      	movs	r2, #0
 800f4f2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800f4f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4f6:	b2da      	uxtb	r2, r3
 800f4f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4fa:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800f4fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4fe:	785b      	ldrb	r3, [r3, #1]
 800f500:	4618      	mov	r0, r3
 800f502:	f7fe fcd9 	bl	800deb8 <disk_initialize>
 800f506:	4603      	mov	r3, r0
 800f508:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800f50c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f510:	f003 0301 	and.w	r3, r3, #1
 800f514:	2b00      	cmp	r3, #0
 800f516:	d001      	beq.n	800f51c <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800f518:	2303      	movs	r3, #3
 800f51a:	e1e6      	b.n	800f8ea <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800f51c:	79fb      	ldrb	r3, [r7, #7]
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d007      	beq.n	800f532 <find_volume+0xda>
 800f522:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f526:	f003 0304 	and.w	r3, r3, #4
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d001      	beq.n	800f532 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800f52e:	230a      	movs	r3, #10
 800f530:	e1db      	b.n	800f8ea <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800f532:	2300      	movs	r3, #0
 800f534:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800f536:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f538:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f53a:	f7ff ff37 	bl	800f3ac <check_fs>
 800f53e:	4603      	mov	r3, r0
 800f540:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800f544:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f548:	2b02      	cmp	r3, #2
 800f54a:	d149      	bne.n	800f5e0 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f54c:	2300      	movs	r3, #0
 800f54e:	643b      	str	r3, [r7, #64]	@ 0x40
 800f550:	e01e      	b.n	800f590 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800f552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f554:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800f558:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f55a:	011b      	lsls	r3, r3, #4
 800f55c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800f560:	4413      	add	r3, r2
 800f562:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800f564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f566:	3304      	adds	r3, #4
 800f568:	781b      	ldrb	r3, [r3, #0]
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d006      	beq.n	800f57c <find_volume+0x124>
 800f56e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f570:	3308      	adds	r3, #8
 800f572:	4618      	mov	r0, r3
 800f574:	f7fe fd3d 	bl	800dff2 <ld_dword>
 800f578:	4602      	mov	r2, r0
 800f57a:	e000      	b.n	800f57e <find_volume+0x126>
 800f57c:	2200      	movs	r2, #0
 800f57e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f580:	009b      	lsls	r3, r3, #2
 800f582:	3358      	adds	r3, #88	@ 0x58
 800f584:	443b      	add	r3, r7
 800f586:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f58a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f58c:	3301      	adds	r3, #1
 800f58e:	643b      	str	r3, [r7, #64]	@ 0x40
 800f590:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f592:	2b03      	cmp	r3, #3
 800f594:	d9dd      	bls.n	800f552 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800f596:	2300      	movs	r3, #0
 800f598:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800f59a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	d002      	beq.n	800f5a6 <find_volume+0x14e>
 800f5a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f5a2:	3b01      	subs	r3, #1
 800f5a4:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800f5a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f5a8:	009b      	lsls	r3, r3, #2
 800f5aa:	3358      	adds	r3, #88	@ 0x58
 800f5ac:	443b      	add	r3, r7
 800f5ae:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800f5b2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800f5b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d005      	beq.n	800f5c6 <find_volume+0x16e>
 800f5ba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f5bc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f5be:	f7ff fef5 	bl	800f3ac <check_fs>
 800f5c2:	4603      	mov	r3, r0
 800f5c4:	e000      	b.n	800f5c8 <find_volume+0x170>
 800f5c6:	2303      	movs	r3, #3
 800f5c8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800f5cc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f5d0:	2b01      	cmp	r3, #1
 800f5d2:	d905      	bls.n	800f5e0 <find_volume+0x188>
 800f5d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f5d6:	3301      	adds	r3, #1
 800f5d8:	643b      	str	r3, [r7, #64]	@ 0x40
 800f5da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f5dc:	2b03      	cmp	r3, #3
 800f5de:	d9e2      	bls.n	800f5a6 <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800f5e0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f5e4:	2b04      	cmp	r3, #4
 800f5e6:	d101      	bne.n	800f5ec <find_volume+0x194>
 800f5e8:	2301      	movs	r3, #1
 800f5ea:	e17e      	b.n	800f8ea <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800f5ec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f5f0:	2b01      	cmp	r3, #1
 800f5f2:	d901      	bls.n	800f5f8 <find_volume+0x1a0>
 800f5f4:	230d      	movs	r3, #13
 800f5f6:	e178      	b.n	800f8ea <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800f5f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5fa:	3334      	adds	r3, #52	@ 0x34
 800f5fc:	330b      	adds	r3, #11
 800f5fe:	4618      	mov	r0, r3
 800f600:	f7fe fcde 	bl	800dfc0 <ld_word>
 800f604:	4603      	mov	r3, r0
 800f606:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f60a:	d001      	beq.n	800f610 <find_volume+0x1b8>
 800f60c:	230d      	movs	r3, #13
 800f60e:	e16c      	b.n	800f8ea <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800f610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f612:	3334      	adds	r3, #52	@ 0x34
 800f614:	3316      	adds	r3, #22
 800f616:	4618      	mov	r0, r3
 800f618:	f7fe fcd2 	bl	800dfc0 <ld_word>
 800f61c:	4603      	mov	r3, r0
 800f61e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800f620:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f622:	2b00      	cmp	r3, #0
 800f624:	d106      	bne.n	800f634 <find_volume+0x1dc>
 800f626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f628:	3334      	adds	r3, #52	@ 0x34
 800f62a:	3324      	adds	r3, #36	@ 0x24
 800f62c:	4618      	mov	r0, r3
 800f62e:	f7fe fce0 	bl	800dff2 <ld_dword>
 800f632:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800f634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f636:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f638:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800f63a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f63c:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800f640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f642:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800f644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f646:	789b      	ldrb	r3, [r3, #2]
 800f648:	2b01      	cmp	r3, #1
 800f64a:	d005      	beq.n	800f658 <find_volume+0x200>
 800f64c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f64e:	789b      	ldrb	r3, [r3, #2]
 800f650:	2b02      	cmp	r3, #2
 800f652:	d001      	beq.n	800f658 <find_volume+0x200>
 800f654:	230d      	movs	r3, #13
 800f656:	e148      	b.n	800f8ea <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800f658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f65a:	789b      	ldrb	r3, [r3, #2]
 800f65c:	461a      	mov	r2, r3
 800f65e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f660:	fb02 f303 	mul.w	r3, r2, r3
 800f664:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800f666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f668:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f66c:	461a      	mov	r2, r3
 800f66e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f670:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800f672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f674:	895b      	ldrh	r3, [r3, #10]
 800f676:	2b00      	cmp	r3, #0
 800f678:	d008      	beq.n	800f68c <find_volume+0x234>
 800f67a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f67c:	895b      	ldrh	r3, [r3, #10]
 800f67e:	461a      	mov	r2, r3
 800f680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f682:	895b      	ldrh	r3, [r3, #10]
 800f684:	3b01      	subs	r3, #1
 800f686:	4013      	ands	r3, r2
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d001      	beq.n	800f690 <find_volume+0x238>
 800f68c:	230d      	movs	r3, #13
 800f68e:	e12c      	b.n	800f8ea <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800f690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f692:	3334      	adds	r3, #52	@ 0x34
 800f694:	3311      	adds	r3, #17
 800f696:	4618      	mov	r0, r3
 800f698:	f7fe fc92 	bl	800dfc0 <ld_word>
 800f69c:	4603      	mov	r3, r0
 800f69e:	461a      	mov	r2, r3
 800f6a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6a2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800f6a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6a6:	891b      	ldrh	r3, [r3, #8]
 800f6a8:	f003 030f 	and.w	r3, r3, #15
 800f6ac:	b29b      	uxth	r3, r3
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d001      	beq.n	800f6b6 <find_volume+0x25e>
 800f6b2:	230d      	movs	r3, #13
 800f6b4:	e119      	b.n	800f8ea <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800f6b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6b8:	3334      	adds	r3, #52	@ 0x34
 800f6ba:	3313      	adds	r3, #19
 800f6bc:	4618      	mov	r0, r3
 800f6be:	f7fe fc7f 	bl	800dfc0 <ld_word>
 800f6c2:	4603      	mov	r3, r0
 800f6c4:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800f6c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d106      	bne.n	800f6da <find_volume+0x282>
 800f6cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6ce:	3334      	adds	r3, #52	@ 0x34
 800f6d0:	3320      	adds	r3, #32
 800f6d2:	4618      	mov	r0, r3
 800f6d4:	f7fe fc8d 	bl	800dff2 <ld_dword>
 800f6d8:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800f6da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6dc:	3334      	adds	r3, #52	@ 0x34
 800f6de:	330e      	adds	r3, #14
 800f6e0:	4618      	mov	r0, r3
 800f6e2:	f7fe fc6d 	bl	800dfc0 <ld_word>
 800f6e6:	4603      	mov	r3, r0
 800f6e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800f6ea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	d101      	bne.n	800f6f4 <find_volume+0x29c>
 800f6f0:	230d      	movs	r3, #13
 800f6f2:	e0fa      	b.n	800f8ea <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800f6f4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800f6f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6f8:	4413      	add	r3, r2
 800f6fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f6fc:	8912      	ldrh	r2, [r2, #8]
 800f6fe:	0912      	lsrs	r2, r2, #4
 800f700:	b292      	uxth	r2, r2
 800f702:	4413      	add	r3, r2
 800f704:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800f706:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f70a:	429a      	cmp	r2, r3
 800f70c:	d204      	bcs.n	800f718 <find_volume+0x2c0>
 800f70e:	230d      	movs	r3, #13
 800f710:	e0eb      	b.n	800f8ea <find_volume+0x492>
 800f712:	bf00      	nop
 800f714:	20000764 	.word	0x20000764
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800f718:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f71a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f71c:	1ad3      	subs	r3, r2, r3
 800f71e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f720:	8952      	ldrh	r2, [r2, #10]
 800f722:	fbb3 f3f2 	udiv	r3, r3, r2
 800f726:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800f728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d101      	bne.n	800f732 <find_volume+0x2da>
 800f72e:	230d      	movs	r3, #13
 800f730:	e0db      	b.n	800f8ea <find_volume+0x492>
		fmt = FS_FAT32;
 800f732:	2303      	movs	r3, #3
 800f734:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800f738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f73a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800f73e:	4293      	cmp	r3, r2
 800f740:	d802      	bhi.n	800f748 <find_volume+0x2f0>
 800f742:	2302      	movs	r3, #2
 800f744:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800f748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f74a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800f74e:	4293      	cmp	r3, r2
 800f750:	d802      	bhi.n	800f758 <find_volume+0x300>
 800f752:	2301      	movs	r3, #1
 800f754:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800f758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f75a:	1c9a      	adds	r2, r3, #2
 800f75c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f75e:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800f760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f762:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f764:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800f766:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800f768:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f76a:	441a      	add	r2, r3
 800f76c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f76e:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800f770:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f774:	441a      	add	r2, r3
 800f776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f778:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800f77a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f77e:	2b03      	cmp	r3, #3
 800f780:	d11e      	bne.n	800f7c0 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800f782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f784:	3334      	adds	r3, #52	@ 0x34
 800f786:	332a      	adds	r3, #42	@ 0x2a
 800f788:	4618      	mov	r0, r3
 800f78a:	f7fe fc19 	bl	800dfc0 <ld_word>
 800f78e:	4603      	mov	r3, r0
 800f790:	2b00      	cmp	r3, #0
 800f792:	d001      	beq.n	800f798 <find_volume+0x340>
 800f794:	230d      	movs	r3, #13
 800f796:	e0a8      	b.n	800f8ea <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800f798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f79a:	891b      	ldrh	r3, [r3, #8]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d001      	beq.n	800f7a4 <find_volume+0x34c>
 800f7a0:	230d      	movs	r3, #13
 800f7a2:	e0a2      	b.n	800f8ea <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800f7a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7a6:	3334      	adds	r3, #52	@ 0x34
 800f7a8:	332c      	adds	r3, #44	@ 0x2c
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	f7fe fc21 	bl	800dff2 <ld_dword>
 800f7b0:	4602      	mov	r2, r0
 800f7b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7b4:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800f7b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7b8:	699b      	ldr	r3, [r3, #24]
 800f7ba:	009b      	lsls	r3, r3, #2
 800f7bc:	647b      	str	r3, [r7, #68]	@ 0x44
 800f7be:	e01f      	b.n	800f800 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800f7c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7c2:	891b      	ldrh	r3, [r3, #8]
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d101      	bne.n	800f7cc <find_volume+0x374>
 800f7c8:	230d      	movs	r3, #13
 800f7ca:	e08e      	b.n	800f8ea <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800f7cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f7d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f7d2:	441a      	add	r2, r3
 800f7d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7d6:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800f7d8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f7dc:	2b02      	cmp	r3, #2
 800f7de:	d103      	bne.n	800f7e8 <find_volume+0x390>
 800f7e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7e2:	699b      	ldr	r3, [r3, #24]
 800f7e4:	005b      	lsls	r3, r3, #1
 800f7e6:	e00a      	b.n	800f7fe <find_volume+0x3a6>
 800f7e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7ea:	699a      	ldr	r2, [r3, #24]
 800f7ec:	4613      	mov	r3, r2
 800f7ee:	005b      	lsls	r3, r3, #1
 800f7f0:	4413      	add	r3, r2
 800f7f2:	085a      	lsrs	r2, r3, #1
 800f7f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7f6:	699b      	ldr	r3, [r3, #24]
 800f7f8:	f003 0301 	and.w	r3, r3, #1
 800f7fc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800f7fe:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800f800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f802:	69da      	ldr	r2, [r3, #28]
 800f804:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f806:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800f80a:	0a5b      	lsrs	r3, r3, #9
 800f80c:	429a      	cmp	r2, r3
 800f80e:	d201      	bcs.n	800f814 <find_volume+0x3bc>
 800f810:	230d      	movs	r3, #13
 800f812:	e06a      	b.n	800f8ea <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800f814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f816:	f04f 32ff 	mov.w	r2, #4294967295
 800f81a:	615a      	str	r2, [r3, #20]
 800f81c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f81e:	695a      	ldr	r2, [r3, #20]
 800f820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f822:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800f824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f826:	2280      	movs	r2, #128	@ 0x80
 800f828:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800f82a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f82e:	2b03      	cmp	r3, #3
 800f830:	d149      	bne.n	800f8c6 <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800f832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f834:	3334      	adds	r3, #52	@ 0x34
 800f836:	3330      	adds	r3, #48	@ 0x30
 800f838:	4618      	mov	r0, r3
 800f83a:	f7fe fbc1 	bl	800dfc0 <ld_word>
 800f83e:	4603      	mov	r3, r0
 800f840:	2b01      	cmp	r3, #1
 800f842:	d140      	bne.n	800f8c6 <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800f844:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f846:	3301      	adds	r3, #1
 800f848:	4619      	mov	r1, r3
 800f84a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f84c:	f7fe fe9a 	bl	800e584 <move_window>
 800f850:	4603      	mov	r3, r0
 800f852:	2b00      	cmp	r3, #0
 800f854:	d137      	bne.n	800f8c6 <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800f856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f858:	2200      	movs	r2, #0
 800f85a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800f85c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f85e:	3334      	adds	r3, #52	@ 0x34
 800f860:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f864:	4618      	mov	r0, r3
 800f866:	f7fe fbab 	bl	800dfc0 <ld_word>
 800f86a:	4603      	mov	r3, r0
 800f86c:	461a      	mov	r2, r3
 800f86e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800f872:	429a      	cmp	r2, r3
 800f874:	d127      	bne.n	800f8c6 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800f876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f878:	3334      	adds	r3, #52	@ 0x34
 800f87a:	4618      	mov	r0, r3
 800f87c:	f7fe fbb9 	bl	800dff2 <ld_dword>
 800f880:	4603      	mov	r3, r0
 800f882:	4a1c      	ldr	r2, [pc, #112]	@ (800f8f4 <find_volume+0x49c>)
 800f884:	4293      	cmp	r3, r2
 800f886:	d11e      	bne.n	800f8c6 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800f888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f88a:	3334      	adds	r3, #52	@ 0x34
 800f88c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800f890:	4618      	mov	r0, r3
 800f892:	f7fe fbae 	bl	800dff2 <ld_dword>
 800f896:	4603      	mov	r3, r0
 800f898:	4a17      	ldr	r2, [pc, #92]	@ (800f8f8 <find_volume+0x4a0>)
 800f89a:	4293      	cmp	r3, r2
 800f89c:	d113      	bne.n	800f8c6 <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800f89e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8a0:	3334      	adds	r3, #52	@ 0x34
 800f8a2:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800f8a6:	4618      	mov	r0, r3
 800f8a8:	f7fe fba3 	bl	800dff2 <ld_dword>
 800f8ac:	4602      	mov	r2, r0
 800f8ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8b0:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800f8b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8b4:	3334      	adds	r3, #52	@ 0x34
 800f8b6:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	f7fe fb99 	bl	800dff2 <ld_dword>
 800f8c0:	4602      	mov	r2, r0
 800f8c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8c4:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800f8c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8c8:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800f8cc:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800f8ce:	4b0b      	ldr	r3, [pc, #44]	@ (800f8fc <find_volume+0x4a4>)
 800f8d0:	881b      	ldrh	r3, [r3, #0]
 800f8d2:	3301      	adds	r3, #1
 800f8d4:	b29a      	uxth	r2, r3
 800f8d6:	4b09      	ldr	r3, [pc, #36]	@ (800f8fc <find_volume+0x4a4>)
 800f8d8:	801a      	strh	r2, [r3, #0]
 800f8da:	4b08      	ldr	r3, [pc, #32]	@ (800f8fc <find_volume+0x4a4>)
 800f8dc:	881a      	ldrh	r2, [r3, #0]
 800f8de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8e0:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800f8e2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f8e4:	f7fe fde6 	bl	800e4b4 <clear_lock>
#endif
	return FR_OK;
 800f8e8:	2300      	movs	r3, #0
}
 800f8ea:	4618      	mov	r0, r3
 800f8ec:	3758      	adds	r7, #88	@ 0x58
 800f8ee:	46bd      	mov	sp, r7
 800f8f0:	bd80      	pop	{r7, pc}
 800f8f2:	bf00      	nop
 800f8f4:	41615252 	.word	0x41615252
 800f8f8:	61417272 	.word	0x61417272
 800f8fc:	20000768 	.word	0x20000768

0800f900 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800f900:	b580      	push	{r7, lr}
 800f902:	b084      	sub	sp, #16
 800f904:	af00      	add	r7, sp, #0
 800f906:	6078      	str	r0, [r7, #4]
 800f908:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800f90a:	2309      	movs	r3, #9
 800f90c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	2b00      	cmp	r3, #0
 800f912:	d02e      	beq.n	800f972 <validate+0x72>
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d02a      	beq.n	800f972 <validate+0x72>
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	781b      	ldrb	r3, [r3, #0]
 800f922:	2b00      	cmp	r3, #0
 800f924:	d025      	beq.n	800f972 <validate+0x72>
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	889a      	ldrh	r2, [r3, #4]
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	88db      	ldrh	r3, [r3, #6]
 800f930:	429a      	cmp	r2, r3
 800f932:	d11e      	bne.n	800f972 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	681b      	ldr	r3, [r3, #0]
 800f938:	4618      	mov	r0, r3
 800f93a:	f7fe fc42 	bl	800e1c2 <lock_fs>
 800f93e:	4603      	mov	r3, r0
 800f940:	2b00      	cmp	r3, #0
 800f942:	d014      	beq.n	800f96e <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	785b      	ldrb	r3, [r3, #1]
 800f94a:	4618      	mov	r0, r3
 800f94c:	f7fe fa9a 	bl	800de84 <disk_status>
 800f950:	4603      	mov	r3, r0
 800f952:	f003 0301 	and.w	r3, r3, #1
 800f956:	2b00      	cmp	r3, #0
 800f958:	d102      	bne.n	800f960 <validate+0x60>
				res = FR_OK;
 800f95a:	2300      	movs	r3, #0
 800f95c:	73fb      	strb	r3, [r7, #15]
 800f95e:	e008      	b.n	800f972 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	2100      	movs	r1, #0
 800f966:	4618      	mov	r0, r3
 800f968:	f7fe fc41 	bl	800e1ee <unlock_fs>
 800f96c:	e001      	b.n	800f972 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800f96e:	230f      	movs	r3, #15
 800f970:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800f972:	7bfb      	ldrb	r3, [r7, #15]
 800f974:	2b00      	cmp	r3, #0
 800f976:	d102      	bne.n	800f97e <validate+0x7e>
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	e000      	b.n	800f980 <validate+0x80>
 800f97e:	2300      	movs	r3, #0
 800f980:	683a      	ldr	r2, [r7, #0]
 800f982:	6013      	str	r3, [r2, #0]
	return res;
 800f984:	7bfb      	ldrb	r3, [r7, #15]
}
 800f986:	4618      	mov	r0, r3
 800f988:	3710      	adds	r7, #16
 800f98a:	46bd      	mov	sp, r7
 800f98c:	bd80      	pop	{r7, pc}

0800f98e <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800f98e:	b580      	push	{r7, lr}
 800f990:	b098      	sub	sp, #96	@ 0x60
 800f992:	af00      	add	r7, sp, #0
 800f994:	60f8      	str	r0, [r7, #12]
 800f996:	60b9      	str	r1, [r7, #8]
 800f998:	4613      	mov	r3, r2
 800f99a:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d101      	bne.n	800f9a6 <f_open+0x18>
 800f9a2:	2309      	movs	r3, #9
 800f9a4:	e1b0      	b.n	800fd08 <f_open+0x37a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800f9a6:	79fb      	ldrb	r3, [r7, #7]
 800f9a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f9ac:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800f9ae:	79fa      	ldrb	r2, [r7, #7]
 800f9b0:	f107 0110 	add.w	r1, r7, #16
 800f9b4:	f107 0308 	add.w	r3, r7, #8
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	f7ff fd4d 	bl	800f458 <find_volume>
 800f9be:	4603      	mov	r3, r0
 800f9c0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800f9c4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	f040 818d 	bne.w	800fce8 <f_open+0x35a>
		dj.obj.fs = fs;
 800f9ce:	693b      	ldr	r3, [r7, #16]
 800f9d0:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800f9d2:	68ba      	ldr	r2, [r7, #8]
 800f9d4:	f107 0314 	add.w	r3, r7, #20
 800f9d8:	4611      	mov	r1, r2
 800f9da:	4618      	mov	r0, r3
 800f9dc:	f7ff fc30 	bl	800f240 <follow_path>
 800f9e0:	4603      	mov	r3, r0
 800f9e2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800f9e6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d118      	bne.n	800fa20 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800f9ee:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800f9f2:	b25b      	sxtb	r3, r3
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	da03      	bge.n	800fa00 <f_open+0x72>
				res = FR_INVALID_NAME;
 800f9f8:	2306      	movs	r3, #6
 800f9fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800f9fe:	e00f      	b.n	800fa20 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800fa00:	79fb      	ldrb	r3, [r7, #7]
 800fa02:	2b01      	cmp	r3, #1
 800fa04:	bf8c      	ite	hi
 800fa06:	2301      	movhi	r3, #1
 800fa08:	2300      	movls	r3, #0
 800fa0a:	b2db      	uxtb	r3, r3
 800fa0c:	461a      	mov	r2, r3
 800fa0e:	f107 0314 	add.w	r3, r7, #20
 800fa12:	4611      	mov	r1, r2
 800fa14:	4618      	mov	r0, r3
 800fa16:	f7fe fc05 	bl	800e224 <chk_lock>
 800fa1a:	4603      	mov	r3, r0
 800fa1c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800fa20:	79fb      	ldrb	r3, [r7, #7]
 800fa22:	f003 031c 	and.w	r3, r3, #28
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d07f      	beq.n	800fb2a <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800fa2a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d017      	beq.n	800fa62 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800fa32:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fa36:	2b04      	cmp	r3, #4
 800fa38:	d10e      	bne.n	800fa58 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800fa3a:	f7fe fc4f 	bl	800e2dc <enq_lock>
 800fa3e:	4603      	mov	r3, r0
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d006      	beq.n	800fa52 <f_open+0xc4>
 800fa44:	f107 0314 	add.w	r3, r7, #20
 800fa48:	4618      	mov	r0, r3
 800fa4a:	f7ff fb33 	bl	800f0b4 <dir_register>
 800fa4e:	4603      	mov	r3, r0
 800fa50:	e000      	b.n	800fa54 <f_open+0xc6>
 800fa52:	2312      	movs	r3, #18
 800fa54:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800fa58:	79fb      	ldrb	r3, [r7, #7]
 800fa5a:	f043 0308 	orr.w	r3, r3, #8
 800fa5e:	71fb      	strb	r3, [r7, #7]
 800fa60:	e010      	b.n	800fa84 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800fa62:	7ebb      	ldrb	r3, [r7, #26]
 800fa64:	f003 0311 	and.w	r3, r3, #17
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d003      	beq.n	800fa74 <f_open+0xe6>
					res = FR_DENIED;
 800fa6c:	2307      	movs	r3, #7
 800fa6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800fa72:	e007      	b.n	800fa84 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800fa74:	79fb      	ldrb	r3, [r7, #7]
 800fa76:	f003 0304 	and.w	r3, r3, #4
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d002      	beq.n	800fa84 <f_open+0xf6>
 800fa7e:	2308      	movs	r3, #8
 800fa80:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800fa84:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d168      	bne.n	800fb5e <f_open+0x1d0>
 800fa8c:	79fb      	ldrb	r3, [r7, #7]
 800fa8e:	f003 0308 	and.w	r3, r3, #8
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d063      	beq.n	800fb5e <f_open+0x1d0>
				dw = GET_FATTIME();
 800fa96:	f7fd ff8d 	bl	800d9b4 <get_fattime>
 800fa9a:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800fa9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa9e:	330e      	adds	r3, #14
 800faa0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800faa2:	4618      	mov	r0, r3
 800faa4:	f7fe fae3 	bl	800e06e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800faa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800faaa:	3316      	adds	r3, #22
 800faac:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800faae:	4618      	mov	r0, r3
 800fab0:	f7fe fadd 	bl	800e06e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800fab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fab6:	330b      	adds	r3, #11
 800fab8:	2220      	movs	r2, #32
 800faba:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800fabc:	693b      	ldr	r3, [r7, #16]
 800fabe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fac0:	4611      	mov	r1, r2
 800fac2:	4618      	mov	r0, r3
 800fac4:	f7ff fa62 	bl	800ef8c <ld_clust>
 800fac8:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800faca:	693b      	ldr	r3, [r7, #16]
 800facc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800face:	2200      	movs	r2, #0
 800fad0:	4618      	mov	r0, r3
 800fad2:	f7ff fa7a 	bl	800efca <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800fad6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fad8:	331c      	adds	r3, #28
 800fada:	2100      	movs	r1, #0
 800fadc:	4618      	mov	r0, r3
 800fade:	f7fe fac6 	bl	800e06e <st_dword>
					fs->wflag = 1;
 800fae2:	693b      	ldr	r3, [r7, #16]
 800fae4:	2201      	movs	r2, #1
 800fae6:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800fae8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800faea:	2b00      	cmp	r3, #0
 800faec:	d037      	beq.n	800fb5e <f_open+0x1d0>
						dw = fs->winsect;
 800faee:	693b      	ldr	r3, [r7, #16]
 800faf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800faf2:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800faf4:	f107 0314 	add.w	r3, r7, #20
 800faf8:	2200      	movs	r2, #0
 800fafa:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800fafc:	4618      	mov	r0, r3
 800fafe:	f7fe ff8d 	bl	800ea1c <remove_chain>
 800fb02:	4603      	mov	r3, r0
 800fb04:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800fb08:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d126      	bne.n	800fb5e <f_open+0x1d0>
							res = move_window(fs, dw);
 800fb10:	693b      	ldr	r3, [r7, #16]
 800fb12:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800fb14:	4618      	mov	r0, r3
 800fb16:	f7fe fd35 	bl	800e584 <move_window>
 800fb1a:	4603      	mov	r3, r0
 800fb1c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800fb20:	693b      	ldr	r3, [r7, #16]
 800fb22:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800fb24:	3a01      	subs	r2, #1
 800fb26:	611a      	str	r2, [r3, #16]
 800fb28:	e019      	b.n	800fb5e <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800fb2a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d115      	bne.n	800fb5e <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800fb32:	7ebb      	ldrb	r3, [r7, #26]
 800fb34:	f003 0310 	and.w	r3, r3, #16
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	d003      	beq.n	800fb44 <f_open+0x1b6>
					res = FR_NO_FILE;
 800fb3c:	2304      	movs	r3, #4
 800fb3e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800fb42:	e00c      	b.n	800fb5e <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800fb44:	79fb      	ldrb	r3, [r7, #7]
 800fb46:	f003 0302 	and.w	r3, r3, #2
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d007      	beq.n	800fb5e <f_open+0x1d0>
 800fb4e:	7ebb      	ldrb	r3, [r7, #26]
 800fb50:	f003 0301 	and.w	r3, r3, #1
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d002      	beq.n	800fb5e <f_open+0x1d0>
						res = FR_DENIED;
 800fb58:	2307      	movs	r3, #7
 800fb5a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800fb5e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d126      	bne.n	800fbb4 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800fb66:	79fb      	ldrb	r3, [r7, #7]
 800fb68:	f003 0308 	and.w	r3, r3, #8
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d003      	beq.n	800fb78 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800fb70:	79fb      	ldrb	r3, [r7, #7]
 800fb72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb76:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800fb78:	693b      	ldr	r3, [r7, #16]
 800fb7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800fb80:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800fb86:	79fb      	ldrb	r3, [r7, #7]
 800fb88:	2b01      	cmp	r3, #1
 800fb8a:	bf8c      	ite	hi
 800fb8c:	2301      	movhi	r3, #1
 800fb8e:	2300      	movls	r3, #0
 800fb90:	b2db      	uxtb	r3, r3
 800fb92:	461a      	mov	r2, r3
 800fb94:	f107 0314 	add.w	r3, r7, #20
 800fb98:	4611      	mov	r1, r2
 800fb9a:	4618      	mov	r0, r3
 800fb9c:	f7fe fbc0 	bl	800e320 <inc_lock>
 800fba0:	4602      	mov	r2, r0
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	691b      	ldr	r3, [r3, #16]
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d102      	bne.n	800fbb4 <f_open+0x226>
 800fbae:	2302      	movs	r3, #2
 800fbb0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800fbb4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	f040 8095 	bne.w	800fce8 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800fbbe:	693b      	ldr	r3, [r7, #16]
 800fbc0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fbc2:	4611      	mov	r1, r2
 800fbc4:	4618      	mov	r0, r3
 800fbc6:	f7ff f9e1 	bl	800ef8c <ld_clust>
 800fbca:	4602      	mov	r2, r0
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800fbd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbd2:	331c      	adds	r3, #28
 800fbd4:	4618      	mov	r0, r3
 800fbd6:	f7fe fa0c 	bl	800dff2 <ld_dword>
 800fbda:	4602      	mov	r2, r0
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	2200      	movs	r2, #0
 800fbe4:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800fbe6:	693a      	ldr	r2, [r7, #16]
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800fbec:	693b      	ldr	r3, [r7, #16]
 800fbee:	88da      	ldrh	r2, [r3, #6]
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	79fa      	ldrb	r2, [r7, #7]
 800fbf8:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	2200      	movs	r2, #0
 800fbfe:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	2200      	movs	r2, #0
 800fc04:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	2200      	movs	r2, #0
 800fc0a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	3330      	adds	r3, #48	@ 0x30
 800fc10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fc14:	2100      	movs	r1, #0
 800fc16:	4618      	mov	r0, r3
 800fc18:	f7fe fa76 	bl	800e108 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800fc1c:	79fb      	ldrb	r3, [r7, #7]
 800fc1e:	f003 0320 	and.w	r3, r3, #32
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d060      	beq.n	800fce8 <f_open+0x35a>
 800fc26:	68fb      	ldr	r3, [r7, #12]
 800fc28:	68db      	ldr	r3, [r3, #12]
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	d05c      	beq.n	800fce8 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800fc2e:	68fb      	ldr	r3, [r7, #12]
 800fc30:	68da      	ldr	r2, [r3, #12]
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800fc36:	693b      	ldr	r3, [r7, #16]
 800fc38:	895b      	ldrh	r3, [r3, #10]
 800fc3a:	025b      	lsls	r3, r3, #9
 800fc3c:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800fc3e:	68fb      	ldr	r3, [r7, #12]
 800fc40:	689b      	ldr	r3, [r3, #8]
 800fc42:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	68db      	ldr	r3, [r3, #12]
 800fc48:	657b      	str	r3, [r7, #84]	@ 0x54
 800fc4a:	e016      	b.n	800fc7a <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800fc50:	4618      	mov	r0, r3
 800fc52:	f7fe fd52 	bl	800e6fa <get_fat>
 800fc56:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800fc58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fc5a:	2b01      	cmp	r3, #1
 800fc5c:	d802      	bhi.n	800fc64 <f_open+0x2d6>
 800fc5e:	2302      	movs	r3, #2
 800fc60:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800fc64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fc66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc6a:	d102      	bne.n	800fc72 <f_open+0x2e4>
 800fc6c:	2301      	movs	r3, #1
 800fc6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800fc72:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fc74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fc76:	1ad3      	subs	r3, r2, r3
 800fc78:	657b      	str	r3, [r7, #84]	@ 0x54
 800fc7a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d103      	bne.n	800fc8a <f_open+0x2fc>
 800fc82:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fc84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fc86:	429a      	cmp	r2, r3
 800fc88:	d8e0      	bhi.n	800fc4c <f_open+0x2be>
				}
				fp->clust = clst;
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fc8e:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800fc90:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d127      	bne.n	800fce8 <f_open+0x35a>
 800fc98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fc9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d022      	beq.n	800fce8 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800fca2:	693b      	ldr	r3, [r7, #16]
 800fca4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800fca6:	4618      	mov	r0, r3
 800fca8:	f7fe fd08 	bl	800e6bc <clust2sect>
 800fcac:	6478      	str	r0, [r7, #68]	@ 0x44
 800fcae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d103      	bne.n	800fcbc <f_open+0x32e>
						res = FR_INT_ERR;
 800fcb4:	2302      	movs	r3, #2
 800fcb6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800fcba:	e015      	b.n	800fce8 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800fcbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fcbe:	0a5a      	lsrs	r2, r3, #9
 800fcc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fcc2:	441a      	add	r2, r3
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800fcc8:	693b      	ldr	r3, [r7, #16]
 800fcca:	7858      	ldrb	r0, [r3, #1]
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	6a1a      	ldr	r2, [r3, #32]
 800fcd6:	2301      	movs	r3, #1
 800fcd8:	f7fe f914 	bl	800df04 <disk_read>
 800fcdc:	4603      	mov	r3, r0
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d002      	beq.n	800fce8 <f_open+0x35a>
 800fce2:	2301      	movs	r3, #1
 800fce4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800fce8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d002      	beq.n	800fcf6 <f_open+0x368>
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	2200      	movs	r2, #0
 800fcf4:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800fcf6:	693b      	ldr	r3, [r7, #16]
 800fcf8:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800fcfc:	4611      	mov	r1, r2
 800fcfe:	4618      	mov	r0, r3
 800fd00:	f7fe fa75 	bl	800e1ee <unlock_fs>
 800fd04:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800fd08:	4618      	mov	r0, r3
 800fd0a:	3760      	adds	r7, #96	@ 0x60
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	bd80      	pop	{r7, pc}

0800fd10 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800fd10:	b580      	push	{r7, lr}
 800fd12:	b08c      	sub	sp, #48	@ 0x30
 800fd14:	af00      	add	r7, sp, #0
 800fd16:	60f8      	str	r0, [r7, #12]
 800fd18:	60b9      	str	r1, [r7, #8]
 800fd1a:	607a      	str	r2, [r7, #4]
 800fd1c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800fd1e:	68bb      	ldr	r3, [r7, #8]
 800fd20:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800fd22:	683b      	ldr	r3, [r7, #0]
 800fd24:	2200      	movs	r2, #0
 800fd26:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800fd28:	68fb      	ldr	r3, [r7, #12]
 800fd2a:	f107 0210 	add.w	r2, r7, #16
 800fd2e:	4611      	mov	r1, r2
 800fd30:	4618      	mov	r0, r3
 800fd32:	f7ff fde5 	bl	800f900 <validate>
 800fd36:	4603      	mov	r3, r0
 800fd38:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800fd3c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d107      	bne.n	800fd54 <f_write+0x44>
 800fd44:	68fb      	ldr	r3, [r7, #12]
 800fd46:	7d5b      	ldrb	r3, [r3, #21]
 800fd48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800fd4c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d009      	beq.n	800fd68 <f_write+0x58>
 800fd54:	693b      	ldr	r3, [r7, #16]
 800fd56:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800fd5a:	4611      	mov	r1, r2
 800fd5c:	4618      	mov	r0, r3
 800fd5e:	f7fe fa46 	bl	800e1ee <unlock_fs>
 800fd62:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fd66:	e173      	b.n	8010050 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	7d1b      	ldrb	r3, [r3, #20]
 800fd6c:	f003 0302 	and.w	r3, r3, #2
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d106      	bne.n	800fd82 <f_write+0x72>
 800fd74:	693b      	ldr	r3, [r7, #16]
 800fd76:	2107      	movs	r1, #7
 800fd78:	4618      	mov	r0, r3
 800fd7a:	f7fe fa38 	bl	800e1ee <unlock_fs>
 800fd7e:	2307      	movs	r3, #7
 800fd80:	e166      	b.n	8010050 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800fd82:	68fb      	ldr	r3, [r7, #12]
 800fd84:	699a      	ldr	r2, [r3, #24]
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	441a      	add	r2, r3
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	699b      	ldr	r3, [r3, #24]
 800fd8e:	429a      	cmp	r2, r3
 800fd90:	f080 814b 	bcs.w	801002a <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	699b      	ldr	r3, [r3, #24]
 800fd98:	43db      	mvns	r3, r3
 800fd9a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800fd9c:	e145      	b.n	801002a <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	699b      	ldr	r3, [r3, #24]
 800fda2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	f040 8101 	bne.w	800ffae <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800fdac:	68fb      	ldr	r3, [r7, #12]
 800fdae:	699b      	ldr	r3, [r3, #24]
 800fdb0:	0a5b      	lsrs	r3, r3, #9
 800fdb2:	693a      	ldr	r2, [r7, #16]
 800fdb4:	8952      	ldrh	r2, [r2, #10]
 800fdb6:	3a01      	subs	r2, #1
 800fdb8:	4013      	ands	r3, r2
 800fdba:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800fdbc:	69bb      	ldr	r3, [r7, #24]
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d14d      	bne.n	800fe5e <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	699b      	ldr	r3, [r3, #24]
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d10c      	bne.n	800fde4 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800fdca:	68fb      	ldr	r3, [r7, #12]
 800fdcc:	689b      	ldr	r3, [r3, #8]
 800fdce:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800fdd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d11a      	bne.n	800fe0c <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	2100      	movs	r1, #0
 800fdda:	4618      	mov	r0, r3
 800fddc:	f7fe fe83 	bl	800eae6 <create_chain>
 800fde0:	62b8      	str	r0, [r7, #40]	@ 0x28
 800fde2:	e013      	b.n	800fe0c <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d007      	beq.n	800fdfc <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	699b      	ldr	r3, [r3, #24]
 800fdf0:	4619      	mov	r1, r3
 800fdf2:	68f8      	ldr	r0, [r7, #12]
 800fdf4:	f7fe ff0f 	bl	800ec16 <clmt_clust>
 800fdf8:	62b8      	str	r0, [r7, #40]	@ 0x28
 800fdfa:	e007      	b.n	800fe0c <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800fdfc:	68fa      	ldr	r2, [r7, #12]
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	69db      	ldr	r3, [r3, #28]
 800fe02:	4619      	mov	r1, r3
 800fe04:	4610      	mov	r0, r2
 800fe06:	f7fe fe6e 	bl	800eae6 <create_chain>
 800fe0a:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800fe0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	f000 8110 	beq.w	8010034 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800fe14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe16:	2b01      	cmp	r3, #1
 800fe18:	d109      	bne.n	800fe2e <f_write+0x11e>
 800fe1a:	68fb      	ldr	r3, [r7, #12]
 800fe1c:	2202      	movs	r2, #2
 800fe1e:	755a      	strb	r2, [r3, #21]
 800fe20:	693b      	ldr	r3, [r7, #16]
 800fe22:	2102      	movs	r1, #2
 800fe24:	4618      	mov	r0, r3
 800fe26:	f7fe f9e2 	bl	800e1ee <unlock_fs>
 800fe2a:	2302      	movs	r3, #2
 800fe2c:	e110      	b.n	8010050 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800fe2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe34:	d109      	bne.n	800fe4a <f_write+0x13a>
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	2201      	movs	r2, #1
 800fe3a:	755a      	strb	r2, [r3, #21]
 800fe3c:	693b      	ldr	r3, [r7, #16]
 800fe3e:	2101      	movs	r1, #1
 800fe40:	4618      	mov	r0, r3
 800fe42:	f7fe f9d4 	bl	800e1ee <unlock_fs>
 800fe46:	2301      	movs	r3, #1
 800fe48:	e102      	b.n	8010050 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 800fe4a:	68fb      	ldr	r3, [r7, #12]
 800fe4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fe4e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	689b      	ldr	r3, [r3, #8]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d102      	bne.n	800fe5e <f_write+0x14e>
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fe5c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	7d1b      	ldrb	r3, [r3, #20]
 800fe62:	b25b      	sxtb	r3, r3
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	da1d      	bge.n	800fea4 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800fe68:	693b      	ldr	r3, [r7, #16]
 800fe6a:	7858      	ldrb	r0, [r3, #1]
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	6a1a      	ldr	r2, [r3, #32]
 800fe76:	2301      	movs	r3, #1
 800fe78:	f7fe f864 	bl	800df44 <disk_write>
 800fe7c:	4603      	mov	r3, r0
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d009      	beq.n	800fe96 <f_write+0x186>
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	2201      	movs	r2, #1
 800fe86:	755a      	strb	r2, [r3, #21]
 800fe88:	693b      	ldr	r3, [r7, #16]
 800fe8a:	2101      	movs	r1, #1
 800fe8c:	4618      	mov	r0, r3
 800fe8e:	f7fe f9ae 	bl	800e1ee <unlock_fs>
 800fe92:	2301      	movs	r3, #1
 800fe94:	e0dc      	b.n	8010050 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	7d1b      	ldrb	r3, [r3, #20]
 800fe9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fe9e:	b2da      	uxtb	r2, r3
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800fea4:	693a      	ldr	r2, [r7, #16]
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	69db      	ldr	r3, [r3, #28]
 800feaa:	4619      	mov	r1, r3
 800feac:	4610      	mov	r0, r2
 800feae:	f7fe fc05 	bl	800e6bc <clust2sect>
 800feb2:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800feb4:	697b      	ldr	r3, [r7, #20]
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d109      	bne.n	800fece <f_write+0x1be>
 800feba:	68fb      	ldr	r3, [r7, #12]
 800febc:	2202      	movs	r2, #2
 800febe:	755a      	strb	r2, [r3, #21]
 800fec0:	693b      	ldr	r3, [r7, #16]
 800fec2:	2102      	movs	r1, #2
 800fec4:	4618      	mov	r0, r3
 800fec6:	f7fe f992 	bl	800e1ee <unlock_fs>
 800feca:	2302      	movs	r3, #2
 800fecc:	e0c0      	b.n	8010050 <f_write+0x340>
			sect += csect;
 800fece:	697a      	ldr	r2, [r7, #20]
 800fed0:	69bb      	ldr	r3, [r7, #24]
 800fed2:	4413      	add	r3, r2
 800fed4:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	0a5b      	lsrs	r3, r3, #9
 800feda:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800fedc:	6a3b      	ldr	r3, [r7, #32]
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d041      	beq.n	800ff66 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800fee2:	69ba      	ldr	r2, [r7, #24]
 800fee4:	6a3b      	ldr	r3, [r7, #32]
 800fee6:	4413      	add	r3, r2
 800fee8:	693a      	ldr	r2, [r7, #16]
 800feea:	8952      	ldrh	r2, [r2, #10]
 800feec:	4293      	cmp	r3, r2
 800feee:	d905      	bls.n	800fefc <f_write+0x1ec>
					cc = fs->csize - csect;
 800fef0:	693b      	ldr	r3, [r7, #16]
 800fef2:	895b      	ldrh	r3, [r3, #10]
 800fef4:	461a      	mov	r2, r3
 800fef6:	69bb      	ldr	r3, [r7, #24]
 800fef8:	1ad3      	subs	r3, r2, r3
 800fefa:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800fefc:	693b      	ldr	r3, [r7, #16]
 800fefe:	7858      	ldrb	r0, [r3, #1]
 800ff00:	6a3b      	ldr	r3, [r7, #32]
 800ff02:	697a      	ldr	r2, [r7, #20]
 800ff04:	69f9      	ldr	r1, [r7, #28]
 800ff06:	f7fe f81d 	bl	800df44 <disk_write>
 800ff0a:	4603      	mov	r3, r0
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	d009      	beq.n	800ff24 <f_write+0x214>
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	2201      	movs	r2, #1
 800ff14:	755a      	strb	r2, [r3, #21]
 800ff16:	693b      	ldr	r3, [r7, #16]
 800ff18:	2101      	movs	r1, #1
 800ff1a:	4618      	mov	r0, r3
 800ff1c:	f7fe f967 	bl	800e1ee <unlock_fs>
 800ff20:	2301      	movs	r3, #1
 800ff22:	e095      	b.n	8010050 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ff24:	68fb      	ldr	r3, [r7, #12]
 800ff26:	6a1a      	ldr	r2, [r3, #32]
 800ff28:	697b      	ldr	r3, [r7, #20]
 800ff2a:	1ad3      	subs	r3, r2, r3
 800ff2c:	6a3a      	ldr	r2, [r7, #32]
 800ff2e:	429a      	cmp	r2, r3
 800ff30:	d915      	bls.n	800ff5e <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ff32:	68fb      	ldr	r3, [r7, #12]
 800ff34:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	6a1a      	ldr	r2, [r3, #32]
 800ff3c:	697b      	ldr	r3, [r7, #20]
 800ff3e:	1ad3      	subs	r3, r2, r3
 800ff40:	025b      	lsls	r3, r3, #9
 800ff42:	69fa      	ldr	r2, [r7, #28]
 800ff44:	4413      	add	r3, r2
 800ff46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ff4a:	4619      	mov	r1, r3
 800ff4c:	f7fe f8bb 	bl	800e0c6 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	7d1b      	ldrb	r3, [r3, #20]
 800ff54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ff58:	b2da      	uxtb	r2, r3
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800ff5e:	6a3b      	ldr	r3, [r7, #32]
 800ff60:	025b      	lsls	r3, r3, #9
 800ff62:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800ff64:	e044      	b.n	800fff0 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	6a1b      	ldr	r3, [r3, #32]
 800ff6a:	697a      	ldr	r2, [r7, #20]
 800ff6c:	429a      	cmp	r2, r3
 800ff6e:	d01b      	beq.n	800ffa8 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	699a      	ldr	r2, [r3, #24]
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ff78:	429a      	cmp	r2, r3
 800ff7a:	d215      	bcs.n	800ffa8 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ff7c:	693b      	ldr	r3, [r7, #16]
 800ff7e:	7858      	ldrb	r0, [r3, #1]
 800ff80:	68fb      	ldr	r3, [r7, #12]
 800ff82:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ff86:	2301      	movs	r3, #1
 800ff88:	697a      	ldr	r2, [r7, #20]
 800ff8a:	f7fd ffbb 	bl	800df04 <disk_read>
 800ff8e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d009      	beq.n	800ffa8 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	2201      	movs	r2, #1
 800ff98:	755a      	strb	r2, [r3, #21]
 800ff9a:	693b      	ldr	r3, [r7, #16]
 800ff9c:	2101      	movs	r1, #1
 800ff9e:	4618      	mov	r0, r3
 800ffa0:	f7fe f925 	bl	800e1ee <unlock_fs>
 800ffa4:	2301      	movs	r3, #1
 800ffa6:	e053      	b.n	8010050 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	697a      	ldr	r2, [r7, #20]
 800ffac:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	699b      	ldr	r3, [r3, #24]
 800ffb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ffb6:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ffba:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800ffbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	429a      	cmp	r2, r3
 800ffc2:	d901      	bls.n	800ffc8 <f_write+0x2b8>
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800ffc8:	68fb      	ldr	r3, [r7, #12]
 800ffca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	699b      	ldr	r3, [r3, #24]
 800ffd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ffd6:	4413      	add	r3, r2
 800ffd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ffda:	69f9      	ldr	r1, [r7, #28]
 800ffdc:	4618      	mov	r0, r3
 800ffde:	f7fe f872 	bl	800e0c6 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	7d1b      	ldrb	r3, [r3, #20]
 800ffe6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ffea:	b2da      	uxtb	r2, r3
 800ffec:	68fb      	ldr	r3, [r7, #12]
 800ffee:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800fff0:	69fa      	ldr	r2, [r7, #28]
 800fff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fff4:	4413      	add	r3, r2
 800fff6:	61fb      	str	r3, [r7, #28]
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	699a      	ldr	r2, [r3, #24]
 800fffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fffe:	441a      	add	r2, r3
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	619a      	str	r2, [r3, #24]
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	68da      	ldr	r2, [r3, #12]
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	699b      	ldr	r3, [r3, #24]
 801000c:	429a      	cmp	r2, r3
 801000e:	bf38      	it	cc
 8010010:	461a      	movcc	r2, r3
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	60da      	str	r2, [r3, #12]
 8010016:	683b      	ldr	r3, [r7, #0]
 8010018:	681a      	ldr	r2, [r3, #0]
 801001a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801001c:	441a      	add	r2, r3
 801001e:	683b      	ldr	r3, [r7, #0]
 8010020:	601a      	str	r2, [r3, #0]
 8010022:	687a      	ldr	r2, [r7, #4]
 8010024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010026:	1ad3      	subs	r3, r2, r3
 8010028:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	2b00      	cmp	r3, #0
 801002e:	f47f aeb6 	bne.w	800fd9e <f_write+0x8e>
 8010032:	e000      	b.n	8010036 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010034:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	7d1b      	ldrb	r3, [r3, #20]
 801003a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801003e:	b2da      	uxtb	r2, r3
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8010044:	693b      	ldr	r3, [r7, #16]
 8010046:	2100      	movs	r1, #0
 8010048:	4618      	mov	r0, r3
 801004a:	f7fe f8d0 	bl	800e1ee <unlock_fs>
 801004e:	2300      	movs	r3, #0
}
 8010050:	4618      	mov	r0, r3
 8010052:	3730      	adds	r7, #48	@ 0x30
 8010054:	46bd      	mov	sp, r7
 8010056:	bd80      	pop	{r7, pc}

08010058 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010058:	b580      	push	{r7, lr}
 801005a:	b086      	sub	sp, #24
 801005c:	af00      	add	r7, sp, #0
 801005e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	f107 0208 	add.w	r2, r7, #8
 8010066:	4611      	mov	r1, r2
 8010068:	4618      	mov	r0, r3
 801006a:	f7ff fc49 	bl	800f900 <validate>
 801006e:	4603      	mov	r3, r0
 8010070:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010072:	7dfb      	ldrb	r3, [r7, #23]
 8010074:	2b00      	cmp	r3, #0
 8010076:	d16d      	bne.n	8010154 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	7d1b      	ldrb	r3, [r3, #20]
 801007c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010080:	2b00      	cmp	r3, #0
 8010082:	d067      	beq.n	8010154 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	7d1b      	ldrb	r3, [r3, #20]
 8010088:	b25b      	sxtb	r3, r3
 801008a:	2b00      	cmp	r3, #0
 801008c:	da1a      	bge.n	80100c4 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801008e:	68bb      	ldr	r3, [r7, #8]
 8010090:	7858      	ldrb	r0, [r3, #1]
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	6a1a      	ldr	r2, [r3, #32]
 801009c:	2301      	movs	r3, #1
 801009e:	f7fd ff51 	bl	800df44 <disk_write>
 80100a2:	4603      	mov	r3, r0
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d006      	beq.n	80100b6 <f_sync+0x5e>
 80100a8:	68bb      	ldr	r3, [r7, #8]
 80100aa:	2101      	movs	r1, #1
 80100ac:	4618      	mov	r0, r3
 80100ae:	f7fe f89e 	bl	800e1ee <unlock_fs>
 80100b2:	2301      	movs	r3, #1
 80100b4:	e055      	b.n	8010162 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	7d1b      	ldrb	r3, [r3, #20]
 80100ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80100be:	b2da      	uxtb	r2, r3
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80100c4:	f7fd fc76 	bl	800d9b4 <get_fattime>
 80100c8:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80100ca:	68ba      	ldr	r2, [r7, #8]
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100d0:	4619      	mov	r1, r3
 80100d2:	4610      	mov	r0, r2
 80100d4:	f7fe fa56 	bl	800e584 <move_window>
 80100d8:	4603      	mov	r3, r0
 80100da:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80100dc:	7dfb      	ldrb	r3, [r7, #23]
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d138      	bne.n	8010154 <f_sync+0xfc>
					dir = fp->dir_ptr;
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100e6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	330b      	adds	r3, #11
 80100ec:	781a      	ldrb	r2, [r3, #0]
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	330b      	adds	r3, #11
 80100f2:	f042 0220 	orr.w	r2, r2, #32
 80100f6:	b2d2      	uxtb	r2, r2
 80100f8:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	6818      	ldr	r0, [r3, #0]
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	689b      	ldr	r3, [r3, #8]
 8010102:	461a      	mov	r2, r3
 8010104:	68f9      	ldr	r1, [r7, #12]
 8010106:	f7fe ff60 	bl	800efca <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	f103 021c 	add.w	r2, r3, #28
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	68db      	ldr	r3, [r3, #12]
 8010114:	4619      	mov	r1, r3
 8010116:	4610      	mov	r0, r2
 8010118:	f7fd ffa9 	bl	800e06e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	3316      	adds	r3, #22
 8010120:	6939      	ldr	r1, [r7, #16]
 8010122:	4618      	mov	r0, r3
 8010124:	f7fd ffa3 	bl	800e06e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	3312      	adds	r3, #18
 801012c:	2100      	movs	r1, #0
 801012e:	4618      	mov	r0, r3
 8010130:	f7fd ff82 	bl	800e038 <st_word>
					fs->wflag = 1;
 8010134:	68bb      	ldr	r3, [r7, #8]
 8010136:	2201      	movs	r2, #1
 8010138:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801013a:	68bb      	ldr	r3, [r7, #8]
 801013c:	4618      	mov	r0, r3
 801013e:	f7fe fa4f 	bl	800e5e0 <sync_fs>
 8010142:	4603      	mov	r3, r0
 8010144:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	7d1b      	ldrb	r3, [r3, #20]
 801014a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801014e:	b2da      	uxtb	r2, r3
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8010154:	68bb      	ldr	r3, [r7, #8]
 8010156:	7dfa      	ldrb	r2, [r7, #23]
 8010158:	4611      	mov	r1, r2
 801015a:	4618      	mov	r0, r3
 801015c:	f7fe f847 	bl	800e1ee <unlock_fs>
 8010160:	7dfb      	ldrb	r3, [r7, #23]
}
 8010162:	4618      	mov	r0, r3
 8010164:	3718      	adds	r7, #24
 8010166:	46bd      	mov	sp, r7
 8010168:	bd80      	pop	{r7, pc}

0801016a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801016a:	b580      	push	{r7, lr}
 801016c:	b084      	sub	sp, #16
 801016e:	af00      	add	r7, sp, #0
 8010170:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8010172:	6878      	ldr	r0, [r7, #4]
 8010174:	f7ff ff70 	bl	8010058 <f_sync>
 8010178:	4603      	mov	r3, r0
 801017a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801017c:	7bfb      	ldrb	r3, [r7, #15]
 801017e:	2b00      	cmp	r3, #0
 8010180:	d11d      	bne.n	80101be <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	f107 0208 	add.w	r2, r7, #8
 8010188:	4611      	mov	r1, r2
 801018a:	4618      	mov	r0, r3
 801018c:	f7ff fbb8 	bl	800f900 <validate>
 8010190:	4603      	mov	r3, r0
 8010192:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010194:	7bfb      	ldrb	r3, [r7, #15]
 8010196:	2b00      	cmp	r3, #0
 8010198:	d111      	bne.n	80101be <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	691b      	ldr	r3, [r3, #16]
 801019e:	4618      	mov	r0, r3
 80101a0:	f7fe f94c 	bl	800e43c <dec_lock>
 80101a4:	4603      	mov	r3, r0
 80101a6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80101a8:	7bfb      	ldrb	r3, [r7, #15]
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d102      	bne.n	80101b4 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	2200      	movs	r2, #0
 80101b2:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 80101b4:	68bb      	ldr	r3, [r7, #8]
 80101b6:	2100      	movs	r1, #0
 80101b8:	4618      	mov	r0, r3
 80101ba:	f7fe f818 	bl	800e1ee <unlock_fs>
#endif
		}
	}
	return res;
 80101be:	7bfb      	ldrb	r3, [r7, #15]
}
 80101c0:	4618      	mov	r0, r3
 80101c2:	3710      	adds	r7, #16
 80101c4:	46bd      	mov	sp, r7
 80101c6:	bd80      	pop	{r7, pc}

080101c8 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 80101c8:	b580      	push	{r7, lr}
 80101ca:	b096      	sub	sp, #88	@ 0x58
 80101cc:	af00      	add	r7, sp, #0
 80101ce:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 80101d0:	f107 0108 	add.w	r1, r7, #8
 80101d4:	1d3b      	adds	r3, r7, #4
 80101d6:	2202      	movs	r2, #2
 80101d8:	4618      	mov	r0, r3
 80101da:	f7ff f93d 	bl	800f458 <find_volume>
 80101de:	4603      	mov	r3, r0
 80101e0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	dj.obj.fs = fs;
 80101e4:	68bb      	ldr	r3, [r7, #8]
 80101e6:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 80101e8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	f040 80ec 	bne.w	80103ca <f_mkdir+0x202>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 80101f2:	687a      	ldr	r2, [r7, #4]
 80101f4:	f107 030c 	add.w	r3, r7, #12
 80101f8:	4611      	mov	r1, r2
 80101fa:	4618      	mov	r0, r3
 80101fc:	f7ff f820 	bl	800f240 <follow_path>
 8010200:	4603      	mov	r3, r0
 8010202:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8010206:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801020a:	2b00      	cmp	r3, #0
 801020c:	d102      	bne.n	8010214 <f_mkdir+0x4c>
 801020e:	2308      	movs	r3, #8
 8010210:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8010214:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010218:	2b04      	cmp	r3, #4
 801021a:	f040 80d6 	bne.w	80103ca <f_mkdir+0x202>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 801021e:	f107 030c 	add.w	r3, r7, #12
 8010222:	2100      	movs	r1, #0
 8010224:	4618      	mov	r0, r3
 8010226:	f7fe fc5e 	bl	800eae6 <create_chain>
 801022a:	6478      	str	r0, [r7, #68]	@ 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 801022c:	68bb      	ldr	r3, [r7, #8]
 801022e:	895b      	ldrh	r3, [r3, #10]
 8010230:	025b      	lsls	r3, r3, #9
 8010232:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 8010234:	2300      	movs	r3, #0
 8010236:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 801023a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801023c:	2b00      	cmp	r3, #0
 801023e:	d102      	bne.n	8010246 <f_mkdir+0x7e>
 8010240:	2307      	movs	r3, #7
 8010242:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8010246:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010248:	2b01      	cmp	r3, #1
 801024a:	d102      	bne.n	8010252 <f_mkdir+0x8a>
 801024c:	2302      	movs	r3, #2
 801024e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8010252:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010258:	d102      	bne.n	8010260 <f_mkdir+0x98>
 801025a:	2301      	movs	r3, #1
 801025c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8010260:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010264:	2b00      	cmp	r3, #0
 8010266:	d106      	bne.n	8010276 <f_mkdir+0xae>
 8010268:	68bb      	ldr	r3, [r7, #8]
 801026a:	4618      	mov	r0, r3
 801026c:	f7fe f946 	bl	800e4fc <sync_window>
 8010270:	4603      	mov	r3, r0
 8010272:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			tm = GET_FATTIME();
 8010276:	f7fd fb9d 	bl	800d9b4 <get_fattime>
 801027a:	6438      	str	r0, [r7, #64]	@ 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 801027c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010280:	2b00      	cmp	r3, #0
 8010282:	d16a      	bne.n	801035a <f_mkdir+0x192>
				dsc = clust2sect(fs, dcl);
 8010284:	68bb      	ldr	r3, [r7, #8]
 8010286:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010288:	4618      	mov	r0, r3
 801028a:	f7fe fa17 	bl	800e6bc <clust2sect>
 801028e:	64f8      	str	r0, [r7, #76]	@ 0x4c
				dir = fs->win;
 8010290:	68bb      	ldr	r3, [r7, #8]
 8010292:	3334      	adds	r3, #52	@ 0x34
 8010294:	63fb      	str	r3, [r7, #60]	@ 0x3c
				mem_set(dir, 0, SS(fs));
 8010296:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801029a:	2100      	movs	r1, #0
 801029c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801029e:	f7fd ff33 	bl	800e108 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 80102a2:	220b      	movs	r2, #11
 80102a4:	2120      	movs	r1, #32
 80102a6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80102a8:	f7fd ff2e 	bl	800e108 <mem_set>
					dir[DIR_Name] = '.';
 80102ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102ae:	222e      	movs	r2, #46	@ 0x2e
 80102b0:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 80102b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102b4:	330b      	adds	r3, #11
 80102b6:	2210      	movs	r2, #16
 80102b8:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 80102ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102bc:	3316      	adds	r3, #22
 80102be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80102c0:	4618      	mov	r0, r3
 80102c2:	f7fd fed4 	bl	800e06e <st_dword>
					st_clust(fs, dir, dcl);
 80102c6:	68bb      	ldr	r3, [r7, #8]
 80102c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80102ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80102cc:	4618      	mov	r0, r3
 80102ce:	f7fe fe7c 	bl	800efca <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 80102d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102d4:	3320      	adds	r3, #32
 80102d6:	2220      	movs	r2, #32
 80102d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80102da:	4618      	mov	r0, r3
 80102dc:	f7fd fef3 	bl	800e0c6 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 80102e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102e2:	3321      	adds	r3, #33	@ 0x21
 80102e4:	222e      	movs	r2, #46	@ 0x2e
 80102e6:	701a      	strb	r2, [r3, #0]
 80102e8:	697b      	ldr	r3, [r7, #20]
 80102ea:	64bb      	str	r3, [r7, #72]	@ 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 80102ec:	68bb      	ldr	r3, [r7, #8]
 80102ee:	781b      	ldrb	r3, [r3, #0]
 80102f0:	2b03      	cmp	r3, #3
 80102f2:	d106      	bne.n	8010302 <f_mkdir+0x13a>
 80102f4:	68bb      	ldr	r3, [r7, #8]
 80102f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80102fa:	429a      	cmp	r2, r3
 80102fc:	d101      	bne.n	8010302 <f_mkdir+0x13a>
 80102fe:	2300      	movs	r3, #0
 8010300:	64bb      	str	r3, [r7, #72]	@ 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 8010302:	68b8      	ldr	r0, [r7, #8]
 8010304:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010306:	3320      	adds	r3, #32
 8010308:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801030a:	4619      	mov	r1, r3
 801030c:	f7fe fe5d 	bl	800efca <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8010310:	68bb      	ldr	r3, [r7, #8]
 8010312:	895b      	ldrh	r3, [r3, #10]
 8010314:	653b      	str	r3, [r7, #80]	@ 0x50
 8010316:	e01b      	b.n	8010350 <f_mkdir+0x188>
					fs->winsect = dsc++;
 8010318:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801031a:	1c5a      	adds	r2, r3, #1
 801031c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 801031e:	68ba      	ldr	r2, [r7, #8]
 8010320:	6313      	str	r3, [r2, #48]	@ 0x30
					fs->wflag = 1;
 8010322:	68bb      	ldr	r3, [r7, #8]
 8010324:	2201      	movs	r2, #1
 8010326:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8010328:	68bb      	ldr	r3, [r7, #8]
 801032a:	4618      	mov	r0, r3
 801032c:	f7fe f8e6 	bl	800e4fc <sync_window>
 8010330:	4603      	mov	r3, r0
 8010332:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					if (res != FR_OK) break;
 8010336:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801033a:	2b00      	cmp	r3, #0
 801033c:	d10c      	bne.n	8010358 <f_mkdir+0x190>
					mem_set(dir, 0, SS(fs));
 801033e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010342:	2100      	movs	r1, #0
 8010344:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010346:	f7fd fedf 	bl	800e108 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801034a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801034c:	3b01      	subs	r3, #1
 801034e:	653b      	str	r3, [r7, #80]	@ 0x50
 8010350:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010352:	2b00      	cmp	r3, #0
 8010354:	d1e0      	bne.n	8010318 <f_mkdir+0x150>
 8010356:	e000      	b.n	801035a <f_mkdir+0x192>
					if (res != FR_OK) break;
 8010358:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 801035a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801035e:	2b00      	cmp	r3, #0
 8010360:	d107      	bne.n	8010372 <f_mkdir+0x1aa>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8010362:	f107 030c 	add.w	r3, r7, #12
 8010366:	4618      	mov	r0, r3
 8010368:	f7fe fea4 	bl	800f0b4 <dir_register>
 801036c:	4603      	mov	r3, r0
 801036e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}
			if (res == FR_OK) {
 8010372:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010376:	2b00      	cmp	r3, #0
 8010378:	d120      	bne.n	80103bc <f_mkdir+0x1f4>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 801037a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801037c:	63fb      	str	r3, [r7, #60]	@ 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 801037e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010380:	3316      	adds	r3, #22
 8010382:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010384:	4618      	mov	r0, r3
 8010386:	f7fd fe72 	bl	800e06e <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 801038a:	68bb      	ldr	r3, [r7, #8]
 801038c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801038e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010390:	4618      	mov	r0, r3
 8010392:	f7fe fe1a 	bl	800efca <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8010396:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010398:	330b      	adds	r3, #11
 801039a:	2210      	movs	r2, #16
 801039c:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 801039e:	68bb      	ldr	r3, [r7, #8]
 80103a0:	2201      	movs	r2, #1
 80103a2:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 80103a4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d10e      	bne.n	80103ca <f_mkdir+0x202>
					res = sync_fs(fs);
 80103ac:	68bb      	ldr	r3, [r7, #8]
 80103ae:	4618      	mov	r0, r3
 80103b0:	f7fe f916 	bl	800e5e0 <sync_fs>
 80103b4:	4603      	mov	r3, r0
 80103b6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80103ba:	e006      	b.n	80103ca <f_mkdir+0x202>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 80103bc:	f107 030c 	add.w	r3, r7, #12
 80103c0:	2200      	movs	r2, #0
 80103c2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80103c4:	4618      	mov	r0, r3
 80103c6:	f7fe fb29 	bl	800ea1c <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 80103ca:	68bb      	ldr	r3, [r7, #8]
 80103cc:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80103d0:	4611      	mov	r1, r2
 80103d2:	4618      	mov	r0, r3
 80103d4:	f7fd ff0b 	bl	800e1ee <unlock_fs>
 80103d8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 80103dc:	4618      	mov	r0, r3
 80103de:	3758      	adds	r7, #88	@ 0x58
 80103e0:	46bd      	mov	sp, r7
 80103e2:	bd80      	pop	{r7, pc}

080103e4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80103e4:	b480      	push	{r7}
 80103e6:	b087      	sub	sp, #28
 80103e8:	af00      	add	r7, sp, #0
 80103ea:	60f8      	str	r0, [r7, #12]
 80103ec:	60b9      	str	r1, [r7, #8]
 80103ee:	4613      	mov	r3, r2
 80103f0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80103f2:	2301      	movs	r3, #1
 80103f4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80103f6:	2300      	movs	r3, #0
 80103f8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80103fa:	4b1f      	ldr	r3, [pc, #124]	@ (8010478 <FATFS_LinkDriverEx+0x94>)
 80103fc:	7a5b      	ldrb	r3, [r3, #9]
 80103fe:	b2db      	uxtb	r3, r3
 8010400:	2b00      	cmp	r3, #0
 8010402:	d131      	bne.n	8010468 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8010404:	4b1c      	ldr	r3, [pc, #112]	@ (8010478 <FATFS_LinkDriverEx+0x94>)
 8010406:	7a5b      	ldrb	r3, [r3, #9]
 8010408:	b2db      	uxtb	r3, r3
 801040a:	461a      	mov	r2, r3
 801040c:	4b1a      	ldr	r3, [pc, #104]	@ (8010478 <FATFS_LinkDriverEx+0x94>)
 801040e:	2100      	movs	r1, #0
 8010410:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8010412:	4b19      	ldr	r3, [pc, #100]	@ (8010478 <FATFS_LinkDriverEx+0x94>)
 8010414:	7a5b      	ldrb	r3, [r3, #9]
 8010416:	b2db      	uxtb	r3, r3
 8010418:	4a17      	ldr	r2, [pc, #92]	@ (8010478 <FATFS_LinkDriverEx+0x94>)
 801041a:	009b      	lsls	r3, r3, #2
 801041c:	4413      	add	r3, r2
 801041e:	68fa      	ldr	r2, [r7, #12]
 8010420:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8010422:	4b15      	ldr	r3, [pc, #84]	@ (8010478 <FATFS_LinkDriverEx+0x94>)
 8010424:	7a5b      	ldrb	r3, [r3, #9]
 8010426:	b2db      	uxtb	r3, r3
 8010428:	461a      	mov	r2, r3
 801042a:	4b13      	ldr	r3, [pc, #76]	@ (8010478 <FATFS_LinkDriverEx+0x94>)
 801042c:	4413      	add	r3, r2
 801042e:	79fa      	ldrb	r2, [r7, #7]
 8010430:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8010432:	4b11      	ldr	r3, [pc, #68]	@ (8010478 <FATFS_LinkDriverEx+0x94>)
 8010434:	7a5b      	ldrb	r3, [r3, #9]
 8010436:	b2db      	uxtb	r3, r3
 8010438:	1c5a      	adds	r2, r3, #1
 801043a:	b2d1      	uxtb	r1, r2
 801043c:	4a0e      	ldr	r2, [pc, #56]	@ (8010478 <FATFS_LinkDriverEx+0x94>)
 801043e:	7251      	strb	r1, [r2, #9]
 8010440:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8010442:	7dbb      	ldrb	r3, [r7, #22]
 8010444:	3330      	adds	r3, #48	@ 0x30
 8010446:	b2da      	uxtb	r2, r3
 8010448:	68bb      	ldr	r3, [r7, #8]
 801044a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801044c:	68bb      	ldr	r3, [r7, #8]
 801044e:	3301      	adds	r3, #1
 8010450:	223a      	movs	r2, #58	@ 0x3a
 8010452:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8010454:	68bb      	ldr	r3, [r7, #8]
 8010456:	3302      	adds	r3, #2
 8010458:	222f      	movs	r2, #47	@ 0x2f
 801045a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801045c:	68bb      	ldr	r3, [r7, #8]
 801045e:	3303      	adds	r3, #3
 8010460:	2200      	movs	r2, #0
 8010462:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8010464:	2300      	movs	r3, #0
 8010466:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8010468:	7dfb      	ldrb	r3, [r7, #23]
}
 801046a:	4618      	mov	r0, r3
 801046c:	371c      	adds	r7, #28
 801046e:	46bd      	mov	sp, r7
 8010470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010474:	4770      	bx	lr
 8010476:	bf00      	nop
 8010478:	2000078c 	.word	0x2000078c

0801047c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801047c:	b580      	push	{r7, lr}
 801047e:	b082      	sub	sp, #8
 8010480:	af00      	add	r7, sp, #0
 8010482:	6078      	str	r0, [r7, #4]
 8010484:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8010486:	2200      	movs	r2, #0
 8010488:	6839      	ldr	r1, [r7, #0]
 801048a:	6878      	ldr	r0, [r7, #4]
 801048c:	f7ff ffaa 	bl	80103e4 <FATFS_LinkDriverEx>
 8010490:	4603      	mov	r3, r0
}
 8010492:	4618      	mov	r0, r3
 8010494:	3708      	adds	r7, #8
 8010496:	46bd      	mov	sp, r7
 8010498:	bd80      	pop	{r7, pc}

0801049a <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 801049a:	b580      	push	{r7, lr}
 801049c:	b084      	sub	sp, #16
 801049e:	af00      	add	r7, sp, #0
 80104a0:	6078      	str	r0, [r7, #4]
  int ret = 0;
 80104a2:	2300      	movs	r3, #0
 80104a4:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 80104a6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80104aa:	6878      	ldr	r0, [r7, #4]
 80104ac:	f000 fc1c 	bl	8010ce8 <osSemaphoreAcquire>
 80104b0:	4603      	mov	r3, r0
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d101      	bne.n	80104ba <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 80104b6:	2301      	movs	r3, #1
 80104b8:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80104ba:	68fb      	ldr	r3, [r7, #12]
}
 80104bc:	4618      	mov	r0, r3
 80104be:	3710      	adds	r7, #16
 80104c0:	46bd      	mov	sp, r7
 80104c2:	bd80      	pop	{r7, pc}

080104c4 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 80104c4:	b580      	push	{r7, lr}
 80104c6:	b082      	sub	sp, #8
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 80104cc:	6878      	ldr	r0, [r7, #4]
 80104ce:	f000 fc71 	bl	8010db4 <osSemaphoreRelease>
#endif
}
 80104d2:	bf00      	nop
 80104d4:	3708      	adds	r7, #8
 80104d6:	46bd      	mov	sp, r7
 80104d8:	bd80      	pop	{r7, pc}

080104da <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80104da:	b480      	push	{r7}
 80104dc:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80104de:	bf00      	nop
 80104e0:	46bd      	mov	sp, r7
 80104e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104e6:	4770      	bx	lr

080104e8 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80104e8:	b480      	push	{r7}
 80104ea:	b085      	sub	sp, #20
 80104ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80104ee:	f3ef 8305 	mrs	r3, IPSR
 80104f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80104f4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d10f      	bne.n	801051a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80104fa:	f3ef 8310 	mrs	r3, PRIMASK
 80104fe:	607b      	str	r3, [r7, #4]
  return(result);
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	2b00      	cmp	r3, #0
 8010504:	d105      	bne.n	8010512 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010506:	f3ef 8311 	mrs	r3, BASEPRI
 801050a:	603b      	str	r3, [r7, #0]
  return(result);
 801050c:	683b      	ldr	r3, [r7, #0]
 801050e:	2b00      	cmp	r3, #0
 8010510:	d007      	beq.n	8010522 <osKernelInitialize+0x3a>
 8010512:	4b0e      	ldr	r3, [pc, #56]	@ (801054c <osKernelInitialize+0x64>)
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	2b02      	cmp	r3, #2
 8010518:	d103      	bne.n	8010522 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 801051a:	f06f 0305 	mvn.w	r3, #5
 801051e:	60fb      	str	r3, [r7, #12]
 8010520:	e00c      	b.n	801053c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8010522:	4b0a      	ldr	r3, [pc, #40]	@ (801054c <osKernelInitialize+0x64>)
 8010524:	681b      	ldr	r3, [r3, #0]
 8010526:	2b00      	cmp	r3, #0
 8010528:	d105      	bne.n	8010536 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801052a:	4b08      	ldr	r3, [pc, #32]	@ (801054c <osKernelInitialize+0x64>)
 801052c:	2201      	movs	r2, #1
 801052e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010530:	2300      	movs	r3, #0
 8010532:	60fb      	str	r3, [r7, #12]
 8010534:	e002      	b.n	801053c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8010536:	f04f 33ff 	mov.w	r3, #4294967295
 801053a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 801053c:	68fb      	ldr	r3, [r7, #12]
}
 801053e:	4618      	mov	r0, r3
 8010540:	3714      	adds	r7, #20
 8010542:	46bd      	mov	sp, r7
 8010544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010548:	4770      	bx	lr
 801054a:	bf00      	nop
 801054c:	20000798 	.word	0x20000798

08010550 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 8010550:	b580      	push	{r7, lr}
 8010552:	b082      	sub	sp, #8
 8010554:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 8010556:	f002 ffa9 	bl	80134ac <xTaskGetSchedulerState>
 801055a:	4603      	mov	r3, r0
 801055c:	2b00      	cmp	r3, #0
 801055e:	d004      	beq.n	801056a <osKernelGetState+0x1a>
 8010560:	2b02      	cmp	r3, #2
 8010562:	d105      	bne.n	8010570 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 8010564:	2302      	movs	r3, #2
 8010566:	607b      	str	r3, [r7, #4]
      break;
 8010568:	e00c      	b.n	8010584 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 801056a:	2303      	movs	r3, #3
 801056c:	607b      	str	r3, [r7, #4]
      break;
 801056e:	e009      	b.n	8010584 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 8010570:	4b07      	ldr	r3, [pc, #28]	@ (8010590 <osKernelGetState+0x40>)
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	2b01      	cmp	r3, #1
 8010576:	d102      	bne.n	801057e <osKernelGetState+0x2e>
        state = osKernelReady;
 8010578:	2301      	movs	r3, #1
 801057a:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 801057c:	e001      	b.n	8010582 <osKernelGetState+0x32>
        state = osKernelInactive;
 801057e:	2300      	movs	r3, #0
 8010580:	607b      	str	r3, [r7, #4]
      break;
 8010582:	bf00      	nop
  }

  return (state);
 8010584:	687b      	ldr	r3, [r7, #4]
}
 8010586:	4618      	mov	r0, r3
 8010588:	3708      	adds	r7, #8
 801058a:	46bd      	mov	sp, r7
 801058c:	bd80      	pop	{r7, pc}
 801058e:	bf00      	nop
 8010590:	20000798 	.word	0x20000798

08010594 <osKernelStart>:

osStatus_t osKernelStart (void) {
 8010594:	b580      	push	{r7, lr}
 8010596:	b084      	sub	sp, #16
 8010598:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801059a:	f3ef 8305 	mrs	r3, IPSR
 801059e:	60bb      	str	r3, [r7, #8]
  return(result);
 80105a0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	d10f      	bne.n	80105c6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80105a6:	f3ef 8310 	mrs	r3, PRIMASK
 80105aa:	607b      	str	r3, [r7, #4]
  return(result);
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	d105      	bne.n	80105be <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80105b2:	f3ef 8311 	mrs	r3, BASEPRI
 80105b6:	603b      	str	r3, [r7, #0]
  return(result);
 80105b8:	683b      	ldr	r3, [r7, #0]
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d007      	beq.n	80105ce <osKernelStart+0x3a>
 80105be:	4b0f      	ldr	r3, [pc, #60]	@ (80105fc <osKernelStart+0x68>)
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	2b02      	cmp	r3, #2
 80105c4:	d103      	bne.n	80105ce <osKernelStart+0x3a>
    stat = osErrorISR;
 80105c6:	f06f 0305 	mvn.w	r3, #5
 80105ca:	60fb      	str	r3, [r7, #12]
 80105cc:	e010      	b.n	80105f0 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80105ce:	4b0b      	ldr	r3, [pc, #44]	@ (80105fc <osKernelStart+0x68>)
 80105d0:	681b      	ldr	r3, [r3, #0]
 80105d2:	2b01      	cmp	r3, #1
 80105d4:	d109      	bne.n	80105ea <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80105d6:	f7ff ff80 	bl	80104da <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80105da:	4b08      	ldr	r3, [pc, #32]	@ (80105fc <osKernelStart+0x68>)
 80105dc:	2202      	movs	r2, #2
 80105de:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80105e0:	f002 fa22 	bl	8012a28 <vTaskStartScheduler>
      stat = osOK;
 80105e4:	2300      	movs	r3, #0
 80105e6:	60fb      	str	r3, [r7, #12]
 80105e8:	e002      	b.n	80105f0 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80105ea:	f04f 33ff 	mov.w	r3, #4294967295
 80105ee:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80105f0:	68fb      	ldr	r3, [r7, #12]
}
 80105f2:	4618      	mov	r0, r3
 80105f4:	3710      	adds	r7, #16
 80105f6:	46bd      	mov	sp, r7
 80105f8:	bd80      	pop	{r7, pc}
 80105fa:	bf00      	nop
 80105fc:	20000798 	.word	0x20000798

08010600 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8010600:	b580      	push	{r7, lr}
 8010602:	b084      	sub	sp, #16
 8010604:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010606:	f3ef 8305 	mrs	r3, IPSR
 801060a:	60bb      	str	r3, [r7, #8]
  return(result);
 801060c:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 801060e:	2b00      	cmp	r3, #0
 8010610:	d10f      	bne.n	8010632 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010612:	f3ef 8310 	mrs	r3, PRIMASK
 8010616:	607b      	str	r3, [r7, #4]
  return(result);
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	2b00      	cmp	r3, #0
 801061c:	d105      	bne.n	801062a <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801061e:	f3ef 8311 	mrs	r3, BASEPRI
 8010622:	603b      	str	r3, [r7, #0]
  return(result);
 8010624:	683b      	ldr	r3, [r7, #0]
 8010626:	2b00      	cmp	r3, #0
 8010628:	d007      	beq.n	801063a <osKernelGetTickCount+0x3a>
 801062a:	4b08      	ldr	r3, [pc, #32]	@ (801064c <osKernelGetTickCount+0x4c>)
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	2b02      	cmp	r3, #2
 8010630:	d103      	bne.n	801063a <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 8010632:	f002 fb5b 	bl	8012cec <xTaskGetTickCountFromISR>
 8010636:	60f8      	str	r0, [r7, #12]
 8010638:	e002      	b.n	8010640 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 801063a:	f002 fb47 	bl	8012ccc <xTaskGetTickCount>
 801063e:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 8010640:	68fb      	ldr	r3, [r7, #12]
}
 8010642:	4618      	mov	r0, r3
 8010644:	3710      	adds	r7, #16
 8010646:	46bd      	mov	sp, r7
 8010648:	bd80      	pop	{r7, pc}
 801064a:	bf00      	nop
 801064c:	20000798 	.word	0x20000798

08010650 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010650:	b580      	push	{r7, lr}
 8010652:	b090      	sub	sp, #64	@ 0x40
 8010654:	af04      	add	r7, sp, #16
 8010656:	60f8      	str	r0, [r7, #12]
 8010658:	60b9      	str	r1, [r7, #8]
 801065a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 801065c:	2300      	movs	r3, #0
 801065e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010660:	f3ef 8305 	mrs	r3, IPSR
 8010664:	61fb      	str	r3, [r7, #28]
  return(result);
 8010666:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8010668:	2b00      	cmp	r3, #0
 801066a:	f040 8090 	bne.w	801078e <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801066e:	f3ef 8310 	mrs	r3, PRIMASK
 8010672:	61bb      	str	r3, [r7, #24]
  return(result);
 8010674:	69bb      	ldr	r3, [r7, #24]
 8010676:	2b00      	cmp	r3, #0
 8010678:	d105      	bne.n	8010686 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801067a:	f3ef 8311 	mrs	r3, BASEPRI
 801067e:	617b      	str	r3, [r7, #20]
  return(result);
 8010680:	697b      	ldr	r3, [r7, #20]
 8010682:	2b00      	cmp	r3, #0
 8010684:	d003      	beq.n	801068e <osThreadNew+0x3e>
 8010686:	4b44      	ldr	r3, [pc, #272]	@ (8010798 <osThreadNew+0x148>)
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	2b02      	cmp	r3, #2
 801068c:	d07f      	beq.n	801078e <osThreadNew+0x13e>
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	2b00      	cmp	r3, #0
 8010692:	d07c      	beq.n	801078e <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 8010694:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010698:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 801069a:	2318      	movs	r3, #24
 801069c:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 801069e:	2300      	movs	r3, #0
 80106a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 80106a2:	f04f 33ff 	mov.w	r3, #4294967295
 80106a6:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d045      	beq.n	801073a <osThreadNew+0xea>
      if (attr->name != NULL) {
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	681b      	ldr	r3, [r3, #0]
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d002      	beq.n	80106bc <osThreadNew+0x6c>
        name = attr->name;
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	681b      	ldr	r3, [r3, #0]
 80106ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	699b      	ldr	r3, [r3, #24]
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d002      	beq.n	80106ca <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	699b      	ldr	r3, [r3, #24]
 80106c8:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80106ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d008      	beq.n	80106e2 <osThreadNew+0x92>
 80106d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106d2:	2b38      	cmp	r3, #56	@ 0x38
 80106d4:	d805      	bhi.n	80106e2 <osThreadNew+0x92>
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	685b      	ldr	r3, [r3, #4]
 80106da:	f003 0301 	and.w	r3, r3, #1
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d001      	beq.n	80106e6 <osThreadNew+0x96>
        return (NULL);
 80106e2:	2300      	movs	r3, #0
 80106e4:	e054      	b.n	8010790 <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	695b      	ldr	r3, [r3, #20]
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d003      	beq.n	80106f6 <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	695b      	ldr	r3, [r3, #20]
 80106f2:	089b      	lsrs	r3, r3, #2
 80106f4:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	689b      	ldr	r3, [r3, #8]
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d00e      	beq.n	801071c <osThreadNew+0xcc>
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	68db      	ldr	r3, [r3, #12]
 8010702:	2b5b      	cmp	r3, #91	@ 0x5b
 8010704:	d90a      	bls.n	801071c <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801070a:	2b00      	cmp	r3, #0
 801070c:	d006      	beq.n	801071c <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	695b      	ldr	r3, [r3, #20]
 8010712:	2b00      	cmp	r3, #0
 8010714:	d002      	beq.n	801071c <osThreadNew+0xcc>
        mem = 1;
 8010716:	2301      	movs	r3, #1
 8010718:	623b      	str	r3, [r7, #32]
 801071a:	e010      	b.n	801073e <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	689b      	ldr	r3, [r3, #8]
 8010720:	2b00      	cmp	r3, #0
 8010722:	d10c      	bne.n	801073e <osThreadNew+0xee>
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	68db      	ldr	r3, [r3, #12]
 8010728:	2b00      	cmp	r3, #0
 801072a:	d108      	bne.n	801073e <osThreadNew+0xee>
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	691b      	ldr	r3, [r3, #16]
 8010730:	2b00      	cmp	r3, #0
 8010732:	d104      	bne.n	801073e <osThreadNew+0xee>
          mem = 0;
 8010734:	2300      	movs	r3, #0
 8010736:	623b      	str	r3, [r7, #32]
 8010738:	e001      	b.n	801073e <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 801073a:	2300      	movs	r3, #0
 801073c:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 801073e:	6a3b      	ldr	r3, [r7, #32]
 8010740:	2b01      	cmp	r3, #1
 8010742:	d110      	bne.n	8010766 <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8010748:	687a      	ldr	r2, [r7, #4]
 801074a:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801074c:	9202      	str	r2, [sp, #8]
 801074e:	9301      	str	r3, [sp, #4]
 8010750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010752:	9300      	str	r3, [sp, #0]
 8010754:	68bb      	ldr	r3, [r7, #8]
 8010756:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010758:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801075a:	68f8      	ldr	r0, [r7, #12]
 801075c:	f001 ff06 	bl	801256c <xTaskCreateStatic>
 8010760:	4603      	mov	r3, r0
 8010762:	613b      	str	r3, [r7, #16]
 8010764:	e013      	b.n	801078e <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 8010766:	6a3b      	ldr	r3, [r7, #32]
 8010768:	2b00      	cmp	r3, #0
 801076a:	d110      	bne.n	801078e <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 801076c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801076e:	b29a      	uxth	r2, r3
 8010770:	f107 0310 	add.w	r3, r7, #16
 8010774:	9301      	str	r3, [sp, #4]
 8010776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010778:	9300      	str	r3, [sp, #0]
 801077a:	68bb      	ldr	r3, [r7, #8]
 801077c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801077e:	68f8      	ldr	r0, [r7, #12]
 8010780:	f001 ff5a 	bl	8012638 <xTaskCreate>
 8010784:	4603      	mov	r3, r0
 8010786:	2b01      	cmp	r3, #1
 8010788:	d001      	beq.n	801078e <osThreadNew+0x13e>
          hTask = NULL;
 801078a:	2300      	movs	r3, #0
 801078c:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 801078e:	693b      	ldr	r3, [r7, #16]
}
 8010790:	4618      	mov	r0, r3
 8010792:	3730      	adds	r7, #48	@ 0x30
 8010794:	46bd      	mov	sp, r7
 8010796:	bd80      	pop	{r7, pc}
 8010798:	20000798 	.word	0x20000798

0801079c <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 801079c:	b580      	push	{r7, lr}
 801079e:	b08e      	sub	sp, #56	@ 0x38
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	60f8      	str	r0, [r7, #12]
 80107a4:	60b9      	str	r1, [r7, #8]
 80107a6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80107a8:	f3ef 8305 	mrs	r3, IPSR
 80107ac:	61fb      	str	r3, [r7, #28]
  return(result);
 80107ae:	69fb      	ldr	r3, [r7, #28]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d10f      	bne.n	80107d4 <osThreadFlagsWait+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80107b4:	f3ef 8310 	mrs	r3, PRIMASK
 80107b8:	61bb      	str	r3, [r7, #24]
  return(result);
 80107ba:	69bb      	ldr	r3, [r7, #24]
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d105      	bne.n	80107cc <osThreadFlagsWait+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80107c0:	f3ef 8311 	mrs	r3, BASEPRI
 80107c4:	617b      	str	r3, [r7, #20]
  return(result);
 80107c6:	697b      	ldr	r3, [r7, #20]
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d007      	beq.n	80107dc <osThreadFlagsWait+0x40>
 80107cc:	4b3c      	ldr	r3, [pc, #240]	@ (80108c0 <osThreadFlagsWait+0x124>)
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	2b02      	cmp	r3, #2
 80107d2:	d103      	bne.n	80107dc <osThreadFlagsWait+0x40>
    rflags = (uint32_t)osErrorISR;
 80107d4:	f06f 0305 	mvn.w	r3, #5
 80107d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80107da:	e06b      	b.n	80108b4 <osThreadFlagsWait+0x118>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 80107dc:	68fb      	ldr	r3, [r7, #12]
 80107de:	2b00      	cmp	r3, #0
 80107e0:	da03      	bge.n	80107ea <osThreadFlagsWait+0x4e>
    rflags = (uint32_t)osErrorParameter;
 80107e2:	f06f 0303 	mvn.w	r3, #3
 80107e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80107e8:	e064      	b.n	80108b4 <osThreadFlagsWait+0x118>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 80107ea:	68bb      	ldr	r3, [r7, #8]
 80107ec:	f003 0302 	and.w	r3, r3, #2
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	d002      	beq.n	80107fa <osThreadFlagsWait+0x5e>
      clear = 0U;
 80107f4:	2300      	movs	r3, #0
 80107f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80107f8:	e001      	b.n	80107fe <osThreadFlagsWait+0x62>
    } else {
      clear = flags;
 80107fa:	68fb      	ldr	r3, [r7, #12]
 80107fc:	633b      	str	r3, [r7, #48]	@ 0x30
    }

    rflags = 0U;
 80107fe:	2300      	movs	r3, #0
 8010800:	637b      	str	r3, [r7, #52]	@ 0x34
    tout   = timeout;
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	62fb      	str	r3, [r7, #44]	@ 0x2c

    t0 = xTaskGetTickCount();
 8010806:	f002 fa61 	bl	8012ccc <xTaskGetTickCount>
 801080a:	62b8      	str	r0, [r7, #40]	@ 0x28
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 801080c:	f107 0210 	add.w	r2, r7, #16
 8010810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010812:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010814:	2000      	movs	r0, #0
 8010816:	f002 ffdf 	bl	80137d8 <xTaskNotifyWait>
 801081a:	6278      	str	r0, [r7, #36]	@ 0x24

      if (rval == pdPASS) {
 801081c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801081e:	2b01      	cmp	r3, #1
 8010820:	d137      	bne.n	8010892 <osThreadFlagsWait+0xf6>
        rflags &= flags;
 8010822:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010824:	68fb      	ldr	r3, [r7, #12]
 8010826:	4013      	ands	r3, r2
 8010828:	637b      	str	r3, [r7, #52]	@ 0x34
        rflags |= nval;
 801082a:	693b      	ldr	r3, [r7, #16]
 801082c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801082e:	4313      	orrs	r3, r2
 8010830:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8010832:	68bb      	ldr	r3, [r7, #8]
 8010834:	f003 0301 	and.w	r3, r3, #1
 8010838:	2b00      	cmp	r3, #0
 801083a:	d00c      	beq.n	8010856 <osThreadFlagsWait+0xba>
          if ((flags & rflags) == flags) {
 801083c:	68fa      	ldr	r2, [r7, #12]
 801083e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010840:	4013      	ands	r3, r2
 8010842:	68fa      	ldr	r2, [r7, #12]
 8010844:	429a      	cmp	r2, r3
 8010846:	d032      	beq.n	80108ae <osThreadFlagsWait+0x112>
            break;
          } else {
            if (timeout == 0U) {
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	2b00      	cmp	r3, #0
 801084c:	d10f      	bne.n	801086e <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 801084e:	f06f 0302 	mvn.w	r3, #2
 8010852:	637b      	str	r3, [r7, #52]	@ 0x34
              break;
 8010854:	e02e      	b.n	80108b4 <osThreadFlagsWait+0x118>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8010856:	68fa      	ldr	r2, [r7, #12]
 8010858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801085a:	4013      	ands	r3, r2
 801085c:	2b00      	cmp	r3, #0
 801085e:	d128      	bne.n	80108b2 <osThreadFlagsWait+0x116>
            break;
          } else {
            if (timeout == 0U) {
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	2b00      	cmp	r3, #0
 8010864:	d103      	bne.n	801086e <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 8010866:	f06f 0302 	mvn.w	r3, #2
 801086a:	637b      	str	r3, [r7, #52]	@ 0x34
              break;
 801086c:	e022      	b.n	80108b4 <osThreadFlagsWait+0x118>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 801086e:	f002 fa2d 	bl	8012ccc <xTaskGetTickCount>
 8010872:	4602      	mov	r2, r0
 8010874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010876:	1ad3      	subs	r3, r2, r3
 8010878:	623b      	str	r3, [r7, #32]

        if (td > tout) {
 801087a:	6a3a      	ldr	r2, [r7, #32]
 801087c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801087e:	429a      	cmp	r2, r3
 8010880:	d902      	bls.n	8010888 <osThreadFlagsWait+0xec>
          tout  = 0;
 8010882:	2300      	movs	r3, #0
 8010884:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010886:	e00e      	b.n	80108a6 <osThreadFlagsWait+0x10a>
        } else {
          tout -= td;
 8010888:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801088a:	6a3b      	ldr	r3, [r7, #32]
 801088c:	1ad3      	subs	r3, r2, r3
 801088e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010890:	e009      	b.n	80108a6 <osThreadFlagsWait+0x10a>
        }
      }
      else {
        if (timeout == 0) {
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	2b00      	cmp	r3, #0
 8010896:	d103      	bne.n	80108a0 <osThreadFlagsWait+0x104>
          rflags = (uint32_t)osErrorResource;
 8010898:	f06f 0302 	mvn.w	r3, #2
 801089c:	637b      	str	r3, [r7, #52]	@ 0x34
 801089e:	e002      	b.n	80108a6 <osThreadFlagsWait+0x10a>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 80108a0:	f06f 0301 	mvn.w	r3, #1
 80108a4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
    }
    while (rval != pdFAIL);
 80108a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d1af      	bne.n	801080c <osThreadFlagsWait+0x70>
 80108ac:	e002      	b.n	80108b4 <osThreadFlagsWait+0x118>
            break;
 80108ae:	bf00      	nop
 80108b0:	e000      	b.n	80108b4 <osThreadFlagsWait+0x118>
            break;
 80108b2:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 80108b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80108b6:	4618      	mov	r0, r3
 80108b8:	3738      	adds	r7, #56	@ 0x38
 80108ba:	46bd      	mov	sp, r7
 80108bc:	bd80      	pop	{r7, pc}
 80108be:	bf00      	nop
 80108c0:	20000798 	.word	0x20000798

080108c4 <osDelay>:

osStatus_t osDelay (uint32_t ticks) {
 80108c4:	b580      	push	{r7, lr}
 80108c6:	b086      	sub	sp, #24
 80108c8:	af00      	add	r7, sp, #0
 80108ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80108cc:	f3ef 8305 	mrs	r3, IPSR
 80108d0:	613b      	str	r3, [r7, #16]
  return(result);
 80108d2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d10f      	bne.n	80108f8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80108d8:	f3ef 8310 	mrs	r3, PRIMASK
 80108dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80108de:	68fb      	ldr	r3, [r7, #12]
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d105      	bne.n	80108f0 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80108e4:	f3ef 8311 	mrs	r3, BASEPRI
 80108e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80108ea:	68bb      	ldr	r3, [r7, #8]
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d007      	beq.n	8010900 <osDelay+0x3c>
 80108f0:	4b0a      	ldr	r3, [pc, #40]	@ (801091c <osDelay+0x58>)
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	2b02      	cmp	r3, #2
 80108f6:	d103      	bne.n	8010900 <osDelay+0x3c>
    stat = osErrorISR;
 80108f8:	f06f 0305 	mvn.w	r3, #5
 80108fc:	617b      	str	r3, [r7, #20]
 80108fe:	e007      	b.n	8010910 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8010900:	2300      	movs	r3, #0
 8010902:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	2b00      	cmp	r3, #0
 8010908:	d002      	beq.n	8010910 <osDelay+0x4c>
      vTaskDelay(ticks);
 801090a:	6878      	ldr	r0, [r7, #4]
 801090c:	f001 ffdc 	bl	80128c8 <vTaskDelay>
    }
  }

  return (stat);
 8010910:	697b      	ldr	r3, [r7, #20]
}
 8010912:	4618      	mov	r0, r3
 8010914:	3718      	adds	r7, #24
 8010916:	46bd      	mov	sp, r7
 8010918:	bd80      	pop	{r7, pc}
 801091a:	bf00      	nop
 801091c:	20000798 	.word	0x20000798

08010920 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8010920:	b580      	push	{r7, lr}
 8010922:	b08a      	sub	sp, #40	@ 0x28
 8010924:	af00      	add	r7, sp, #0
 8010926:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8010928:	2300      	movs	r3, #0
 801092a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801092c:	f3ef 8305 	mrs	r3, IPSR
 8010930:	613b      	str	r3, [r7, #16]
  return(result);
 8010932:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8010934:	2b00      	cmp	r3, #0
 8010936:	f040 8085 	bne.w	8010a44 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801093a:	f3ef 8310 	mrs	r3, PRIMASK
 801093e:	60fb      	str	r3, [r7, #12]
  return(result);
 8010940:	68fb      	ldr	r3, [r7, #12]
 8010942:	2b00      	cmp	r3, #0
 8010944:	d105      	bne.n	8010952 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010946:	f3ef 8311 	mrs	r3, BASEPRI
 801094a:	60bb      	str	r3, [r7, #8]
  return(result);
 801094c:	68bb      	ldr	r3, [r7, #8]
 801094e:	2b00      	cmp	r3, #0
 8010950:	d003      	beq.n	801095a <osMutexNew+0x3a>
 8010952:	4b3f      	ldr	r3, [pc, #252]	@ (8010a50 <osMutexNew+0x130>)
 8010954:	681b      	ldr	r3, [r3, #0]
 8010956:	2b02      	cmp	r3, #2
 8010958:	d074      	beq.n	8010a44 <osMutexNew+0x124>
    if (attr != NULL) {
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	2b00      	cmp	r3, #0
 801095e:	d003      	beq.n	8010968 <osMutexNew+0x48>
      type = attr->attr_bits;
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	685b      	ldr	r3, [r3, #4]
 8010964:	623b      	str	r3, [r7, #32]
 8010966:	e001      	b.n	801096c <osMutexNew+0x4c>
    } else {
      type = 0U;
 8010968:	2300      	movs	r3, #0
 801096a:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 801096c:	6a3b      	ldr	r3, [r7, #32]
 801096e:	f003 0301 	and.w	r3, r3, #1
 8010972:	2b00      	cmp	r3, #0
 8010974:	d002      	beq.n	801097c <osMutexNew+0x5c>
      rmtx = 1U;
 8010976:	2301      	movs	r3, #1
 8010978:	61fb      	str	r3, [r7, #28]
 801097a:	e001      	b.n	8010980 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 801097c:	2300      	movs	r3, #0
 801097e:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8010980:	6a3b      	ldr	r3, [r7, #32]
 8010982:	f003 0308 	and.w	r3, r3, #8
 8010986:	2b00      	cmp	r3, #0
 8010988:	d15c      	bne.n	8010a44 <osMutexNew+0x124>
      mem = -1;
 801098a:	f04f 33ff 	mov.w	r3, #4294967295
 801098e:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	2b00      	cmp	r3, #0
 8010994:	d015      	beq.n	80109c2 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	689b      	ldr	r3, [r3, #8]
 801099a:	2b00      	cmp	r3, #0
 801099c:	d006      	beq.n	80109ac <osMutexNew+0x8c>
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	68db      	ldr	r3, [r3, #12]
 80109a2:	2b4f      	cmp	r3, #79	@ 0x4f
 80109a4:	d902      	bls.n	80109ac <osMutexNew+0x8c>
          mem = 1;
 80109a6:	2301      	movs	r3, #1
 80109a8:	61bb      	str	r3, [r7, #24]
 80109aa:	e00c      	b.n	80109c6 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	689b      	ldr	r3, [r3, #8]
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d108      	bne.n	80109c6 <osMutexNew+0xa6>
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	68db      	ldr	r3, [r3, #12]
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d104      	bne.n	80109c6 <osMutexNew+0xa6>
            mem = 0;
 80109bc:	2300      	movs	r3, #0
 80109be:	61bb      	str	r3, [r7, #24]
 80109c0:	e001      	b.n	80109c6 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 80109c2:	2300      	movs	r3, #0
 80109c4:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 80109c6:	69bb      	ldr	r3, [r7, #24]
 80109c8:	2b01      	cmp	r3, #1
 80109ca:	d112      	bne.n	80109f2 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 80109cc:	69fb      	ldr	r3, [r7, #28]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d007      	beq.n	80109e2 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	689b      	ldr	r3, [r3, #8]
 80109d6:	4619      	mov	r1, r3
 80109d8:	2004      	movs	r0, #4
 80109da:	f000 fe22 	bl	8011622 <xQueueCreateMutexStatic>
 80109de:	6278      	str	r0, [r7, #36]	@ 0x24
 80109e0:	e016      	b.n	8010a10 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	689b      	ldr	r3, [r3, #8]
 80109e6:	4619      	mov	r1, r3
 80109e8:	2001      	movs	r0, #1
 80109ea:	f000 fe1a 	bl	8011622 <xQueueCreateMutexStatic>
 80109ee:	6278      	str	r0, [r7, #36]	@ 0x24
 80109f0:	e00e      	b.n	8010a10 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 80109f2:	69bb      	ldr	r3, [r7, #24]
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	d10b      	bne.n	8010a10 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 80109f8:	69fb      	ldr	r3, [r7, #28]
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	d004      	beq.n	8010a08 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 80109fe:	2004      	movs	r0, #4
 8010a00:	f000 fdf7 	bl	80115f2 <xQueueCreateMutex>
 8010a04:	6278      	str	r0, [r7, #36]	@ 0x24
 8010a06:	e003      	b.n	8010a10 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 8010a08:	2001      	movs	r0, #1
 8010a0a:	f000 fdf2 	bl	80115f2 <xQueueCreateMutex>
 8010a0e:	6278      	str	r0, [r7, #36]	@ 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8010a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d00c      	beq.n	8010a30 <osMutexNew+0x110>
        if (attr != NULL) {
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d003      	beq.n	8010a24 <osMutexNew+0x104>
          name = attr->name;
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	617b      	str	r3, [r7, #20]
 8010a22:	e001      	b.n	8010a28 <osMutexNew+0x108>
        } else {
          name = NULL;
 8010a24:	2300      	movs	r3, #0
 8010a26:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8010a28:	6979      	ldr	r1, [r7, #20]
 8010a2a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010a2c:	f001 fd16 	bl	801245c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8010a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	d006      	beq.n	8010a44 <osMutexNew+0x124>
 8010a36:	69fb      	ldr	r3, [r7, #28]
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d003      	beq.n	8010a44 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8010a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a3e:	f043 0301 	orr.w	r3, r3, #1
 8010a42:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8010a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010a46:	4618      	mov	r0, r3
 8010a48:	3728      	adds	r7, #40	@ 0x28
 8010a4a:	46bd      	mov	sp, r7
 8010a4c:	bd80      	pop	{r7, pc}
 8010a4e:	bf00      	nop
 8010a50:	20000798 	.word	0x20000798

08010a54 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8010a54:	b580      	push	{r7, lr}
 8010a56:	b088      	sub	sp, #32
 8010a58:	af00      	add	r7, sp, #0
 8010a5a:	6078      	str	r0, [r7, #4]
 8010a5c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	f023 0301 	bic.w	r3, r3, #1
 8010a64:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	f003 0301 	and.w	r3, r3, #1
 8010a6c:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8010a6e:	2300      	movs	r3, #0
 8010a70:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010a72:	f3ef 8305 	mrs	r3, IPSR
 8010a76:	613b      	str	r3, [r7, #16]
  return(result);
 8010a78:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d10f      	bne.n	8010a9e <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010a7e:	f3ef 8310 	mrs	r3, PRIMASK
 8010a82:	60fb      	str	r3, [r7, #12]
  return(result);
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d105      	bne.n	8010a96 <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010a8a:	f3ef 8311 	mrs	r3, BASEPRI
 8010a8e:	60bb      	str	r3, [r7, #8]
  return(result);
 8010a90:	68bb      	ldr	r3, [r7, #8]
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d007      	beq.n	8010aa6 <osMutexAcquire+0x52>
 8010a96:	4b1d      	ldr	r3, [pc, #116]	@ (8010b0c <osMutexAcquire+0xb8>)
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	2b02      	cmp	r3, #2
 8010a9c:	d103      	bne.n	8010aa6 <osMutexAcquire+0x52>
    stat = osErrorISR;
 8010a9e:	f06f 0305 	mvn.w	r3, #5
 8010aa2:	61fb      	str	r3, [r7, #28]
 8010aa4:	e02c      	b.n	8010b00 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 8010aa6:	69bb      	ldr	r3, [r7, #24]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d103      	bne.n	8010ab4 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8010aac:	f06f 0303 	mvn.w	r3, #3
 8010ab0:	61fb      	str	r3, [r7, #28]
 8010ab2:	e025      	b.n	8010b00 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8010ab4:	697b      	ldr	r3, [r7, #20]
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d011      	beq.n	8010ade <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8010aba:	6839      	ldr	r1, [r7, #0]
 8010abc:	69b8      	ldr	r0, [r7, #24]
 8010abe:	f000 fe02 	bl	80116c6 <xQueueTakeMutexRecursive>
 8010ac2:	4603      	mov	r3, r0
 8010ac4:	2b01      	cmp	r3, #1
 8010ac6:	d01b      	beq.n	8010b00 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8010ac8:	683b      	ldr	r3, [r7, #0]
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	d003      	beq.n	8010ad6 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8010ace:	f06f 0301 	mvn.w	r3, #1
 8010ad2:	61fb      	str	r3, [r7, #28]
 8010ad4:	e014      	b.n	8010b00 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8010ad6:	f06f 0302 	mvn.w	r3, #2
 8010ada:	61fb      	str	r3, [r7, #28]
 8010adc:	e010      	b.n	8010b00 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8010ade:	6839      	ldr	r1, [r7, #0]
 8010ae0:	69b8      	ldr	r0, [r7, #24]
 8010ae2:	f001 f9cd 	bl	8011e80 <xQueueSemaphoreTake>
 8010ae6:	4603      	mov	r3, r0
 8010ae8:	2b01      	cmp	r3, #1
 8010aea:	d009      	beq.n	8010b00 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8010aec:	683b      	ldr	r3, [r7, #0]
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d003      	beq.n	8010afa <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8010af2:	f06f 0301 	mvn.w	r3, #1
 8010af6:	61fb      	str	r3, [r7, #28]
 8010af8:	e002      	b.n	8010b00 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8010afa:	f06f 0302 	mvn.w	r3, #2
 8010afe:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8010b00:	69fb      	ldr	r3, [r7, #28]
}
 8010b02:	4618      	mov	r0, r3
 8010b04:	3720      	adds	r7, #32
 8010b06:	46bd      	mov	sp, r7
 8010b08:	bd80      	pop	{r7, pc}
 8010b0a:	bf00      	nop
 8010b0c:	20000798 	.word	0x20000798

08010b10 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8010b10:	b580      	push	{r7, lr}
 8010b12:	b088      	sub	sp, #32
 8010b14:	af00      	add	r7, sp, #0
 8010b16:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	f023 0301 	bic.w	r3, r3, #1
 8010b1e:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	f003 0301 	and.w	r3, r3, #1
 8010b26:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8010b28:	2300      	movs	r3, #0
 8010b2a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010b2c:	f3ef 8305 	mrs	r3, IPSR
 8010b30:	613b      	str	r3, [r7, #16]
  return(result);
 8010b32:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d10f      	bne.n	8010b58 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010b38:	f3ef 8310 	mrs	r3, PRIMASK
 8010b3c:	60fb      	str	r3, [r7, #12]
  return(result);
 8010b3e:	68fb      	ldr	r3, [r7, #12]
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	d105      	bne.n	8010b50 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010b44:	f3ef 8311 	mrs	r3, BASEPRI
 8010b48:	60bb      	str	r3, [r7, #8]
  return(result);
 8010b4a:	68bb      	ldr	r3, [r7, #8]
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d007      	beq.n	8010b60 <osMutexRelease+0x50>
 8010b50:	4b16      	ldr	r3, [pc, #88]	@ (8010bac <osMutexRelease+0x9c>)
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	2b02      	cmp	r3, #2
 8010b56:	d103      	bne.n	8010b60 <osMutexRelease+0x50>
    stat = osErrorISR;
 8010b58:	f06f 0305 	mvn.w	r3, #5
 8010b5c:	61fb      	str	r3, [r7, #28]
 8010b5e:	e01f      	b.n	8010ba0 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8010b60:	69bb      	ldr	r3, [r7, #24]
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d103      	bne.n	8010b6e <osMutexRelease+0x5e>
    stat = osErrorParameter;
 8010b66:	f06f 0303 	mvn.w	r3, #3
 8010b6a:	61fb      	str	r3, [r7, #28]
 8010b6c:	e018      	b.n	8010ba0 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8010b6e:	697b      	ldr	r3, [r7, #20]
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d009      	beq.n	8010b88 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8010b74:	69b8      	ldr	r0, [r7, #24]
 8010b76:	f000 fd6f 	bl	8011658 <xQueueGiveMutexRecursive>
 8010b7a:	4603      	mov	r3, r0
 8010b7c:	2b01      	cmp	r3, #1
 8010b7e:	d00f      	beq.n	8010ba0 <osMutexRelease+0x90>
        stat = osErrorResource;
 8010b80:	f06f 0302 	mvn.w	r3, #2
 8010b84:	61fb      	str	r3, [r7, #28]
 8010b86:	e00b      	b.n	8010ba0 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8010b88:	2300      	movs	r3, #0
 8010b8a:	2200      	movs	r2, #0
 8010b8c:	2100      	movs	r1, #0
 8010b8e:	69b8      	ldr	r0, [r7, #24]
 8010b90:	f000 fe48 	bl	8011824 <xQueueGenericSend>
 8010b94:	4603      	mov	r3, r0
 8010b96:	2b01      	cmp	r3, #1
 8010b98:	d002      	beq.n	8010ba0 <osMutexRelease+0x90>
        stat = osErrorResource;
 8010b9a:	f06f 0302 	mvn.w	r3, #2
 8010b9e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8010ba0:	69fb      	ldr	r3, [r7, #28]
}
 8010ba2:	4618      	mov	r0, r3
 8010ba4:	3720      	adds	r7, #32
 8010ba6:	46bd      	mov	sp, r7
 8010ba8:	bd80      	pop	{r7, pc}
 8010baa:	bf00      	nop
 8010bac:	20000798 	.word	0x20000798

08010bb0 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8010bb0:	b580      	push	{r7, lr}
 8010bb2:	b08c      	sub	sp, #48	@ 0x30
 8010bb4:	af02      	add	r7, sp, #8
 8010bb6:	60f8      	str	r0, [r7, #12]
 8010bb8:	60b9      	str	r1, [r7, #8]
 8010bba:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010bc0:	f3ef 8305 	mrs	r3, IPSR
 8010bc4:	61bb      	str	r3, [r7, #24]
  return(result);
 8010bc6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	f040 8086 	bne.w	8010cda <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010bce:	f3ef 8310 	mrs	r3, PRIMASK
 8010bd2:	617b      	str	r3, [r7, #20]
  return(result);
 8010bd4:	697b      	ldr	r3, [r7, #20]
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d105      	bne.n	8010be6 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010bda:	f3ef 8311 	mrs	r3, BASEPRI
 8010bde:	613b      	str	r3, [r7, #16]
  return(result);
 8010be0:	693b      	ldr	r3, [r7, #16]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d003      	beq.n	8010bee <osSemaphoreNew+0x3e>
 8010be6:	4b3f      	ldr	r3, [pc, #252]	@ (8010ce4 <osSemaphoreNew+0x134>)
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	2b02      	cmp	r3, #2
 8010bec:	d075      	beq.n	8010cda <osSemaphoreNew+0x12a>
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d072      	beq.n	8010cda <osSemaphoreNew+0x12a>
 8010bf4:	68ba      	ldr	r2, [r7, #8]
 8010bf6:	68fb      	ldr	r3, [r7, #12]
 8010bf8:	429a      	cmp	r2, r3
 8010bfa:	d86e      	bhi.n	8010cda <osSemaphoreNew+0x12a>
    mem = -1;
 8010bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8010c00:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d015      	beq.n	8010c34 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	689b      	ldr	r3, [r3, #8]
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d006      	beq.n	8010c1e <osSemaphoreNew+0x6e>
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	68db      	ldr	r3, [r3, #12]
 8010c14:	2b4f      	cmp	r3, #79	@ 0x4f
 8010c16:	d902      	bls.n	8010c1e <osSemaphoreNew+0x6e>
        mem = 1;
 8010c18:	2301      	movs	r3, #1
 8010c1a:	623b      	str	r3, [r7, #32]
 8010c1c:	e00c      	b.n	8010c38 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	689b      	ldr	r3, [r3, #8]
 8010c22:	2b00      	cmp	r3, #0
 8010c24:	d108      	bne.n	8010c38 <osSemaphoreNew+0x88>
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	68db      	ldr	r3, [r3, #12]
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d104      	bne.n	8010c38 <osSemaphoreNew+0x88>
          mem = 0;
 8010c2e:	2300      	movs	r3, #0
 8010c30:	623b      	str	r3, [r7, #32]
 8010c32:	e001      	b.n	8010c38 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8010c34:	2300      	movs	r3, #0
 8010c36:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8010c38:	6a3b      	ldr	r3, [r7, #32]
 8010c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c3e:	d04c      	beq.n	8010cda <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8010c40:	68fb      	ldr	r3, [r7, #12]
 8010c42:	2b01      	cmp	r3, #1
 8010c44:	d128      	bne.n	8010c98 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 8010c46:	6a3b      	ldr	r3, [r7, #32]
 8010c48:	2b01      	cmp	r3, #1
 8010c4a:	d10a      	bne.n	8010c62 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	689b      	ldr	r3, [r3, #8]
 8010c50:	2203      	movs	r2, #3
 8010c52:	9200      	str	r2, [sp, #0]
 8010c54:	2200      	movs	r2, #0
 8010c56:	2100      	movs	r1, #0
 8010c58:	2001      	movs	r0, #1
 8010c5a:	f000 fbc3 	bl	80113e4 <xQueueGenericCreateStatic>
 8010c5e:	6278      	str	r0, [r7, #36]	@ 0x24
 8010c60:	e005      	b.n	8010c6e <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8010c62:	2203      	movs	r2, #3
 8010c64:	2100      	movs	r1, #0
 8010c66:	2001      	movs	r0, #1
 8010c68:	f000 fc43 	bl	80114f2 <xQueueGenericCreate>
 8010c6c:	6278      	str	r0, [r7, #36]	@ 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8010c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d022      	beq.n	8010cba <osSemaphoreNew+0x10a>
 8010c74:	68bb      	ldr	r3, [r7, #8]
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d01f      	beq.n	8010cba <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	2200      	movs	r2, #0
 8010c7e:	2100      	movs	r1, #0
 8010c80:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010c82:	f000 fdcf 	bl	8011824 <xQueueGenericSend>
 8010c86:	4603      	mov	r3, r0
 8010c88:	2b01      	cmp	r3, #1
 8010c8a:	d016      	beq.n	8010cba <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 8010c8c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010c8e:	f001 fa97 	bl	80121c0 <vQueueDelete>
            hSemaphore = NULL;
 8010c92:	2300      	movs	r3, #0
 8010c94:	627b      	str	r3, [r7, #36]	@ 0x24
 8010c96:	e010      	b.n	8010cba <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 8010c98:	6a3b      	ldr	r3, [r7, #32]
 8010c9a:	2b01      	cmp	r3, #1
 8010c9c:	d108      	bne.n	8010cb0 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	689b      	ldr	r3, [r3, #8]
 8010ca2:	461a      	mov	r2, r3
 8010ca4:	68b9      	ldr	r1, [r7, #8]
 8010ca6:	68f8      	ldr	r0, [r7, #12]
 8010ca8:	f000 fd46 	bl	8011738 <xQueueCreateCountingSemaphoreStatic>
 8010cac:	6278      	str	r0, [r7, #36]	@ 0x24
 8010cae:	e004      	b.n	8010cba <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8010cb0:	68b9      	ldr	r1, [r7, #8]
 8010cb2:	68f8      	ldr	r0, [r7, #12]
 8010cb4:	f000 fd7d 	bl	80117b2 <xQueueCreateCountingSemaphore>
 8010cb8:	6278      	str	r0, [r7, #36]	@ 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8010cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d00c      	beq.n	8010cda <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d003      	beq.n	8010cce <osSemaphoreNew+0x11e>
          name = attr->name;
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	61fb      	str	r3, [r7, #28]
 8010ccc:	e001      	b.n	8010cd2 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 8010cce:	2300      	movs	r3, #0
 8010cd0:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8010cd2:	69f9      	ldr	r1, [r7, #28]
 8010cd4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010cd6:	f001 fbc1 	bl	801245c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8010cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010cdc:	4618      	mov	r0, r3
 8010cde:	3728      	adds	r7, #40	@ 0x28
 8010ce0:	46bd      	mov	sp, r7
 8010ce2:	bd80      	pop	{r7, pc}
 8010ce4:	20000798 	.word	0x20000798

08010ce8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8010ce8:	b580      	push	{r7, lr}
 8010cea:	b088      	sub	sp, #32
 8010cec:	af00      	add	r7, sp, #0
 8010cee:	6078      	str	r0, [r7, #4]
 8010cf0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8010cf6:	2300      	movs	r3, #0
 8010cf8:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8010cfa:	69bb      	ldr	r3, [r7, #24]
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d103      	bne.n	8010d08 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8010d00:	f06f 0303 	mvn.w	r3, #3
 8010d04:	61fb      	str	r3, [r7, #28]
 8010d06:	e04b      	b.n	8010da0 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010d08:	f3ef 8305 	mrs	r3, IPSR
 8010d0c:	617b      	str	r3, [r7, #20]
  return(result);
 8010d0e:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d10f      	bne.n	8010d34 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010d14:	f3ef 8310 	mrs	r3, PRIMASK
 8010d18:	613b      	str	r3, [r7, #16]
  return(result);
 8010d1a:	693b      	ldr	r3, [r7, #16]
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d105      	bne.n	8010d2c <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010d20:	f3ef 8311 	mrs	r3, BASEPRI
 8010d24:	60fb      	str	r3, [r7, #12]
  return(result);
 8010d26:	68fb      	ldr	r3, [r7, #12]
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d026      	beq.n	8010d7a <osSemaphoreAcquire+0x92>
 8010d2c:	4b1f      	ldr	r3, [pc, #124]	@ (8010dac <osSemaphoreAcquire+0xc4>)
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	2b02      	cmp	r3, #2
 8010d32:	d122      	bne.n	8010d7a <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8010d34:	683b      	ldr	r3, [r7, #0]
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d003      	beq.n	8010d42 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 8010d3a:	f06f 0303 	mvn.w	r3, #3
 8010d3e:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8010d40:	e02d      	b.n	8010d9e <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 8010d42:	2300      	movs	r3, #0
 8010d44:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8010d46:	f107 0308 	add.w	r3, r7, #8
 8010d4a:	461a      	mov	r2, r3
 8010d4c:	2100      	movs	r1, #0
 8010d4e:	69b8      	ldr	r0, [r7, #24]
 8010d50:	f001 f9ae 	bl	80120b0 <xQueueReceiveFromISR>
 8010d54:	4603      	mov	r3, r0
 8010d56:	2b01      	cmp	r3, #1
 8010d58:	d003      	beq.n	8010d62 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 8010d5a:	f06f 0302 	mvn.w	r3, #2
 8010d5e:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8010d60:	e01d      	b.n	8010d9e <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 8010d62:	68bb      	ldr	r3, [r7, #8]
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d01a      	beq.n	8010d9e <osSemaphoreAcquire+0xb6>
 8010d68:	4b11      	ldr	r3, [pc, #68]	@ (8010db0 <osSemaphoreAcquire+0xc8>)
 8010d6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010d6e:	601a      	str	r2, [r3, #0]
 8010d70:	f3bf 8f4f 	dsb	sy
 8010d74:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8010d78:	e011      	b.n	8010d9e <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8010d7a:	6839      	ldr	r1, [r7, #0]
 8010d7c:	69b8      	ldr	r0, [r7, #24]
 8010d7e:	f001 f87f 	bl	8011e80 <xQueueSemaphoreTake>
 8010d82:	4603      	mov	r3, r0
 8010d84:	2b01      	cmp	r3, #1
 8010d86:	d00b      	beq.n	8010da0 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 8010d88:	683b      	ldr	r3, [r7, #0]
 8010d8a:	2b00      	cmp	r3, #0
 8010d8c:	d003      	beq.n	8010d96 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 8010d8e:	f06f 0301 	mvn.w	r3, #1
 8010d92:	61fb      	str	r3, [r7, #28]
 8010d94:	e004      	b.n	8010da0 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 8010d96:	f06f 0302 	mvn.w	r3, #2
 8010d9a:	61fb      	str	r3, [r7, #28]
 8010d9c:	e000      	b.n	8010da0 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 8010d9e:	bf00      	nop
      }
    }
  }

  return (stat);
 8010da0:	69fb      	ldr	r3, [r7, #28]
}
 8010da2:	4618      	mov	r0, r3
 8010da4:	3720      	adds	r7, #32
 8010da6:	46bd      	mov	sp, r7
 8010da8:	bd80      	pop	{r7, pc}
 8010daa:	bf00      	nop
 8010dac:	20000798 	.word	0x20000798
 8010db0:	e000ed04 	.word	0xe000ed04

08010db4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8010db4:	b580      	push	{r7, lr}
 8010db6:	b088      	sub	sp, #32
 8010db8:	af00      	add	r7, sp, #0
 8010dba:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8010dc0:	2300      	movs	r3, #0
 8010dc2:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8010dc4:	69bb      	ldr	r3, [r7, #24]
 8010dc6:	2b00      	cmp	r3, #0
 8010dc8:	d103      	bne.n	8010dd2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8010dca:	f06f 0303 	mvn.w	r3, #3
 8010dce:	61fb      	str	r3, [r7, #28]
 8010dd0:	e03e      	b.n	8010e50 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010dd2:	f3ef 8305 	mrs	r3, IPSR
 8010dd6:	617b      	str	r3, [r7, #20]
  return(result);
 8010dd8:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d10f      	bne.n	8010dfe <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010dde:	f3ef 8310 	mrs	r3, PRIMASK
 8010de2:	613b      	str	r3, [r7, #16]
  return(result);
 8010de4:	693b      	ldr	r3, [r7, #16]
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d105      	bne.n	8010df6 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010dea:	f3ef 8311 	mrs	r3, BASEPRI
 8010dee:	60fb      	str	r3, [r7, #12]
  return(result);
 8010df0:	68fb      	ldr	r3, [r7, #12]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d01e      	beq.n	8010e34 <osSemaphoreRelease+0x80>
 8010df6:	4b19      	ldr	r3, [pc, #100]	@ (8010e5c <osSemaphoreRelease+0xa8>)
 8010df8:	681b      	ldr	r3, [r3, #0]
 8010dfa:	2b02      	cmp	r3, #2
 8010dfc:	d11a      	bne.n	8010e34 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 8010dfe:	2300      	movs	r3, #0
 8010e00:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8010e02:	f107 0308 	add.w	r3, r7, #8
 8010e06:	4619      	mov	r1, r3
 8010e08:	69b8      	ldr	r0, [r7, #24]
 8010e0a:	f000 feb8 	bl	8011b7e <xQueueGiveFromISR>
 8010e0e:	4603      	mov	r3, r0
 8010e10:	2b01      	cmp	r3, #1
 8010e12:	d003      	beq.n	8010e1c <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8010e14:	f06f 0302 	mvn.w	r3, #2
 8010e18:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8010e1a:	e018      	b.n	8010e4e <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8010e1c:	68bb      	ldr	r3, [r7, #8]
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d015      	beq.n	8010e4e <osSemaphoreRelease+0x9a>
 8010e22:	4b0f      	ldr	r3, [pc, #60]	@ (8010e60 <osSemaphoreRelease+0xac>)
 8010e24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010e28:	601a      	str	r2, [r3, #0]
 8010e2a:	f3bf 8f4f 	dsb	sy
 8010e2e:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8010e32:	e00c      	b.n	8010e4e <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8010e34:	2300      	movs	r3, #0
 8010e36:	2200      	movs	r2, #0
 8010e38:	2100      	movs	r1, #0
 8010e3a:	69b8      	ldr	r0, [r7, #24]
 8010e3c:	f000 fcf2 	bl	8011824 <xQueueGenericSend>
 8010e40:	4603      	mov	r3, r0
 8010e42:	2b01      	cmp	r3, #1
 8010e44:	d004      	beq.n	8010e50 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 8010e46:	f06f 0302 	mvn.w	r3, #2
 8010e4a:	61fb      	str	r3, [r7, #28]
 8010e4c:	e000      	b.n	8010e50 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8010e4e:	bf00      	nop
    }
  }

  return (stat);
 8010e50:	69fb      	ldr	r3, [r7, #28]
}
 8010e52:	4618      	mov	r0, r3
 8010e54:	3720      	adds	r7, #32
 8010e56:	46bd      	mov	sp, r7
 8010e58:	bd80      	pop	{r7, pc}
 8010e5a:	bf00      	nop
 8010e5c:	20000798 	.word	0x20000798
 8010e60:	e000ed04 	.word	0xe000ed04

08010e64 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8010e64:	b580      	push	{r7, lr}
 8010e66:	b08c      	sub	sp, #48	@ 0x30
 8010e68:	af02      	add	r7, sp, #8
 8010e6a:	60f8      	str	r0, [r7, #12]
 8010e6c:	60b9      	str	r1, [r7, #8]
 8010e6e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8010e70:	2300      	movs	r3, #0
 8010e72:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010e74:	f3ef 8305 	mrs	r3, IPSR
 8010e78:	61bb      	str	r3, [r7, #24]
  return(result);
 8010e7a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d16f      	bne.n	8010f60 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010e80:	f3ef 8310 	mrs	r3, PRIMASK
 8010e84:	617b      	str	r3, [r7, #20]
  return(result);
 8010e86:	697b      	ldr	r3, [r7, #20]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d105      	bne.n	8010e98 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010e8c:	f3ef 8311 	mrs	r3, BASEPRI
 8010e90:	613b      	str	r3, [r7, #16]
  return(result);
 8010e92:	693b      	ldr	r3, [r7, #16]
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d003      	beq.n	8010ea0 <osMessageQueueNew+0x3c>
 8010e98:	4b34      	ldr	r3, [pc, #208]	@ (8010f6c <osMessageQueueNew+0x108>)
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	2b02      	cmp	r3, #2
 8010e9e:	d05f      	beq.n	8010f60 <osMessageQueueNew+0xfc>
 8010ea0:	68fb      	ldr	r3, [r7, #12]
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d05c      	beq.n	8010f60 <osMessageQueueNew+0xfc>
 8010ea6:	68bb      	ldr	r3, [r7, #8]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d059      	beq.n	8010f60 <osMessageQueueNew+0xfc>
    mem = -1;
 8010eac:	f04f 33ff 	mov.w	r3, #4294967295
 8010eb0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d029      	beq.n	8010f0c <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	689b      	ldr	r3, [r3, #8]
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d012      	beq.n	8010ee6 <osMessageQueueNew+0x82>
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	68db      	ldr	r3, [r3, #12]
 8010ec4:	2b4f      	cmp	r3, #79	@ 0x4f
 8010ec6:	d90e      	bls.n	8010ee6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d00a      	beq.n	8010ee6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	695a      	ldr	r2, [r3, #20]
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	68b9      	ldr	r1, [r7, #8]
 8010ed8:	fb01 f303 	mul.w	r3, r1, r3
 8010edc:	429a      	cmp	r2, r3
 8010ede:	d302      	bcc.n	8010ee6 <osMessageQueueNew+0x82>
        mem = 1;
 8010ee0:	2301      	movs	r3, #1
 8010ee2:	623b      	str	r3, [r7, #32]
 8010ee4:	e014      	b.n	8010f10 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	689b      	ldr	r3, [r3, #8]
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d110      	bne.n	8010f10 <osMessageQueueNew+0xac>
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	68db      	ldr	r3, [r3, #12]
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d10c      	bne.n	8010f10 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d108      	bne.n	8010f10 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	695b      	ldr	r3, [r3, #20]
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	d104      	bne.n	8010f10 <osMessageQueueNew+0xac>
          mem = 0;
 8010f06:	2300      	movs	r3, #0
 8010f08:	623b      	str	r3, [r7, #32]
 8010f0a:	e001      	b.n	8010f10 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8010f0c:	2300      	movs	r3, #0
 8010f0e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8010f10:	6a3b      	ldr	r3, [r7, #32]
 8010f12:	2b01      	cmp	r3, #1
 8010f14:	d10b      	bne.n	8010f2e <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	691a      	ldr	r2, [r3, #16]
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	689b      	ldr	r3, [r3, #8]
 8010f1e:	2100      	movs	r1, #0
 8010f20:	9100      	str	r1, [sp, #0]
 8010f22:	68b9      	ldr	r1, [r7, #8]
 8010f24:	68f8      	ldr	r0, [r7, #12]
 8010f26:	f000 fa5d 	bl	80113e4 <xQueueGenericCreateStatic>
 8010f2a:	6278      	str	r0, [r7, #36]	@ 0x24
 8010f2c:	e008      	b.n	8010f40 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 8010f2e:	6a3b      	ldr	r3, [r7, #32]
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d105      	bne.n	8010f40 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8010f34:	2200      	movs	r2, #0
 8010f36:	68b9      	ldr	r1, [r7, #8]
 8010f38:	68f8      	ldr	r0, [r7, #12]
 8010f3a:	f000 fada 	bl	80114f2 <xQueueGenericCreate>
 8010f3e:	6278      	str	r0, [r7, #36]	@ 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8010f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d00c      	beq.n	8010f60 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d003      	beq.n	8010f54 <osMessageQueueNew+0xf0>
        name = attr->name;
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	681b      	ldr	r3, [r3, #0]
 8010f50:	61fb      	str	r3, [r7, #28]
 8010f52:	e001      	b.n	8010f58 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8010f54:	2300      	movs	r3, #0
 8010f56:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8010f58:	69f9      	ldr	r1, [r7, #28]
 8010f5a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010f5c:	f001 fa7e 	bl	801245c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8010f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010f62:	4618      	mov	r0, r3
 8010f64:	3728      	adds	r7, #40	@ 0x28
 8010f66:	46bd      	mov	sp, r7
 8010f68:	bd80      	pop	{r7, pc}
 8010f6a:	bf00      	nop
 8010f6c:	20000798 	.word	0x20000798

08010f70 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8010f70:	b580      	push	{r7, lr}
 8010f72:	b08a      	sub	sp, #40	@ 0x28
 8010f74:	af00      	add	r7, sp, #0
 8010f76:	60f8      	str	r0, [r7, #12]
 8010f78:	60b9      	str	r1, [r7, #8]
 8010f7a:	603b      	str	r3, [r7, #0]
 8010f7c:	4613      	mov	r3, r2
 8010f7e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8010f80:	68fb      	ldr	r3, [r7, #12]
 8010f82:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8010f84:	2300      	movs	r3, #0
 8010f86:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010f88:	f3ef 8305 	mrs	r3, IPSR
 8010f8c:	61fb      	str	r3, [r7, #28]
  return(result);
 8010f8e:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d10f      	bne.n	8010fb4 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010f94:	f3ef 8310 	mrs	r3, PRIMASK
 8010f98:	61bb      	str	r3, [r7, #24]
  return(result);
 8010f9a:	69bb      	ldr	r3, [r7, #24]
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d105      	bne.n	8010fac <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8010fa0:	f3ef 8311 	mrs	r3, BASEPRI
 8010fa4:	617b      	str	r3, [r7, #20]
  return(result);
 8010fa6:	697b      	ldr	r3, [r7, #20]
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d02c      	beq.n	8011006 <osMessageQueuePut+0x96>
 8010fac:	4b28      	ldr	r3, [pc, #160]	@ (8011050 <osMessageQueuePut+0xe0>)
 8010fae:	681b      	ldr	r3, [r3, #0]
 8010fb0:	2b02      	cmp	r3, #2
 8010fb2:	d128      	bne.n	8011006 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8010fb4:	6a3b      	ldr	r3, [r7, #32]
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d005      	beq.n	8010fc6 <osMessageQueuePut+0x56>
 8010fba:	68bb      	ldr	r3, [r7, #8]
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d002      	beq.n	8010fc6 <osMessageQueuePut+0x56>
 8010fc0:	683b      	ldr	r3, [r7, #0]
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d003      	beq.n	8010fce <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8010fc6:	f06f 0303 	mvn.w	r3, #3
 8010fca:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8010fcc:	e039      	b.n	8011042 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8010fce:	2300      	movs	r3, #0
 8010fd0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8010fd2:	f107 0210 	add.w	r2, r7, #16
 8010fd6:	2300      	movs	r3, #0
 8010fd8:	68b9      	ldr	r1, [r7, #8]
 8010fda:	6a38      	ldr	r0, [r7, #32]
 8010fdc:	f000 fd2c 	bl	8011a38 <xQueueGenericSendFromISR>
 8010fe0:	4603      	mov	r3, r0
 8010fe2:	2b01      	cmp	r3, #1
 8010fe4:	d003      	beq.n	8010fee <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8010fe6:	f06f 0302 	mvn.w	r3, #2
 8010fea:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8010fec:	e029      	b.n	8011042 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8010fee:	693b      	ldr	r3, [r7, #16]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d026      	beq.n	8011042 <osMessageQueuePut+0xd2>
 8010ff4:	4b17      	ldr	r3, [pc, #92]	@ (8011054 <osMessageQueuePut+0xe4>)
 8010ff6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010ffa:	601a      	str	r2, [r3, #0]
 8010ffc:	f3bf 8f4f 	dsb	sy
 8011000:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8011004:	e01d      	b.n	8011042 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8011006:	6a3b      	ldr	r3, [r7, #32]
 8011008:	2b00      	cmp	r3, #0
 801100a:	d002      	beq.n	8011012 <osMessageQueuePut+0xa2>
 801100c:	68bb      	ldr	r3, [r7, #8]
 801100e:	2b00      	cmp	r3, #0
 8011010:	d103      	bne.n	801101a <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8011012:	f06f 0303 	mvn.w	r3, #3
 8011016:	627b      	str	r3, [r7, #36]	@ 0x24
 8011018:	e014      	b.n	8011044 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 801101a:	2300      	movs	r3, #0
 801101c:	683a      	ldr	r2, [r7, #0]
 801101e:	68b9      	ldr	r1, [r7, #8]
 8011020:	6a38      	ldr	r0, [r7, #32]
 8011022:	f000 fbff 	bl	8011824 <xQueueGenericSend>
 8011026:	4603      	mov	r3, r0
 8011028:	2b01      	cmp	r3, #1
 801102a:	d00b      	beq.n	8011044 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 801102c:	683b      	ldr	r3, [r7, #0]
 801102e:	2b00      	cmp	r3, #0
 8011030:	d003      	beq.n	801103a <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8011032:	f06f 0301 	mvn.w	r3, #1
 8011036:	627b      	str	r3, [r7, #36]	@ 0x24
 8011038:	e004      	b.n	8011044 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 801103a:	f06f 0302 	mvn.w	r3, #2
 801103e:	627b      	str	r3, [r7, #36]	@ 0x24
 8011040:	e000      	b.n	8011044 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8011042:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8011044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011046:	4618      	mov	r0, r3
 8011048:	3728      	adds	r7, #40	@ 0x28
 801104a:	46bd      	mov	sp, r7
 801104c:	bd80      	pop	{r7, pc}
 801104e:	bf00      	nop
 8011050:	20000798 	.word	0x20000798
 8011054:	e000ed04 	.word	0xe000ed04

08011058 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8011058:	b580      	push	{r7, lr}
 801105a:	b08a      	sub	sp, #40	@ 0x28
 801105c:	af00      	add	r7, sp, #0
 801105e:	60f8      	str	r0, [r7, #12]
 8011060:	60b9      	str	r1, [r7, #8]
 8011062:	607a      	str	r2, [r7, #4]
 8011064:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8011066:	68fb      	ldr	r3, [r7, #12]
 8011068:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 801106a:	2300      	movs	r3, #0
 801106c:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801106e:	f3ef 8305 	mrs	r3, IPSR
 8011072:	61fb      	str	r3, [r7, #28]
  return(result);
 8011074:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8011076:	2b00      	cmp	r3, #0
 8011078:	d10f      	bne.n	801109a <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801107a:	f3ef 8310 	mrs	r3, PRIMASK
 801107e:	61bb      	str	r3, [r7, #24]
  return(result);
 8011080:	69bb      	ldr	r3, [r7, #24]
 8011082:	2b00      	cmp	r3, #0
 8011084:	d105      	bne.n	8011092 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8011086:	f3ef 8311 	mrs	r3, BASEPRI
 801108a:	617b      	str	r3, [r7, #20]
  return(result);
 801108c:	697b      	ldr	r3, [r7, #20]
 801108e:	2b00      	cmp	r3, #0
 8011090:	d02c      	beq.n	80110ec <osMessageQueueGet+0x94>
 8011092:	4b28      	ldr	r3, [pc, #160]	@ (8011134 <osMessageQueueGet+0xdc>)
 8011094:	681b      	ldr	r3, [r3, #0]
 8011096:	2b02      	cmp	r3, #2
 8011098:	d128      	bne.n	80110ec <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801109a:	6a3b      	ldr	r3, [r7, #32]
 801109c:	2b00      	cmp	r3, #0
 801109e:	d005      	beq.n	80110ac <osMessageQueueGet+0x54>
 80110a0:	68bb      	ldr	r3, [r7, #8]
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d002      	beq.n	80110ac <osMessageQueueGet+0x54>
 80110a6:	683b      	ldr	r3, [r7, #0]
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	d003      	beq.n	80110b4 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 80110ac:	f06f 0303 	mvn.w	r3, #3
 80110b0:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80110b2:	e038      	b.n	8011126 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 80110b4:	2300      	movs	r3, #0
 80110b6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80110b8:	f107 0310 	add.w	r3, r7, #16
 80110bc:	461a      	mov	r2, r3
 80110be:	68b9      	ldr	r1, [r7, #8]
 80110c0:	6a38      	ldr	r0, [r7, #32]
 80110c2:	f000 fff5 	bl	80120b0 <xQueueReceiveFromISR>
 80110c6:	4603      	mov	r3, r0
 80110c8:	2b01      	cmp	r3, #1
 80110ca:	d003      	beq.n	80110d4 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 80110cc:	f06f 0302 	mvn.w	r3, #2
 80110d0:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80110d2:	e028      	b.n	8011126 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 80110d4:	693b      	ldr	r3, [r7, #16]
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d025      	beq.n	8011126 <osMessageQueueGet+0xce>
 80110da:	4b17      	ldr	r3, [pc, #92]	@ (8011138 <osMessageQueueGet+0xe0>)
 80110dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80110e0:	601a      	str	r2, [r3, #0]
 80110e2:	f3bf 8f4f 	dsb	sy
 80110e6:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80110ea:	e01c      	b.n	8011126 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80110ec:	6a3b      	ldr	r3, [r7, #32]
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d002      	beq.n	80110f8 <osMessageQueueGet+0xa0>
 80110f2:	68bb      	ldr	r3, [r7, #8]
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d103      	bne.n	8011100 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 80110f8:	f06f 0303 	mvn.w	r3, #3
 80110fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80110fe:	e013      	b.n	8011128 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8011100:	683a      	ldr	r2, [r7, #0]
 8011102:	68b9      	ldr	r1, [r7, #8]
 8011104:	6a38      	ldr	r0, [r7, #32]
 8011106:	f000 fdd3 	bl	8011cb0 <xQueueReceive>
 801110a:	4603      	mov	r3, r0
 801110c:	2b01      	cmp	r3, #1
 801110e:	d00b      	beq.n	8011128 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8011110:	683b      	ldr	r3, [r7, #0]
 8011112:	2b00      	cmp	r3, #0
 8011114:	d003      	beq.n	801111e <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8011116:	f06f 0301 	mvn.w	r3, #1
 801111a:	627b      	str	r3, [r7, #36]	@ 0x24
 801111c:	e004      	b.n	8011128 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 801111e:	f06f 0302 	mvn.w	r3, #2
 8011122:	627b      	str	r3, [r7, #36]	@ 0x24
 8011124:	e000      	b.n	8011128 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8011126:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8011128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801112a:	4618      	mov	r0, r3
 801112c:	3728      	adds	r7, #40	@ 0x28
 801112e:	46bd      	mov	sp, r7
 8011130:	bd80      	pop	{r7, pc}
 8011132:	bf00      	nop
 8011134:	20000798 	.word	0x20000798
 8011138:	e000ed04 	.word	0xe000ed04

0801113c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 801113c:	b480      	push	{r7}
 801113e:	b085      	sub	sp, #20
 8011140:	af00      	add	r7, sp, #0
 8011142:	60f8      	str	r0, [r7, #12]
 8011144:	60b9      	str	r1, [r7, #8]
 8011146:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	4a07      	ldr	r2, [pc, #28]	@ (8011168 <vApplicationGetIdleTaskMemory+0x2c>)
 801114c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801114e:	68bb      	ldr	r3, [r7, #8]
 8011150:	4a06      	ldr	r2, [pc, #24]	@ (801116c <vApplicationGetIdleTaskMemory+0x30>)
 8011152:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801115a:	601a      	str	r2, [r3, #0]
}
 801115c:	bf00      	nop
 801115e:	3714      	adds	r7, #20
 8011160:	46bd      	mov	sp, r7
 8011162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011166:	4770      	bx	lr
 8011168:	2000079c 	.word	0x2000079c
 801116c:	200007f8 	.word	0x200007f8

08011170 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8011170:	b480      	push	{r7}
 8011172:	b085      	sub	sp, #20
 8011174:	af00      	add	r7, sp, #0
 8011176:	60f8      	str	r0, [r7, #12]
 8011178:	60b9      	str	r1, [r7, #8]
 801117a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 801117c:	68fb      	ldr	r3, [r7, #12]
 801117e:	4a07      	ldr	r2, [pc, #28]	@ (801119c <vApplicationGetTimerTaskMemory+0x2c>)
 8011180:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8011182:	68bb      	ldr	r3, [r7, #8]
 8011184:	4a06      	ldr	r2, [pc, #24]	@ (80111a0 <vApplicationGetTimerTaskMemory+0x30>)
 8011186:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801118e:	601a      	str	r2, [r3, #0]
}
 8011190:	bf00      	nop
 8011192:	3714      	adds	r7, #20
 8011194:	46bd      	mov	sp, r7
 8011196:	f85d 7b04 	ldr.w	r7, [sp], #4
 801119a:	4770      	bx	lr
 801119c:	20000bf8 	.word	0x20000bf8
 80111a0:	20000c54 	.word	0x20000c54

080111a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80111a4:	b480      	push	{r7}
 80111a6:	b083      	sub	sp, #12
 80111a8:	af00      	add	r7, sp, #0
 80111aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	f103 0208 	add.w	r2, r3, #8
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	f04f 32ff 	mov.w	r2, #4294967295
 80111bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	f103 0208 	add.w	r2, r3, #8
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	f103 0208 	add.w	r2, r3, #8
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	2200      	movs	r2, #0
 80111d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80111d8:	bf00      	nop
 80111da:	370c      	adds	r7, #12
 80111dc:	46bd      	mov	sp, r7
 80111de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111e2:	4770      	bx	lr

080111e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80111e4:	b480      	push	{r7}
 80111e6:	b083      	sub	sp, #12
 80111e8:	af00      	add	r7, sp, #0
 80111ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	2200      	movs	r2, #0
 80111f0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80111f2:	bf00      	nop
 80111f4:	370c      	adds	r7, #12
 80111f6:	46bd      	mov	sp, r7
 80111f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111fc:	4770      	bx	lr

080111fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80111fe:	b480      	push	{r7}
 8011200:	b085      	sub	sp, #20
 8011202:	af00      	add	r7, sp, #0
 8011204:	6078      	str	r0, [r7, #4]
 8011206:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	685b      	ldr	r3, [r3, #4]
 801120c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801120e:	683b      	ldr	r3, [r7, #0]
 8011210:	68fa      	ldr	r2, [r7, #12]
 8011212:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011214:	68fb      	ldr	r3, [r7, #12]
 8011216:	689a      	ldr	r2, [r3, #8]
 8011218:	683b      	ldr	r3, [r7, #0]
 801121a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801121c:	68fb      	ldr	r3, [r7, #12]
 801121e:	689b      	ldr	r3, [r3, #8]
 8011220:	683a      	ldr	r2, [r7, #0]
 8011222:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011224:	68fb      	ldr	r3, [r7, #12]
 8011226:	683a      	ldr	r2, [r7, #0]
 8011228:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801122a:	683b      	ldr	r3, [r7, #0]
 801122c:	687a      	ldr	r2, [r7, #4]
 801122e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	1c5a      	adds	r2, r3, #1
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	601a      	str	r2, [r3, #0]
}
 801123a:	bf00      	nop
 801123c:	3714      	adds	r7, #20
 801123e:	46bd      	mov	sp, r7
 8011240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011244:	4770      	bx	lr

08011246 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011246:	b480      	push	{r7}
 8011248:	b085      	sub	sp, #20
 801124a:	af00      	add	r7, sp, #0
 801124c:	6078      	str	r0, [r7, #4]
 801124e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011250:	683b      	ldr	r3, [r7, #0]
 8011252:	681b      	ldr	r3, [r3, #0]
 8011254:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011256:	68bb      	ldr	r3, [r7, #8]
 8011258:	f1b3 3fff 	cmp.w	r3, #4294967295
 801125c:	d103      	bne.n	8011266 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	691b      	ldr	r3, [r3, #16]
 8011262:	60fb      	str	r3, [r7, #12]
 8011264:	e00c      	b.n	8011280 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	3308      	adds	r3, #8
 801126a:	60fb      	str	r3, [r7, #12]
 801126c:	e002      	b.n	8011274 <vListInsert+0x2e>
 801126e:	68fb      	ldr	r3, [r7, #12]
 8011270:	685b      	ldr	r3, [r3, #4]
 8011272:	60fb      	str	r3, [r7, #12]
 8011274:	68fb      	ldr	r3, [r7, #12]
 8011276:	685b      	ldr	r3, [r3, #4]
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	68ba      	ldr	r2, [r7, #8]
 801127c:	429a      	cmp	r2, r3
 801127e:	d2f6      	bcs.n	801126e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011280:	68fb      	ldr	r3, [r7, #12]
 8011282:	685a      	ldr	r2, [r3, #4]
 8011284:	683b      	ldr	r3, [r7, #0]
 8011286:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011288:	683b      	ldr	r3, [r7, #0]
 801128a:	685b      	ldr	r3, [r3, #4]
 801128c:	683a      	ldr	r2, [r7, #0]
 801128e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011290:	683b      	ldr	r3, [r7, #0]
 8011292:	68fa      	ldr	r2, [r7, #12]
 8011294:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011296:	68fb      	ldr	r3, [r7, #12]
 8011298:	683a      	ldr	r2, [r7, #0]
 801129a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801129c:	683b      	ldr	r3, [r7, #0]
 801129e:	687a      	ldr	r2, [r7, #4]
 80112a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	1c5a      	adds	r2, r3, #1
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	601a      	str	r2, [r3, #0]
}
 80112ac:	bf00      	nop
 80112ae:	3714      	adds	r7, #20
 80112b0:	46bd      	mov	sp, r7
 80112b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112b6:	4770      	bx	lr

080112b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80112b8:	b480      	push	{r7}
 80112ba:	b085      	sub	sp, #20
 80112bc:	af00      	add	r7, sp, #0
 80112be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	691b      	ldr	r3, [r3, #16]
 80112c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	685b      	ldr	r3, [r3, #4]
 80112ca:	687a      	ldr	r2, [r7, #4]
 80112cc:	6892      	ldr	r2, [r2, #8]
 80112ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	689b      	ldr	r3, [r3, #8]
 80112d4:	687a      	ldr	r2, [r7, #4]
 80112d6:	6852      	ldr	r2, [r2, #4]
 80112d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80112da:	68fb      	ldr	r3, [r7, #12]
 80112dc:	685b      	ldr	r3, [r3, #4]
 80112de:	687a      	ldr	r2, [r7, #4]
 80112e0:	429a      	cmp	r2, r3
 80112e2:	d103      	bne.n	80112ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	689a      	ldr	r2, [r3, #8]
 80112e8:	68fb      	ldr	r3, [r7, #12]
 80112ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	2200      	movs	r2, #0
 80112f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80112f2:	68fb      	ldr	r3, [r7, #12]
 80112f4:	681b      	ldr	r3, [r3, #0]
 80112f6:	1e5a      	subs	r2, r3, #1
 80112f8:	68fb      	ldr	r3, [r7, #12]
 80112fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80112fc:	68fb      	ldr	r3, [r7, #12]
 80112fe:	681b      	ldr	r3, [r3, #0]
}
 8011300:	4618      	mov	r0, r3
 8011302:	3714      	adds	r7, #20
 8011304:	46bd      	mov	sp, r7
 8011306:	f85d 7b04 	ldr.w	r7, [sp], #4
 801130a:	4770      	bx	lr

0801130c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 801130c:	b580      	push	{r7, lr}
 801130e:	b084      	sub	sp, #16
 8011310:	af00      	add	r7, sp, #0
 8011312:	6078      	str	r0, [r7, #4]
 8011314:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801131a:	68fb      	ldr	r3, [r7, #12]
 801131c:	2b00      	cmp	r3, #0
 801131e:	d10d      	bne.n	801133c <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8011320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011324:	b672      	cpsid	i
 8011326:	f383 8811 	msr	BASEPRI, r3
 801132a:	f3bf 8f6f 	isb	sy
 801132e:	f3bf 8f4f 	dsb	sy
 8011332:	b662      	cpsie	i
 8011334:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8011336:	bf00      	nop
 8011338:	bf00      	nop
 801133a:	e7fd      	b.n	8011338 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 801133c:	f002 ff6e 	bl	801421c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	681a      	ldr	r2, [r3, #0]
 8011344:	68fb      	ldr	r3, [r7, #12]
 8011346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011348:	68f9      	ldr	r1, [r7, #12]
 801134a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801134c:	fb01 f303 	mul.w	r3, r1, r3
 8011350:	441a      	add	r2, r3
 8011352:	68fb      	ldr	r3, [r7, #12]
 8011354:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011356:	68fb      	ldr	r3, [r7, #12]
 8011358:	2200      	movs	r2, #0
 801135a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801135c:	68fb      	ldr	r3, [r7, #12]
 801135e:	681a      	ldr	r2, [r3, #0]
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011364:	68fb      	ldr	r3, [r7, #12]
 8011366:	681a      	ldr	r2, [r3, #0]
 8011368:	68fb      	ldr	r3, [r7, #12]
 801136a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801136c:	3b01      	subs	r3, #1
 801136e:	68f9      	ldr	r1, [r7, #12]
 8011370:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8011372:	fb01 f303 	mul.w	r3, r1, r3
 8011376:	441a      	add	r2, r3
 8011378:	68fb      	ldr	r3, [r7, #12]
 801137a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801137c:	68fb      	ldr	r3, [r7, #12]
 801137e:	22ff      	movs	r2, #255	@ 0xff
 8011380:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011384:	68fb      	ldr	r3, [r7, #12]
 8011386:	22ff      	movs	r2, #255	@ 0xff
 8011388:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 801138c:	683b      	ldr	r3, [r7, #0]
 801138e:	2b00      	cmp	r3, #0
 8011390:	d114      	bne.n	80113bc <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011392:	68fb      	ldr	r3, [r7, #12]
 8011394:	691b      	ldr	r3, [r3, #16]
 8011396:	2b00      	cmp	r3, #0
 8011398:	d01a      	beq.n	80113d0 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801139a:	68fb      	ldr	r3, [r7, #12]
 801139c:	3310      	adds	r3, #16
 801139e:	4618      	mov	r0, r3
 80113a0:	f001 fe52 	bl	8013048 <xTaskRemoveFromEventList>
 80113a4:	4603      	mov	r3, r0
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d012      	beq.n	80113d0 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80113aa:	4b0d      	ldr	r3, [pc, #52]	@ (80113e0 <xQueueGenericReset+0xd4>)
 80113ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80113b0:	601a      	str	r2, [r3, #0]
 80113b2:	f3bf 8f4f 	dsb	sy
 80113b6:	f3bf 8f6f 	isb	sy
 80113ba:	e009      	b.n	80113d0 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80113bc:	68fb      	ldr	r3, [r7, #12]
 80113be:	3310      	adds	r3, #16
 80113c0:	4618      	mov	r0, r3
 80113c2:	f7ff feef 	bl	80111a4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80113c6:	68fb      	ldr	r3, [r7, #12]
 80113c8:	3324      	adds	r3, #36	@ 0x24
 80113ca:	4618      	mov	r0, r3
 80113cc:	f7ff feea 	bl	80111a4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80113d0:	f002 ff5a 	bl	8014288 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80113d4:	2301      	movs	r3, #1
}
 80113d6:	4618      	mov	r0, r3
 80113d8:	3710      	adds	r7, #16
 80113da:	46bd      	mov	sp, r7
 80113dc:	bd80      	pop	{r7, pc}
 80113de:	bf00      	nop
 80113e0:	e000ed04 	.word	0xe000ed04

080113e4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80113e4:	b580      	push	{r7, lr}
 80113e6:	b08e      	sub	sp, #56	@ 0x38
 80113e8:	af02      	add	r7, sp, #8
 80113ea:	60f8      	str	r0, [r7, #12]
 80113ec:	60b9      	str	r1, [r7, #8]
 80113ee:	607a      	str	r2, [r7, #4]
 80113f0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80113f2:	68fb      	ldr	r3, [r7, #12]
 80113f4:	2b00      	cmp	r3, #0
 80113f6:	d10d      	bne.n	8011414 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 80113f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113fc:	b672      	cpsid	i
 80113fe:	f383 8811 	msr	BASEPRI, r3
 8011402:	f3bf 8f6f 	isb	sy
 8011406:	f3bf 8f4f 	dsb	sy
 801140a:	b662      	cpsie	i
 801140c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801140e:	bf00      	nop
 8011410:	bf00      	nop
 8011412:	e7fd      	b.n	8011410 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011414:	683b      	ldr	r3, [r7, #0]
 8011416:	2b00      	cmp	r3, #0
 8011418:	d10d      	bne.n	8011436 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 801141a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801141e:	b672      	cpsid	i
 8011420:	f383 8811 	msr	BASEPRI, r3
 8011424:	f3bf 8f6f 	isb	sy
 8011428:	f3bf 8f4f 	dsb	sy
 801142c:	b662      	cpsie	i
 801142e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011430:	bf00      	nop
 8011432:	bf00      	nop
 8011434:	e7fd      	b.n	8011432 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	2b00      	cmp	r3, #0
 801143a:	d002      	beq.n	8011442 <xQueueGenericCreateStatic+0x5e>
 801143c:	68bb      	ldr	r3, [r7, #8]
 801143e:	2b00      	cmp	r3, #0
 8011440:	d001      	beq.n	8011446 <xQueueGenericCreateStatic+0x62>
 8011442:	2301      	movs	r3, #1
 8011444:	e000      	b.n	8011448 <xQueueGenericCreateStatic+0x64>
 8011446:	2300      	movs	r3, #0
 8011448:	2b00      	cmp	r3, #0
 801144a:	d10d      	bne.n	8011468 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 801144c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011450:	b672      	cpsid	i
 8011452:	f383 8811 	msr	BASEPRI, r3
 8011456:	f3bf 8f6f 	isb	sy
 801145a:	f3bf 8f4f 	dsb	sy
 801145e:	b662      	cpsie	i
 8011460:	623b      	str	r3, [r7, #32]
}
 8011462:	bf00      	nop
 8011464:	bf00      	nop
 8011466:	e7fd      	b.n	8011464 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	2b00      	cmp	r3, #0
 801146c:	d102      	bne.n	8011474 <xQueueGenericCreateStatic+0x90>
 801146e:	68bb      	ldr	r3, [r7, #8]
 8011470:	2b00      	cmp	r3, #0
 8011472:	d101      	bne.n	8011478 <xQueueGenericCreateStatic+0x94>
 8011474:	2301      	movs	r3, #1
 8011476:	e000      	b.n	801147a <xQueueGenericCreateStatic+0x96>
 8011478:	2300      	movs	r3, #0
 801147a:	2b00      	cmp	r3, #0
 801147c:	d10d      	bne.n	801149a <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 801147e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011482:	b672      	cpsid	i
 8011484:	f383 8811 	msr	BASEPRI, r3
 8011488:	f3bf 8f6f 	isb	sy
 801148c:	f3bf 8f4f 	dsb	sy
 8011490:	b662      	cpsie	i
 8011492:	61fb      	str	r3, [r7, #28]
}
 8011494:	bf00      	nop
 8011496:	bf00      	nop
 8011498:	e7fd      	b.n	8011496 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801149a:	2350      	movs	r3, #80	@ 0x50
 801149c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801149e:	697b      	ldr	r3, [r7, #20]
 80114a0:	2b50      	cmp	r3, #80	@ 0x50
 80114a2:	d00d      	beq.n	80114c0 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 80114a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114a8:	b672      	cpsid	i
 80114aa:	f383 8811 	msr	BASEPRI, r3
 80114ae:	f3bf 8f6f 	isb	sy
 80114b2:	f3bf 8f4f 	dsb	sy
 80114b6:	b662      	cpsie	i
 80114b8:	61bb      	str	r3, [r7, #24]
}
 80114ba:	bf00      	nop
 80114bc:	bf00      	nop
 80114be:	e7fd      	b.n	80114bc <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80114c0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80114c2:	683b      	ldr	r3, [r7, #0]
 80114c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80114c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114c8:	2b00      	cmp	r3, #0
 80114ca:	d00d      	beq.n	80114e8 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80114cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114ce:	2201      	movs	r2, #1
 80114d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80114d4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80114d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114da:	9300      	str	r3, [sp, #0]
 80114dc:	4613      	mov	r3, r2
 80114de:	687a      	ldr	r2, [r7, #4]
 80114e0:	68b9      	ldr	r1, [r7, #8]
 80114e2:	68f8      	ldr	r0, [r7, #12]
 80114e4:	f000 f848 	bl	8011578 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80114e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80114ea:	4618      	mov	r0, r3
 80114ec:	3730      	adds	r7, #48	@ 0x30
 80114ee:	46bd      	mov	sp, r7
 80114f0:	bd80      	pop	{r7, pc}

080114f2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80114f2:	b580      	push	{r7, lr}
 80114f4:	b08a      	sub	sp, #40	@ 0x28
 80114f6:	af02      	add	r7, sp, #8
 80114f8:	60f8      	str	r0, [r7, #12]
 80114fa:	60b9      	str	r1, [r7, #8]
 80114fc:	4613      	mov	r3, r2
 80114fe:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011500:	68fb      	ldr	r3, [r7, #12]
 8011502:	2b00      	cmp	r3, #0
 8011504:	d10d      	bne.n	8011522 <xQueueGenericCreate+0x30>
	__asm volatile
 8011506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801150a:	b672      	cpsid	i
 801150c:	f383 8811 	msr	BASEPRI, r3
 8011510:	f3bf 8f6f 	isb	sy
 8011514:	f3bf 8f4f 	dsb	sy
 8011518:	b662      	cpsie	i
 801151a:	613b      	str	r3, [r7, #16]
}
 801151c:	bf00      	nop
 801151e:	bf00      	nop
 8011520:	e7fd      	b.n	801151e <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8011522:	68bb      	ldr	r3, [r7, #8]
 8011524:	2b00      	cmp	r3, #0
 8011526:	d102      	bne.n	801152e <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8011528:	2300      	movs	r3, #0
 801152a:	61fb      	str	r3, [r7, #28]
 801152c:	e004      	b.n	8011538 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	68ba      	ldr	r2, [r7, #8]
 8011532:	fb02 f303 	mul.w	r3, r2, r3
 8011536:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011538:	69fb      	ldr	r3, [r7, #28]
 801153a:	3350      	adds	r3, #80	@ 0x50
 801153c:	4618      	mov	r0, r3
 801153e:	f003 f87f 	bl	8014640 <pvPortMalloc>
 8011542:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011544:	69bb      	ldr	r3, [r7, #24]
 8011546:	2b00      	cmp	r3, #0
 8011548:	d011      	beq.n	801156e <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801154a:	69bb      	ldr	r3, [r7, #24]
 801154c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801154e:	697b      	ldr	r3, [r7, #20]
 8011550:	3350      	adds	r3, #80	@ 0x50
 8011552:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011554:	69bb      	ldr	r3, [r7, #24]
 8011556:	2200      	movs	r2, #0
 8011558:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801155c:	79fa      	ldrb	r2, [r7, #7]
 801155e:	69bb      	ldr	r3, [r7, #24]
 8011560:	9300      	str	r3, [sp, #0]
 8011562:	4613      	mov	r3, r2
 8011564:	697a      	ldr	r2, [r7, #20]
 8011566:	68b9      	ldr	r1, [r7, #8]
 8011568:	68f8      	ldr	r0, [r7, #12]
 801156a:	f000 f805 	bl	8011578 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801156e:	69bb      	ldr	r3, [r7, #24]
	}
 8011570:	4618      	mov	r0, r3
 8011572:	3720      	adds	r7, #32
 8011574:	46bd      	mov	sp, r7
 8011576:	bd80      	pop	{r7, pc}

08011578 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011578:	b580      	push	{r7, lr}
 801157a:	b084      	sub	sp, #16
 801157c:	af00      	add	r7, sp, #0
 801157e:	60f8      	str	r0, [r7, #12]
 8011580:	60b9      	str	r1, [r7, #8]
 8011582:	607a      	str	r2, [r7, #4]
 8011584:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011586:	68bb      	ldr	r3, [r7, #8]
 8011588:	2b00      	cmp	r3, #0
 801158a:	d103      	bne.n	8011594 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801158c:	69bb      	ldr	r3, [r7, #24]
 801158e:	69ba      	ldr	r2, [r7, #24]
 8011590:	601a      	str	r2, [r3, #0]
 8011592:	e002      	b.n	801159a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011594:	69bb      	ldr	r3, [r7, #24]
 8011596:	687a      	ldr	r2, [r7, #4]
 8011598:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801159a:	69bb      	ldr	r3, [r7, #24]
 801159c:	68fa      	ldr	r2, [r7, #12]
 801159e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80115a0:	69bb      	ldr	r3, [r7, #24]
 80115a2:	68ba      	ldr	r2, [r7, #8]
 80115a4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80115a6:	2101      	movs	r1, #1
 80115a8:	69b8      	ldr	r0, [r7, #24]
 80115aa:	f7ff feaf 	bl	801130c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80115ae:	69bb      	ldr	r3, [r7, #24]
 80115b0:	78fa      	ldrb	r2, [r7, #3]
 80115b2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80115b6:	bf00      	nop
 80115b8:	3710      	adds	r7, #16
 80115ba:	46bd      	mov	sp, r7
 80115bc:	bd80      	pop	{r7, pc}

080115be <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80115be:	b580      	push	{r7, lr}
 80115c0:	b082      	sub	sp, #8
 80115c2:	af00      	add	r7, sp, #0
 80115c4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	d00e      	beq.n	80115ea <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	2200      	movs	r2, #0
 80115d0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	2200      	movs	r2, #0
 80115d6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	2200      	movs	r2, #0
 80115dc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80115de:	2300      	movs	r3, #0
 80115e0:	2200      	movs	r2, #0
 80115e2:	2100      	movs	r1, #0
 80115e4:	6878      	ldr	r0, [r7, #4]
 80115e6:	f000 f91d 	bl	8011824 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80115ea:	bf00      	nop
 80115ec:	3708      	adds	r7, #8
 80115ee:	46bd      	mov	sp, r7
 80115f0:	bd80      	pop	{r7, pc}

080115f2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80115f2:	b580      	push	{r7, lr}
 80115f4:	b086      	sub	sp, #24
 80115f6:	af00      	add	r7, sp, #0
 80115f8:	4603      	mov	r3, r0
 80115fa:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80115fc:	2301      	movs	r3, #1
 80115fe:	617b      	str	r3, [r7, #20]
 8011600:	2300      	movs	r3, #0
 8011602:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8011604:	79fb      	ldrb	r3, [r7, #7]
 8011606:	461a      	mov	r2, r3
 8011608:	6939      	ldr	r1, [r7, #16]
 801160a:	6978      	ldr	r0, [r7, #20]
 801160c:	f7ff ff71 	bl	80114f2 <xQueueGenericCreate>
 8011610:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8011612:	68f8      	ldr	r0, [r7, #12]
 8011614:	f7ff ffd3 	bl	80115be <prvInitialiseMutex>

		return xNewQueue;
 8011618:	68fb      	ldr	r3, [r7, #12]
	}
 801161a:	4618      	mov	r0, r3
 801161c:	3718      	adds	r7, #24
 801161e:	46bd      	mov	sp, r7
 8011620:	bd80      	pop	{r7, pc}

08011622 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8011622:	b580      	push	{r7, lr}
 8011624:	b088      	sub	sp, #32
 8011626:	af02      	add	r7, sp, #8
 8011628:	4603      	mov	r3, r0
 801162a:	6039      	str	r1, [r7, #0]
 801162c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 801162e:	2301      	movs	r3, #1
 8011630:	617b      	str	r3, [r7, #20]
 8011632:	2300      	movs	r3, #0
 8011634:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8011636:	79fb      	ldrb	r3, [r7, #7]
 8011638:	9300      	str	r3, [sp, #0]
 801163a:	683b      	ldr	r3, [r7, #0]
 801163c:	2200      	movs	r2, #0
 801163e:	6939      	ldr	r1, [r7, #16]
 8011640:	6978      	ldr	r0, [r7, #20]
 8011642:	f7ff fecf 	bl	80113e4 <xQueueGenericCreateStatic>
 8011646:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8011648:	68f8      	ldr	r0, [r7, #12]
 801164a:	f7ff ffb8 	bl	80115be <prvInitialiseMutex>

		return xNewQueue;
 801164e:	68fb      	ldr	r3, [r7, #12]
	}
 8011650:	4618      	mov	r0, r3
 8011652:	3718      	adds	r7, #24
 8011654:	46bd      	mov	sp, r7
 8011656:	bd80      	pop	{r7, pc}

08011658 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8011658:	b590      	push	{r4, r7, lr}
 801165a:	b087      	sub	sp, #28
 801165c:	af00      	add	r7, sp, #0
 801165e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8011664:	693b      	ldr	r3, [r7, #16]
 8011666:	2b00      	cmp	r3, #0
 8011668:	d10d      	bne.n	8011686 <xQueueGiveMutexRecursive+0x2e>
	__asm volatile
 801166a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801166e:	b672      	cpsid	i
 8011670:	f383 8811 	msr	BASEPRI, r3
 8011674:	f3bf 8f6f 	isb	sy
 8011678:	f3bf 8f4f 	dsb	sy
 801167c:	b662      	cpsie	i
 801167e:	60fb      	str	r3, [r7, #12]
}
 8011680:	bf00      	nop
 8011682:	bf00      	nop
 8011684:	e7fd      	b.n	8011682 <xQueueGiveMutexRecursive+0x2a>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8011686:	693b      	ldr	r3, [r7, #16]
 8011688:	689c      	ldr	r4, [r3, #8]
 801168a:	f001 feff 	bl	801348c <xTaskGetCurrentTaskHandle>
 801168e:	4603      	mov	r3, r0
 8011690:	429c      	cmp	r4, r3
 8011692:	d111      	bne.n	80116b8 <xQueueGiveMutexRecursive+0x60>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8011694:	693b      	ldr	r3, [r7, #16]
 8011696:	68db      	ldr	r3, [r3, #12]
 8011698:	1e5a      	subs	r2, r3, #1
 801169a:	693b      	ldr	r3, [r7, #16]
 801169c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 801169e:	693b      	ldr	r3, [r7, #16]
 80116a0:	68db      	ldr	r3, [r3, #12]
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	d105      	bne.n	80116b2 <xQueueGiveMutexRecursive+0x5a>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80116a6:	2300      	movs	r3, #0
 80116a8:	2200      	movs	r2, #0
 80116aa:	2100      	movs	r1, #0
 80116ac:	6938      	ldr	r0, [r7, #16]
 80116ae:	f000 f8b9 	bl	8011824 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80116b2:	2301      	movs	r3, #1
 80116b4:	617b      	str	r3, [r7, #20]
 80116b6:	e001      	b.n	80116bc <xQueueGiveMutexRecursive+0x64>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80116b8:	2300      	movs	r3, #0
 80116ba:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80116bc:	697b      	ldr	r3, [r7, #20]
	}
 80116be:	4618      	mov	r0, r3
 80116c0:	371c      	adds	r7, #28
 80116c2:	46bd      	mov	sp, r7
 80116c4:	bd90      	pop	{r4, r7, pc}

080116c6 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80116c6:	b590      	push	{r4, r7, lr}
 80116c8:	b087      	sub	sp, #28
 80116ca:	af00      	add	r7, sp, #0
 80116cc:	6078      	str	r0, [r7, #4]
 80116ce:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80116d4:	693b      	ldr	r3, [r7, #16]
 80116d6:	2b00      	cmp	r3, #0
 80116d8:	d10d      	bne.n	80116f6 <xQueueTakeMutexRecursive+0x30>
	__asm volatile
 80116da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116de:	b672      	cpsid	i
 80116e0:	f383 8811 	msr	BASEPRI, r3
 80116e4:	f3bf 8f6f 	isb	sy
 80116e8:	f3bf 8f4f 	dsb	sy
 80116ec:	b662      	cpsie	i
 80116ee:	60fb      	str	r3, [r7, #12]
}
 80116f0:	bf00      	nop
 80116f2:	bf00      	nop
 80116f4:	e7fd      	b.n	80116f2 <xQueueTakeMutexRecursive+0x2c>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80116f6:	693b      	ldr	r3, [r7, #16]
 80116f8:	689c      	ldr	r4, [r3, #8]
 80116fa:	f001 fec7 	bl	801348c <xTaskGetCurrentTaskHandle>
 80116fe:	4603      	mov	r3, r0
 8011700:	429c      	cmp	r4, r3
 8011702:	d107      	bne.n	8011714 <xQueueTakeMutexRecursive+0x4e>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8011704:	693b      	ldr	r3, [r7, #16]
 8011706:	68db      	ldr	r3, [r3, #12]
 8011708:	1c5a      	adds	r2, r3, #1
 801170a:	693b      	ldr	r3, [r7, #16]
 801170c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 801170e:	2301      	movs	r3, #1
 8011710:	617b      	str	r3, [r7, #20]
 8011712:	e00c      	b.n	801172e <xQueueTakeMutexRecursive+0x68>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8011714:	6839      	ldr	r1, [r7, #0]
 8011716:	6938      	ldr	r0, [r7, #16]
 8011718:	f000 fbb2 	bl	8011e80 <xQueueSemaphoreTake>
 801171c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 801171e:	697b      	ldr	r3, [r7, #20]
 8011720:	2b00      	cmp	r3, #0
 8011722:	d004      	beq.n	801172e <xQueueTakeMutexRecursive+0x68>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8011724:	693b      	ldr	r3, [r7, #16]
 8011726:	68db      	ldr	r3, [r3, #12]
 8011728:	1c5a      	adds	r2, r3, #1
 801172a:	693b      	ldr	r3, [r7, #16]
 801172c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 801172e:	697b      	ldr	r3, [r7, #20]
	}
 8011730:	4618      	mov	r0, r3
 8011732:	371c      	adds	r7, #28
 8011734:	46bd      	mov	sp, r7
 8011736:	bd90      	pop	{r4, r7, pc}

08011738 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8011738:	b580      	push	{r7, lr}
 801173a:	b08a      	sub	sp, #40	@ 0x28
 801173c:	af02      	add	r7, sp, #8
 801173e:	60f8      	str	r0, [r7, #12]
 8011740:	60b9      	str	r1, [r7, #8]
 8011742:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8011744:	68fb      	ldr	r3, [r7, #12]
 8011746:	2b00      	cmp	r3, #0
 8011748:	d10d      	bne.n	8011766 <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 801174a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801174e:	b672      	cpsid	i
 8011750:	f383 8811 	msr	BASEPRI, r3
 8011754:	f3bf 8f6f 	isb	sy
 8011758:	f3bf 8f4f 	dsb	sy
 801175c:	b662      	cpsie	i
 801175e:	61bb      	str	r3, [r7, #24]
}
 8011760:	bf00      	nop
 8011762:	bf00      	nop
 8011764:	e7fd      	b.n	8011762 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 8011766:	68ba      	ldr	r2, [r7, #8]
 8011768:	68fb      	ldr	r3, [r7, #12]
 801176a:	429a      	cmp	r2, r3
 801176c:	d90d      	bls.n	801178a <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 801176e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011772:	b672      	cpsid	i
 8011774:	f383 8811 	msr	BASEPRI, r3
 8011778:	f3bf 8f6f 	isb	sy
 801177c:	f3bf 8f4f 	dsb	sy
 8011780:	b662      	cpsie	i
 8011782:	617b      	str	r3, [r7, #20]
}
 8011784:	bf00      	nop
 8011786:	bf00      	nop
 8011788:	e7fd      	b.n	8011786 <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 801178a:	2302      	movs	r3, #2
 801178c:	9300      	str	r3, [sp, #0]
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	2200      	movs	r2, #0
 8011792:	2100      	movs	r1, #0
 8011794:	68f8      	ldr	r0, [r7, #12]
 8011796:	f7ff fe25 	bl	80113e4 <xQueueGenericCreateStatic>
 801179a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 801179c:	69fb      	ldr	r3, [r7, #28]
 801179e:	2b00      	cmp	r3, #0
 80117a0:	d002      	beq.n	80117a8 <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80117a2:	69fb      	ldr	r3, [r7, #28]
 80117a4:	68ba      	ldr	r2, [r7, #8]
 80117a6:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80117a8:	69fb      	ldr	r3, [r7, #28]
	}
 80117aa:	4618      	mov	r0, r3
 80117ac:	3720      	adds	r7, #32
 80117ae:	46bd      	mov	sp, r7
 80117b0:	bd80      	pop	{r7, pc}

080117b2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80117b2:	b580      	push	{r7, lr}
 80117b4:	b086      	sub	sp, #24
 80117b6:	af00      	add	r7, sp, #0
 80117b8:	6078      	str	r0, [r7, #4]
 80117ba:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	2b00      	cmp	r3, #0
 80117c0:	d10d      	bne.n	80117de <xQueueCreateCountingSemaphore+0x2c>
	__asm volatile
 80117c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117c6:	b672      	cpsid	i
 80117c8:	f383 8811 	msr	BASEPRI, r3
 80117cc:	f3bf 8f6f 	isb	sy
 80117d0:	f3bf 8f4f 	dsb	sy
 80117d4:	b662      	cpsie	i
 80117d6:	613b      	str	r3, [r7, #16]
}
 80117d8:	bf00      	nop
 80117da:	bf00      	nop
 80117dc:	e7fd      	b.n	80117da <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 80117de:	683a      	ldr	r2, [r7, #0]
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	429a      	cmp	r2, r3
 80117e4:	d90d      	bls.n	8011802 <xQueueCreateCountingSemaphore+0x50>
	__asm volatile
 80117e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117ea:	b672      	cpsid	i
 80117ec:	f383 8811 	msr	BASEPRI, r3
 80117f0:	f3bf 8f6f 	isb	sy
 80117f4:	f3bf 8f4f 	dsb	sy
 80117f8:	b662      	cpsie	i
 80117fa:	60fb      	str	r3, [r7, #12]
}
 80117fc:	bf00      	nop
 80117fe:	bf00      	nop
 8011800:	e7fd      	b.n	80117fe <xQueueCreateCountingSemaphore+0x4c>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8011802:	2202      	movs	r2, #2
 8011804:	2100      	movs	r1, #0
 8011806:	6878      	ldr	r0, [r7, #4]
 8011808:	f7ff fe73 	bl	80114f2 <xQueueGenericCreate>
 801180c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 801180e:	697b      	ldr	r3, [r7, #20]
 8011810:	2b00      	cmp	r3, #0
 8011812:	d002      	beq.n	801181a <xQueueCreateCountingSemaphore+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8011814:	697b      	ldr	r3, [r7, #20]
 8011816:	683a      	ldr	r2, [r7, #0]
 8011818:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801181a:	697b      	ldr	r3, [r7, #20]
	}
 801181c:	4618      	mov	r0, r3
 801181e:	3718      	adds	r7, #24
 8011820:	46bd      	mov	sp, r7
 8011822:	bd80      	pop	{r7, pc}

08011824 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011824:	b580      	push	{r7, lr}
 8011826:	b08e      	sub	sp, #56	@ 0x38
 8011828:	af00      	add	r7, sp, #0
 801182a:	60f8      	str	r0, [r7, #12]
 801182c:	60b9      	str	r1, [r7, #8]
 801182e:	607a      	str	r2, [r7, #4]
 8011830:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011832:	2300      	movs	r3, #0
 8011834:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011836:	68fb      	ldr	r3, [r7, #12]
 8011838:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801183a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801183c:	2b00      	cmp	r3, #0
 801183e:	d10d      	bne.n	801185c <xQueueGenericSend+0x38>
	__asm volatile
 8011840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011844:	b672      	cpsid	i
 8011846:	f383 8811 	msr	BASEPRI, r3
 801184a:	f3bf 8f6f 	isb	sy
 801184e:	f3bf 8f4f 	dsb	sy
 8011852:	b662      	cpsie	i
 8011854:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011856:	bf00      	nop
 8011858:	bf00      	nop
 801185a:	e7fd      	b.n	8011858 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801185c:	68bb      	ldr	r3, [r7, #8]
 801185e:	2b00      	cmp	r3, #0
 8011860:	d103      	bne.n	801186a <xQueueGenericSend+0x46>
 8011862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011866:	2b00      	cmp	r3, #0
 8011868:	d101      	bne.n	801186e <xQueueGenericSend+0x4a>
 801186a:	2301      	movs	r3, #1
 801186c:	e000      	b.n	8011870 <xQueueGenericSend+0x4c>
 801186e:	2300      	movs	r3, #0
 8011870:	2b00      	cmp	r3, #0
 8011872:	d10d      	bne.n	8011890 <xQueueGenericSend+0x6c>
	__asm volatile
 8011874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011878:	b672      	cpsid	i
 801187a:	f383 8811 	msr	BASEPRI, r3
 801187e:	f3bf 8f6f 	isb	sy
 8011882:	f3bf 8f4f 	dsb	sy
 8011886:	b662      	cpsie	i
 8011888:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801188a:	bf00      	nop
 801188c:	bf00      	nop
 801188e:	e7fd      	b.n	801188c <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011890:	683b      	ldr	r3, [r7, #0]
 8011892:	2b02      	cmp	r3, #2
 8011894:	d103      	bne.n	801189e <xQueueGenericSend+0x7a>
 8011896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801189a:	2b01      	cmp	r3, #1
 801189c:	d101      	bne.n	80118a2 <xQueueGenericSend+0x7e>
 801189e:	2301      	movs	r3, #1
 80118a0:	e000      	b.n	80118a4 <xQueueGenericSend+0x80>
 80118a2:	2300      	movs	r3, #0
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d10d      	bne.n	80118c4 <xQueueGenericSend+0xa0>
	__asm volatile
 80118a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118ac:	b672      	cpsid	i
 80118ae:	f383 8811 	msr	BASEPRI, r3
 80118b2:	f3bf 8f6f 	isb	sy
 80118b6:	f3bf 8f4f 	dsb	sy
 80118ba:	b662      	cpsie	i
 80118bc:	623b      	str	r3, [r7, #32]
}
 80118be:	bf00      	nop
 80118c0:	bf00      	nop
 80118c2:	e7fd      	b.n	80118c0 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80118c4:	f001 fdf2 	bl	80134ac <xTaskGetSchedulerState>
 80118c8:	4603      	mov	r3, r0
 80118ca:	2b00      	cmp	r3, #0
 80118cc:	d102      	bne.n	80118d4 <xQueueGenericSend+0xb0>
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d101      	bne.n	80118d8 <xQueueGenericSend+0xb4>
 80118d4:	2301      	movs	r3, #1
 80118d6:	e000      	b.n	80118da <xQueueGenericSend+0xb6>
 80118d8:	2300      	movs	r3, #0
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d10d      	bne.n	80118fa <xQueueGenericSend+0xd6>
	__asm volatile
 80118de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118e2:	b672      	cpsid	i
 80118e4:	f383 8811 	msr	BASEPRI, r3
 80118e8:	f3bf 8f6f 	isb	sy
 80118ec:	f3bf 8f4f 	dsb	sy
 80118f0:	b662      	cpsie	i
 80118f2:	61fb      	str	r3, [r7, #28]
}
 80118f4:	bf00      	nop
 80118f6:	bf00      	nop
 80118f8:	e7fd      	b.n	80118f6 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80118fa:	f002 fc8f 	bl	801421c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80118fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011900:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011904:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011906:	429a      	cmp	r2, r3
 8011908:	d302      	bcc.n	8011910 <xQueueGenericSend+0xec>
 801190a:	683b      	ldr	r3, [r7, #0]
 801190c:	2b02      	cmp	r3, #2
 801190e:	d129      	bne.n	8011964 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011910:	683a      	ldr	r2, [r7, #0]
 8011912:	68b9      	ldr	r1, [r7, #8]
 8011914:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011916:	f000 fc91 	bl	801223c <prvCopyDataToQueue>
 801191a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801191c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801191e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011920:	2b00      	cmp	r3, #0
 8011922:	d010      	beq.n	8011946 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011926:	3324      	adds	r3, #36	@ 0x24
 8011928:	4618      	mov	r0, r3
 801192a:	f001 fb8d 	bl	8013048 <xTaskRemoveFromEventList>
 801192e:	4603      	mov	r3, r0
 8011930:	2b00      	cmp	r3, #0
 8011932:	d013      	beq.n	801195c <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011934:	4b3f      	ldr	r3, [pc, #252]	@ (8011a34 <xQueueGenericSend+0x210>)
 8011936:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801193a:	601a      	str	r2, [r3, #0]
 801193c:	f3bf 8f4f 	dsb	sy
 8011940:	f3bf 8f6f 	isb	sy
 8011944:	e00a      	b.n	801195c <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011948:	2b00      	cmp	r3, #0
 801194a:	d007      	beq.n	801195c <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801194c:	4b39      	ldr	r3, [pc, #228]	@ (8011a34 <xQueueGenericSend+0x210>)
 801194e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011952:	601a      	str	r2, [r3, #0]
 8011954:	f3bf 8f4f 	dsb	sy
 8011958:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801195c:	f002 fc94 	bl	8014288 <vPortExitCritical>
				return pdPASS;
 8011960:	2301      	movs	r3, #1
 8011962:	e063      	b.n	8011a2c <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	2b00      	cmp	r3, #0
 8011968:	d103      	bne.n	8011972 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801196a:	f002 fc8d 	bl	8014288 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801196e:	2300      	movs	r3, #0
 8011970:	e05c      	b.n	8011a2c <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011974:	2b00      	cmp	r3, #0
 8011976:	d106      	bne.n	8011986 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011978:	f107 0314 	add.w	r3, r7, #20
 801197c:	4618      	mov	r0, r3
 801197e:	f001 fbcb 	bl	8013118 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011982:	2301      	movs	r3, #1
 8011984:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011986:	f002 fc7f 	bl	8014288 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801198a:	f001 f8b9 	bl	8012b00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801198e:	f002 fc45 	bl	801421c <vPortEnterCritical>
 8011992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011994:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011998:	b25b      	sxtb	r3, r3
 801199a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801199e:	d103      	bne.n	80119a8 <xQueueGenericSend+0x184>
 80119a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119a2:	2200      	movs	r2, #0
 80119a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80119a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80119ae:	b25b      	sxtb	r3, r3
 80119b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119b4:	d103      	bne.n	80119be <xQueueGenericSend+0x19a>
 80119b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119b8:	2200      	movs	r2, #0
 80119ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80119be:	f002 fc63 	bl	8014288 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80119c2:	1d3a      	adds	r2, r7, #4
 80119c4:	f107 0314 	add.w	r3, r7, #20
 80119c8:	4611      	mov	r1, r2
 80119ca:	4618      	mov	r0, r3
 80119cc:	f001 fbba 	bl	8013144 <xTaskCheckForTimeOut>
 80119d0:	4603      	mov	r3, r0
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	d124      	bne.n	8011a20 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80119d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80119d8:	f000 fd28 	bl	801242c <prvIsQueueFull>
 80119dc:	4603      	mov	r3, r0
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d018      	beq.n	8011a14 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80119e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119e4:	3310      	adds	r3, #16
 80119e6:	687a      	ldr	r2, [r7, #4]
 80119e8:	4611      	mov	r1, r2
 80119ea:	4618      	mov	r0, r3
 80119ec:	f001 fad6 	bl	8012f9c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80119f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80119f2:	f000 fcb3 	bl	801235c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80119f6:	f001 f8c9 	bl	8012b8c <xTaskResumeAll>
 80119fa:	4603      	mov	r3, r0
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	f47f af7c 	bne.w	80118fa <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8011a02:	4b0c      	ldr	r3, [pc, #48]	@ (8011a34 <xQueueGenericSend+0x210>)
 8011a04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011a08:	601a      	str	r2, [r3, #0]
 8011a0a:	f3bf 8f4f 	dsb	sy
 8011a0e:	f3bf 8f6f 	isb	sy
 8011a12:	e772      	b.n	80118fa <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011a14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011a16:	f000 fca1 	bl	801235c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011a1a:	f001 f8b7 	bl	8012b8c <xTaskResumeAll>
 8011a1e:	e76c      	b.n	80118fa <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011a20:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011a22:	f000 fc9b 	bl	801235c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011a26:	f001 f8b1 	bl	8012b8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011a2a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011a2c:	4618      	mov	r0, r3
 8011a2e:	3738      	adds	r7, #56	@ 0x38
 8011a30:	46bd      	mov	sp, r7
 8011a32:	bd80      	pop	{r7, pc}
 8011a34:	e000ed04 	.word	0xe000ed04

08011a38 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011a38:	b580      	push	{r7, lr}
 8011a3a:	b08e      	sub	sp, #56	@ 0x38
 8011a3c:	af00      	add	r7, sp, #0
 8011a3e:	60f8      	str	r0, [r7, #12]
 8011a40:	60b9      	str	r1, [r7, #8]
 8011a42:	607a      	str	r2, [r7, #4]
 8011a44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8011a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d10d      	bne.n	8011a6c <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8011a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a54:	b672      	cpsid	i
 8011a56:	f383 8811 	msr	BASEPRI, r3
 8011a5a:	f3bf 8f6f 	isb	sy
 8011a5e:	f3bf 8f4f 	dsb	sy
 8011a62:	b662      	cpsie	i
 8011a64:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011a66:	bf00      	nop
 8011a68:	bf00      	nop
 8011a6a:	e7fd      	b.n	8011a68 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011a6c:	68bb      	ldr	r3, [r7, #8]
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d103      	bne.n	8011a7a <xQueueGenericSendFromISR+0x42>
 8011a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d101      	bne.n	8011a7e <xQueueGenericSendFromISR+0x46>
 8011a7a:	2301      	movs	r3, #1
 8011a7c:	e000      	b.n	8011a80 <xQueueGenericSendFromISR+0x48>
 8011a7e:	2300      	movs	r3, #0
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	d10d      	bne.n	8011aa0 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8011a84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a88:	b672      	cpsid	i
 8011a8a:	f383 8811 	msr	BASEPRI, r3
 8011a8e:	f3bf 8f6f 	isb	sy
 8011a92:	f3bf 8f4f 	dsb	sy
 8011a96:	b662      	cpsie	i
 8011a98:	623b      	str	r3, [r7, #32]
}
 8011a9a:	bf00      	nop
 8011a9c:	bf00      	nop
 8011a9e:	e7fd      	b.n	8011a9c <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011aa0:	683b      	ldr	r3, [r7, #0]
 8011aa2:	2b02      	cmp	r3, #2
 8011aa4:	d103      	bne.n	8011aae <xQueueGenericSendFromISR+0x76>
 8011aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011aa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011aaa:	2b01      	cmp	r3, #1
 8011aac:	d101      	bne.n	8011ab2 <xQueueGenericSendFromISR+0x7a>
 8011aae:	2301      	movs	r3, #1
 8011ab0:	e000      	b.n	8011ab4 <xQueueGenericSendFromISR+0x7c>
 8011ab2:	2300      	movs	r3, #0
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d10d      	bne.n	8011ad4 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8011ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011abc:	b672      	cpsid	i
 8011abe:	f383 8811 	msr	BASEPRI, r3
 8011ac2:	f3bf 8f6f 	isb	sy
 8011ac6:	f3bf 8f4f 	dsb	sy
 8011aca:	b662      	cpsie	i
 8011acc:	61fb      	str	r3, [r7, #28]
}
 8011ace:	bf00      	nop
 8011ad0:	bf00      	nop
 8011ad2:	e7fd      	b.n	8011ad0 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011ad4:	f002 fd6e 	bl	80145b4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011ad8:	f3ef 8211 	mrs	r2, BASEPRI
 8011adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ae0:	b672      	cpsid	i
 8011ae2:	f383 8811 	msr	BASEPRI, r3
 8011ae6:	f3bf 8f6f 	isb	sy
 8011aea:	f3bf 8f4f 	dsb	sy
 8011aee:	b662      	cpsie	i
 8011af0:	61ba      	str	r2, [r7, #24]
 8011af2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011af4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011afa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011b00:	429a      	cmp	r2, r3
 8011b02:	d302      	bcc.n	8011b0a <xQueueGenericSendFromISR+0xd2>
 8011b04:	683b      	ldr	r3, [r7, #0]
 8011b06:	2b02      	cmp	r3, #2
 8011b08:	d12c      	bne.n	8011b64 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b0c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011b10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011b14:	683a      	ldr	r2, [r7, #0]
 8011b16:	68b9      	ldr	r1, [r7, #8]
 8011b18:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011b1a:	f000 fb8f 	bl	801223c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011b1e:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8011b22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b26:	d112      	bne.n	8011b4e <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d016      	beq.n	8011b5e <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b32:	3324      	adds	r3, #36	@ 0x24
 8011b34:	4618      	mov	r0, r3
 8011b36:	f001 fa87 	bl	8013048 <xTaskRemoveFromEventList>
 8011b3a:	4603      	mov	r3, r0
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d00e      	beq.n	8011b5e <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	d00b      	beq.n	8011b5e <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	2201      	movs	r2, #1
 8011b4a:	601a      	str	r2, [r3, #0]
 8011b4c:	e007      	b.n	8011b5e <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011b4e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8011b52:	3301      	adds	r3, #1
 8011b54:	b2db      	uxtb	r3, r3
 8011b56:	b25a      	sxtb	r2, r3
 8011b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8011b5e:	2301      	movs	r3, #1
 8011b60:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8011b62:	e001      	b.n	8011b68 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011b64:	2300      	movs	r3, #0
 8011b66:	637b      	str	r3, [r7, #52]	@ 0x34
 8011b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b6a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011b6c:	693b      	ldr	r3, [r7, #16]
 8011b6e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8011b72:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8011b76:	4618      	mov	r0, r3
 8011b78:	3738      	adds	r7, #56	@ 0x38
 8011b7a:	46bd      	mov	sp, r7
 8011b7c:	bd80      	pop	{r7, pc}

08011b7e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011b7e:	b580      	push	{r7, lr}
 8011b80:	b08e      	sub	sp, #56	@ 0x38
 8011b82:	af00      	add	r7, sp, #0
 8011b84:	6078      	str	r0, [r7, #4]
 8011b86:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8011b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	d10d      	bne.n	8011bae <xQueueGiveFromISR+0x30>
	__asm volatile
 8011b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b96:	b672      	cpsid	i
 8011b98:	f383 8811 	msr	BASEPRI, r3
 8011b9c:	f3bf 8f6f 	isb	sy
 8011ba0:	f3bf 8f4f 	dsb	sy
 8011ba4:	b662      	cpsie	i
 8011ba6:	623b      	str	r3, [r7, #32]
}
 8011ba8:	bf00      	nop
 8011baa:	bf00      	nop
 8011bac:	e7fd      	b.n	8011baa <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	d00d      	beq.n	8011bd2 <xQueueGiveFromISR+0x54>
	__asm volatile
 8011bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bba:	b672      	cpsid	i
 8011bbc:	f383 8811 	msr	BASEPRI, r3
 8011bc0:	f3bf 8f6f 	isb	sy
 8011bc4:	f3bf 8f4f 	dsb	sy
 8011bc8:	b662      	cpsie	i
 8011bca:	61fb      	str	r3, [r7, #28]
}
 8011bcc:	bf00      	nop
 8011bce:	bf00      	nop
 8011bd0:	e7fd      	b.n	8011bce <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8011bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bd4:	681b      	ldr	r3, [r3, #0]
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d103      	bne.n	8011be2 <xQueueGiveFromISR+0x64>
 8011bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bdc:	689b      	ldr	r3, [r3, #8]
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d101      	bne.n	8011be6 <xQueueGiveFromISR+0x68>
 8011be2:	2301      	movs	r3, #1
 8011be4:	e000      	b.n	8011be8 <xQueueGiveFromISR+0x6a>
 8011be6:	2300      	movs	r3, #0
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d10d      	bne.n	8011c08 <xQueueGiveFromISR+0x8a>
	__asm volatile
 8011bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bf0:	b672      	cpsid	i
 8011bf2:	f383 8811 	msr	BASEPRI, r3
 8011bf6:	f3bf 8f6f 	isb	sy
 8011bfa:	f3bf 8f4f 	dsb	sy
 8011bfe:	b662      	cpsie	i
 8011c00:	61bb      	str	r3, [r7, #24]
}
 8011c02:	bf00      	nop
 8011c04:	bf00      	nop
 8011c06:	e7fd      	b.n	8011c04 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011c08:	f002 fcd4 	bl	80145b4 <vPortValidateInterruptPriority>
	__asm volatile
 8011c0c:	f3ef 8211 	mrs	r2, BASEPRI
 8011c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c14:	b672      	cpsid	i
 8011c16:	f383 8811 	msr	BASEPRI, r3
 8011c1a:	f3bf 8f6f 	isb	sy
 8011c1e:	f3bf 8f4f 	dsb	sy
 8011c22:	b662      	cpsie	i
 8011c24:	617a      	str	r2, [r7, #20]
 8011c26:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8011c28:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011c30:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8011c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011c36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011c38:	429a      	cmp	r2, r3
 8011c3a:	d22b      	bcs.n	8011c94 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011c42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c48:	1c5a      	adds	r2, r3, #1
 8011c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c4c:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011c4e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c56:	d112      	bne.n	8011c7e <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d016      	beq.n	8011c8e <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c62:	3324      	adds	r3, #36	@ 0x24
 8011c64:	4618      	mov	r0, r3
 8011c66:	f001 f9ef 	bl	8013048 <xTaskRemoveFromEventList>
 8011c6a:	4603      	mov	r3, r0
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d00e      	beq.n	8011c8e <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011c70:	683b      	ldr	r3, [r7, #0]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d00b      	beq.n	8011c8e <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011c76:	683b      	ldr	r3, [r7, #0]
 8011c78:	2201      	movs	r2, #1
 8011c7a:	601a      	str	r2, [r3, #0]
 8011c7c:	e007      	b.n	8011c8e <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011c7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011c82:	3301      	adds	r3, #1
 8011c84:	b2db      	uxtb	r3, r3
 8011c86:	b25a      	sxtb	r2, r3
 8011c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8011c8e:	2301      	movs	r3, #1
 8011c90:	637b      	str	r3, [r7, #52]	@ 0x34
 8011c92:	e001      	b.n	8011c98 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011c94:	2300      	movs	r3, #0
 8011c96:	637b      	str	r3, [r7, #52]	@ 0x34
 8011c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c9a:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8011c9c:	68fb      	ldr	r3, [r7, #12]
 8011c9e:	f383 8811 	msr	BASEPRI, r3
}
 8011ca2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8011ca6:	4618      	mov	r0, r3
 8011ca8:	3738      	adds	r7, #56	@ 0x38
 8011caa:	46bd      	mov	sp, r7
 8011cac:	bd80      	pop	{r7, pc}
	...

08011cb0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011cb0:	b580      	push	{r7, lr}
 8011cb2:	b08c      	sub	sp, #48	@ 0x30
 8011cb4:	af00      	add	r7, sp, #0
 8011cb6:	60f8      	str	r0, [r7, #12]
 8011cb8:	60b9      	str	r1, [r7, #8]
 8011cba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011cbc:	2300      	movs	r3, #0
 8011cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	d10d      	bne.n	8011ce6 <xQueueReceive+0x36>
	__asm volatile
 8011cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cce:	b672      	cpsid	i
 8011cd0:	f383 8811 	msr	BASEPRI, r3
 8011cd4:	f3bf 8f6f 	isb	sy
 8011cd8:	f3bf 8f4f 	dsb	sy
 8011cdc:	b662      	cpsie	i
 8011cde:	623b      	str	r3, [r7, #32]
}
 8011ce0:	bf00      	nop
 8011ce2:	bf00      	nop
 8011ce4:	e7fd      	b.n	8011ce2 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011ce6:	68bb      	ldr	r3, [r7, #8]
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d103      	bne.n	8011cf4 <xQueueReceive+0x44>
 8011cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d101      	bne.n	8011cf8 <xQueueReceive+0x48>
 8011cf4:	2301      	movs	r3, #1
 8011cf6:	e000      	b.n	8011cfa <xQueueReceive+0x4a>
 8011cf8:	2300      	movs	r3, #0
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d10d      	bne.n	8011d1a <xQueueReceive+0x6a>
	__asm volatile
 8011cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d02:	b672      	cpsid	i
 8011d04:	f383 8811 	msr	BASEPRI, r3
 8011d08:	f3bf 8f6f 	isb	sy
 8011d0c:	f3bf 8f4f 	dsb	sy
 8011d10:	b662      	cpsie	i
 8011d12:	61fb      	str	r3, [r7, #28]
}
 8011d14:	bf00      	nop
 8011d16:	bf00      	nop
 8011d18:	e7fd      	b.n	8011d16 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011d1a:	f001 fbc7 	bl	80134ac <xTaskGetSchedulerState>
 8011d1e:	4603      	mov	r3, r0
 8011d20:	2b00      	cmp	r3, #0
 8011d22:	d102      	bne.n	8011d2a <xQueueReceive+0x7a>
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	2b00      	cmp	r3, #0
 8011d28:	d101      	bne.n	8011d2e <xQueueReceive+0x7e>
 8011d2a:	2301      	movs	r3, #1
 8011d2c:	e000      	b.n	8011d30 <xQueueReceive+0x80>
 8011d2e:	2300      	movs	r3, #0
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d10d      	bne.n	8011d50 <xQueueReceive+0xa0>
	__asm volatile
 8011d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d38:	b672      	cpsid	i
 8011d3a:	f383 8811 	msr	BASEPRI, r3
 8011d3e:	f3bf 8f6f 	isb	sy
 8011d42:	f3bf 8f4f 	dsb	sy
 8011d46:	b662      	cpsie	i
 8011d48:	61bb      	str	r3, [r7, #24]
}
 8011d4a:	bf00      	nop
 8011d4c:	bf00      	nop
 8011d4e:	e7fd      	b.n	8011d4c <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011d50:	f002 fa64 	bl	801421c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011d58:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d01f      	beq.n	8011da0 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011d60:	68b9      	ldr	r1, [r7, #8]
 8011d62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011d64:	f000 fad4 	bl	8012310 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d6a:	1e5a      	subs	r2, r3, #1
 8011d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d6e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d72:	691b      	ldr	r3, [r3, #16]
 8011d74:	2b00      	cmp	r3, #0
 8011d76:	d00f      	beq.n	8011d98 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d7a:	3310      	adds	r3, #16
 8011d7c:	4618      	mov	r0, r3
 8011d7e:	f001 f963 	bl	8013048 <xTaskRemoveFromEventList>
 8011d82:	4603      	mov	r3, r0
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	d007      	beq.n	8011d98 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011d88:	4b3c      	ldr	r3, [pc, #240]	@ (8011e7c <xQueueReceive+0x1cc>)
 8011d8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011d8e:	601a      	str	r2, [r3, #0]
 8011d90:	f3bf 8f4f 	dsb	sy
 8011d94:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011d98:	f002 fa76 	bl	8014288 <vPortExitCritical>
				return pdPASS;
 8011d9c:	2301      	movs	r3, #1
 8011d9e:	e069      	b.n	8011e74 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011da0:	687b      	ldr	r3, [r7, #4]
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	d103      	bne.n	8011dae <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011da6:	f002 fa6f 	bl	8014288 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011daa:	2300      	movs	r3, #0
 8011dac:	e062      	b.n	8011e74 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d106      	bne.n	8011dc2 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011db4:	f107 0310 	add.w	r3, r7, #16
 8011db8:	4618      	mov	r0, r3
 8011dba:	f001 f9ad 	bl	8013118 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011dbe:	2301      	movs	r3, #1
 8011dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011dc2:	f002 fa61 	bl	8014288 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011dc6:	f000 fe9b 	bl	8012b00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011dca:	f002 fa27 	bl	801421c <vPortEnterCritical>
 8011dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011dd4:	b25b      	sxtb	r3, r3
 8011dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011dda:	d103      	bne.n	8011de4 <xQueueReceive+0x134>
 8011ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dde:	2200      	movs	r2, #0
 8011de0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011de6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011dea:	b25b      	sxtb	r3, r3
 8011dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011df0:	d103      	bne.n	8011dfa <xQueueReceive+0x14a>
 8011df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011df4:	2200      	movs	r2, #0
 8011df6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011dfa:	f002 fa45 	bl	8014288 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011dfe:	1d3a      	adds	r2, r7, #4
 8011e00:	f107 0310 	add.w	r3, r7, #16
 8011e04:	4611      	mov	r1, r2
 8011e06:	4618      	mov	r0, r3
 8011e08:	f001 f99c 	bl	8013144 <xTaskCheckForTimeOut>
 8011e0c:	4603      	mov	r3, r0
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	d123      	bne.n	8011e5a <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011e12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011e14:	f000 faf4 	bl	8012400 <prvIsQueueEmpty>
 8011e18:	4603      	mov	r3, r0
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d017      	beq.n	8011e4e <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e20:	3324      	adds	r3, #36	@ 0x24
 8011e22:	687a      	ldr	r2, [r7, #4]
 8011e24:	4611      	mov	r1, r2
 8011e26:	4618      	mov	r0, r3
 8011e28:	f001 f8b8 	bl	8012f9c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011e2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011e2e:	f000 fa95 	bl	801235c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011e32:	f000 feab 	bl	8012b8c <xTaskResumeAll>
 8011e36:	4603      	mov	r3, r0
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d189      	bne.n	8011d50 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8011e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8011e7c <xQueueReceive+0x1cc>)
 8011e3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011e42:	601a      	str	r2, [r3, #0]
 8011e44:	f3bf 8f4f 	dsb	sy
 8011e48:	f3bf 8f6f 	isb	sy
 8011e4c:	e780      	b.n	8011d50 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011e4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011e50:	f000 fa84 	bl	801235c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011e54:	f000 fe9a 	bl	8012b8c <xTaskResumeAll>
 8011e58:	e77a      	b.n	8011d50 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8011e5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011e5c:	f000 fa7e 	bl	801235c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011e60:	f000 fe94 	bl	8012b8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011e64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011e66:	f000 facb 	bl	8012400 <prvIsQueueEmpty>
 8011e6a:	4603      	mov	r3, r0
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	f43f af6f 	beq.w	8011d50 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011e72:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011e74:	4618      	mov	r0, r3
 8011e76:	3730      	adds	r7, #48	@ 0x30
 8011e78:	46bd      	mov	sp, r7
 8011e7a:	bd80      	pop	{r7, pc}
 8011e7c:	e000ed04 	.word	0xe000ed04

08011e80 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8011e80:	b580      	push	{r7, lr}
 8011e82:	b08e      	sub	sp, #56	@ 0x38
 8011e84:	af00      	add	r7, sp, #0
 8011e86:	6078      	str	r0, [r7, #4]
 8011e88:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8011e8a:	2300      	movs	r3, #0
 8011e8c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8011e92:	2300      	movs	r3, #0
 8011e94:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d10d      	bne.n	8011eb8 <xQueueSemaphoreTake+0x38>
	__asm volatile
 8011e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ea0:	b672      	cpsid	i
 8011ea2:	f383 8811 	msr	BASEPRI, r3
 8011ea6:	f3bf 8f6f 	isb	sy
 8011eaa:	f3bf 8f4f 	dsb	sy
 8011eae:	b662      	cpsie	i
 8011eb0:	623b      	str	r3, [r7, #32]
}
 8011eb2:	bf00      	nop
 8011eb4:	bf00      	nop
 8011eb6:	e7fd      	b.n	8011eb4 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011ebc:	2b00      	cmp	r3, #0
 8011ebe:	d00d      	beq.n	8011edc <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8011ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ec4:	b672      	cpsid	i
 8011ec6:	f383 8811 	msr	BASEPRI, r3
 8011eca:	f3bf 8f6f 	isb	sy
 8011ece:	f3bf 8f4f 	dsb	sy
 8011ed2:	b662      	cpsie	i
 8011ed4:	61fb      	str	r3, [r7, #28]
}
 8011ed6:	bf00      	nop
 8011ed8:	bf00      	nop
 8011eda:	e7fd      	b.n	8011ed8 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011edc:	f001 fae6 	bl	80134ac <xTaskGetSchedulerState>
 8011ee0:	4603      	mov	r3, r0
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d102      	bne.n	8011eec <xQueueSemaphoreTake+0x6c>
 8011ee6:	683b      	ldr	r3, [r7, #0]
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d101      	bne.n	8011ef0 <xQueueSemaphoreTake+0x70>
 8011eec:	2301      	movs	r3, #1
 8011eee:	e000      	b.n	8011ef2 <xQueueSemaphoreTake+0x72>
 8011ef0:	2300      	movs	r3, #0
 8011ef2:	2b00      	cmp	r3, #0
 8011ef4:	d10d      	bne.n	8011f12 <xQueueSemaphoreTake+0x92>
	__asm volatile
 8011ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011efa:	b672      	cpsid	i
 8011efc:	f383 8811 	msr	BASEPRI, r3
 8011f00:	f3bf 8f6f 	isb	sy
 8011f04:	f3bf 8f4f 	dsb	sy
 8011f08:	b662      	cpsie	i
 8011f0a:	61bb      	str	r3, [r7, #24]
}
 8011f0c:	bf00      	nop
 8011f0e:	bf00      	nop
 8011f10:	e7fd      	b.n	8011f0e <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011f12:	f002 f983 	bl	801421c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8011f16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011f1a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8011f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f1e:	2b00      	cmp	r3, #0
 8011f20:	d024      	beq.n	8011f6c <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8011f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f24:	1e5a      	subs	r2, r3, #1
 8011f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f28:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f2c:	681b      	ldr	r3, [r3, #0]
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d104      	bne.n	8011f3c <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8011f32:	f001 fc3d 	bl	80137b0 <pvTaskIncrementMutexHeldCount>
 8011f36:	4602      	mov	r2, r0
 8011f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f3a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f3e:	691b      	ldr	r3, [r3, #16]
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d00f      	beq.n	8011f64 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f46:	3310      	adds	r3, #16
 8011f48:	4618      	mov	r0, r3
 8011f4a:	f001 f87d 	bl	8013048 <xTaskRemoveFromEventList>
 8011f4e:	4603      	mov	r3, r0
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d007      	beq.n	8011f64 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011f54:	4b55      	ldr	r3, [pc, #340]	@ (80120ac <xQueueSemaphoreTake+0x22c>)
 8011f56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011f5a:	601a      	str	r2, [r3, #0]
 8011f5c:	f3bf 8f4f 	dsb	sy
 8011f60:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011f64:	f002 f990 	bl	8014288 <vPortExitCritical>
				return pdPASS;
 8011f68:	2301      	movs	r3, #1
 8011f6a:	e09a      	b.n	80120a2 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011f6c:	683b      	ldr	r3, [r7, #0]
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d114      	bne.n	8011f9c <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8011f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d00d      	beq.n	8011f94 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8011f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f7c:	b672      	cpsid	i
 8011f7e:	f383 8811 	msr	BASEPRI, r3
 8011f82:	f3bf 8f6f 	isb	sy
 8011f86:	f3bf 8f4f 	dsb	sy
 8011f8a:	b662      	cpsie	i
 8011f8c:	617b      	str	r3, [r7, #20]
}
 8011f8e:	bf00      	nop
 8011f90:	bf00      	nop
 8011f92:	e7fd      	b.n	8011f90 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8011f94:	f002 f978 	bl	8014288 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011f98:	2300      	movs	r3, #0
 8011f9a:	e082      	b.n	80120a2 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011f9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	d106      	bne.n	8011fb0 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011fa2:	f107 030c 	add.w	r3, r7, #12
 8011fa6:	4618      	mov	r0, r3
 8011fa8:	f001 f8b6 	bl	8013118 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011fac:	2301      	movs	r3, #1
 8011fae:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011fb0:	f002 f96a 	bl	8014288 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011fb4:	f000 fda4 	bl	8012b00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011fb8:	f002 f930 	bl	801421c <vPortEnterCritical>
 8011fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fbe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011fc2:	b25b      	sxtb	r3, r3
 8011fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011fc8:	d103      	bne.n	8011fd2 <xQueueSemaphoreTake+0x152>
 8011fca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fcc:	2200      	movs	r2, #0
 8011fce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fd4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011fd8:	b25b      	sxtb	r3, r3
 8011fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011fde:	d103      	bne.n	8011fe8 <xQueueSemaphoreTake+0x168>
 8011fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fe2:	2200      	movs	r2, #0
 8011fe4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011fe8:	f002 f94e 	bl	8014288 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011fec:	463a      	mov	r2, r7
 8011fee:	f107 030c 	add.w	r3, r7, #12
 8011ff2:	4611      	mov	r1, r2
 8011ff4:	4618      	mov	r0, r3
 8011ff6:	f001 f8a5 	bl	8013144 <xTaskCheckForTimeOut>
 8011ffa:	4603      	mov	r3, r0
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d132      	bne.n	8012066 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012000:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012002:	f000 f9fd 	bl	8012400 <prvIsQueueEmpty>
 8012006:	4603      	mov	r3, r0
 8012008:	2b00      	cmp	r3, #0
 801200a:	d026      	beq.n	801205a <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801200c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801200e:	681b      	ldr	r3, [r3, #0]
 8012010:	2b00      	cmp	r3, #0
 8012012:	d109      	bne.n	8012028 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8012014:	f002 f902 	bl	801421c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801201a:	689b      	ldr	r3, [r3, #8]
 801201c:	4618      	mov	r0, r3
 801201e:	f001 fa63 	bl	80134e8 <xTaskPriorityInherit>
 8012022:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8012024:	f002 f930 	bl	8014288 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801202a:	3324      	adds	r3, #36	@ 0x24
 801202c:	683a      	ldr	r2, [r7, #0]
 801202e:	4611      	mov	r1, r2
 8012030:	4618      	mov	r0, r3
 8012032:	f000 ffb3 	bl	8012f9c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8012036:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012038:	f000 f990 	bl	801235c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801203c:	f000 fda6 	bl	8012b8c <xTaskResumeAll>
 8012040:	4603      	mov	r3, r0
 8012042:	2b00      	cmp	r3, #0
 8012044:	f47f af65 	bne.w	8011f12 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8012048:	4b18      	ldr	r3, [pc, #96]	@ (80120ac <xQueueSemaphoreTake+0x22c>)
 801204a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801204e:	601a      	str	r2, [r3, #0]
 8012050:	f3bf 8f4f 	dsb	sy
 8012054:	f3bf 8f6f 	isb	sy
 8012058:	e75b      	b.n	8011f12 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801205a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801205c:	f000 f97e 	bl	801235c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8012060:	f000 fd94 	bl	8012b8c <xTaskResumeAll>
 8012064:	e755      	b.n	8011f12 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8012066:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012068:	f000 f978 	bl	801235c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801206c:	f000 fd8e 	bl	8012b8c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8012070:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012072:	f000 f9c5 	bl	8012400 <prvIsQueueEmpty>
 8012076:	4603      	mov	r3, r0
 8012078:	2b00      	cmp	r3, #0
 801207a:	f43f af4a 	beq.w	8011f12 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801207e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012080:	2b00      	cmp	r3, #0
 8012082:	d00d      	beq.n	80120a0 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8012084:	f002 f8ca 	bl	801421c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8012088:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801208a:	f000 f8bf 	bl	801220c <prvGetDisinheritPriorityAfterTimeout>
 801208e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8012090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012092:	689b      	ldr	r3, [r3, #8]
 8012094:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012096:	4618      	mov	r0, r3
 8012098:	f001 fb02 	bl	80136a0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 801209c:	f002 f8f4 	bl	8014288 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80120a0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80120a2:	4618      	mov	r0, r3
 80120a4:	3738      	adds	r7, #56	@ 0x38
 80120a6:	46bd      	mov	sp, r7
 80120a8:	bd80      	pop	{r7, pc}
 80120aa:	bf00      	nop
 80120ac:	e000ed04 	.word	0xe000ed04

080120b0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80120b0:	b580      	push	{r7, lr}
 80120b2:	b08e      	sub	sp, #56	@ 0x38
 80120b4:	af00      	add	r7, sp, #0
 80120b6:	60f8      	str	r0, [r7, #12]
 80120b8:	60b9      	str	r1, [r7, #8]
 80120ba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80120bc:	68fb      	ldr	r3, [r7, #12]
 80120be:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80120c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d10d      	bne.n	80120e2 <xQueueReceiveFromISR+0x32>
	__asm volatile
 80120c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120ca:	b672      	cpsid	i
 80120cc:	f383 8811 	msr	BASEPRI, r3
 80120d0:	f3bf 8f6f 	isb	sy
 80120d4:	f3bf 8f4f 	dsb	sy
 80120d8:	b662      	cpsie	i
 80120da:	623b      	str	r3, [r7, #32]
}
 80120dc:	bf00      	nop
 80120de:	bf00      	nop
 80120e0:	e7fd      	b.n	80120de <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80120e2:	68bb      	ldr	r3, [r7, #8]
 80120e4:	2b00      	cmp	r3, #0
 80120e6:	d103      	bne.n	80120f0 <xQueueReceiveFromISR+0x40>
 80120e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d101      	bne.n	80120f4 <xQueueReceiveFromISR+0x44>
 80120f0:	2301      	movs	r3, #1
 80120f2:	e000      	b.n	80120f6 <xQueueReceiveFromISR+0x46>
 80120f4:	2300      	movs	r3, #0
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	d10d      	bne.n	8012116 <xQueueReceiveFromISR+0x66>
	__asm volatile
 80120fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120fe:	b672      	cpsid	i
 8012100:	f383 8811 	msr	BASEPRI, r3
 8012104:	f3bf 8f6f 	isb	sy
 8012108:	f3bf 8f4f 	dsb	sy
 801210c:	b662      	cpsie	i
 801210e:	61fb      	str	r3, [r7, #28]
}
 8012110:	bf00      	nop
 8012112:	bf00      	nop
 8012114:	e7fd      	b.n	8012112 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012116:	f002 fa4d 	bl	80145b4 <vPortValidateInterruptPriority>
	__asm volatile
 801211a:	f3ef 8211 	mrs	r2, BASEPRI
 801211e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012122:	b672      	cpsid	i
 8012124:	f383 8811 	msr	BASEPRI, r3
 8012128:	f3bf 8f6f 	isb	sy
 801212c:	f3bf 8f4f 	dsb	sy
 8012130:	b662      	cpsie	i
 8012132:	61ba      	str	r2, [r7, #24]
 8012134:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8012136:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8012138:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801213a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801213c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801213e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012142:	2b00      	cmp	r3, #0
 8012144:	d02f      	beq.n	80121a6 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8012146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012148:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801214c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8012150:	68b9      	ldr	r1, [r7, #8]
 8012152:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8012154:	f000 f8dc 	bl	8012310 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8012158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801215a:	1e5a      	subs	r2, r3, #1
 801215c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801215e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8012160:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012168:	d112      	bne.n	8012190 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801216a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801216c:	691b      	ldr	r3, [r3, #16]
 801216e:	2b00      	cmp	r3, #0
 8012170:	d016      	beq.n	80121a0 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012174:	3310      	adds	r3, #16
 8012176:	4618      	mov	r0, r3
 8012178:	f000 ff66 	bl	8013048 <xTaskRemoveFromEventList>
 801217c:	4603      	mov	r3, r0
 801217e:	2b00      	cmp	r3, #0
 8012180:	d00e      	beq.n	80121a0 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	2b00      	cmp	r3, #0
 8012186:	d00b      	beq.n	80121a0 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	2201      	movs	r2, #1
 801218c:	601a      	str	r2, [r3, #0]
 801218e:	e007      	b.n	80121a0 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8012190:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012194:	3301      	adds	r3, #1
 8012196:	b2db      	uxtb	r3, r3
 8012198:	b25a      	sxtb	r2, r3
 801219a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801219c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80121a0:	2301      	movs	r3, #1
 80121a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80121a4:	e001      	b.n	80121aa <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 80121a6:	2300      	movs	r3, #0
 80121a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80121aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121ac:	613b      	str	r3, [r7, #16]
	__asm volatile
 80121ae:	693b      	ldr	r3, [r7, #16]
 80121b0:	f383 8811 	msr	BASEPRI, r3
}
 80121b4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80121b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80121b8:	4618      	mov	r0, r3
 80121ba:	3738      	adds	r7, #56	@ 0x38
 80121bc:	46bd      	mov	sp, r7
 80121be:	bd80      	pop	{r7, pc}

080121c0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80121c0:	b580      	push	{r7, lr}
 80121c2:	b084      	sub	sp, #16
 80121c4:	af00      	add	r7, sp, #0
 80121c6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80121cc:	68fb      	ldr	r3, [r7, #12]
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d10d      	bne.n	80121ee <vQueueDelete+0x2e>
	__asm volatile
 80121d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121d6:	b672      	cpsid	i
 80121d8:	f383 8811 	msr	BASEPRI, r3
 80121dc:	f3bf 8f6f 	isb	sy
 80121e0:	f3bf 8f4f 	dsb	sy
 80121e4:	b662      	cpsie	i
 80121e6:	60bb      	str	r3, [r7, #8]
}
 80121e8:	bf00      	nop
 80121ea:	bf00      	nop
 80121ec:	e7fd      	b.n	80121ea <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80121ee:	68f8      	ldr	r0, [r7, #12]
 80121f0:	f000 f95e 	bl	80124b0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80121f4:	68fb      	ldr	r3, [r7, #12]
 80121f6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80121fa:	2b00      	cmp	r3, #0
 80121fc:	d102      	bne.n	8012204 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 80121fe:	68f8      	ldr	r0, [r7, #12]
 8012200:	f002 faec 	bl	80147dc <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8012204:	bf00      	nop
 8012206:	3710      	adds	r7, #16
 8012208:	46bd      	mov	sp, r7
 801220a:	bd80      	pop	{r7, pc}

0801220c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 801220c:	b480      	push	{r7}
 801220e:	b085      	sub	sp, #20
 8012210:	af00      	add	r7, sp, #0
 8012212:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012218:	2b00      	cmp	r3, #0
 801221a:	d006      	beq.n	801222a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012220:	681b      	ldr	r3, [r3, #0]
 8012222:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8012226:	60fb      	str	r3, [r7, #12]
 8012228:	e001      	b.n	801222e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801222a:	2300      	movs	r3, #0
 801222c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801222e:	68fb      	ldr	r3, [r7, #12]
	}
 8012230:	4618      	mov	r0, r3
 8012232:	3714      	adds	r7, #20
 8012234:	46bd      	mov	sp, r7
 8012236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801223a:	4770      	bx	lr

0801223c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801223c:	b580      	push	{r7, lr}
 801223e:	b086      	sub	sp, #24
 8012240:	af00      	add	r7, sp, #0
 8012242:	60f8      	str	r0, [r7, #12]
 8012244:	60b9      	str	r1, [r7, #8]
 8012246:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8012248:	2300      	movs	r3, #0
 801224a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012250:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8012252:	68fb      	ldr	r3, [r7, #12]
 8012254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012256:	2b00      	cmp	r3, #0
 8012258:	d10d      	bne.n	8012276 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801225a:	68fb      	ldr	r3, [r7, #12]
 801225c:	681b      	ldr	r3, [r3, #0]
 801225e:	2b00      	cmp	r3, #0
 8012260:	d14d      	bne.n	80122fe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8012262:	68fb      	ldr	r3, [r7, #12]
 8012264:	689b      	ldr	r3, [r3, #8]
 8012266:	4618      	mov	r0, r3
 8012268:	f001 f9a6 	bl	80135b8 <xTaskPriorityDisinherit>
 801226c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801226e:	68fb      	ldr	r3, [r7, #12]
 8012270:	2200      	movs	r2, #0
 8012272:	609a      	str	r2, [r3, #8]
 8012274:	e043      	b.n	80122fe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	2b00      	cmp	r3, #0
 801227a:	d119      	bne.n	80122b0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801227c:	68fb      	ldr	r3, [r7, #12]
 801227e:	6858      	ldr	r0, [r3, #4]
 8012280:	68fb      	ldr	r3, [r7, #12]
 8012282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012284:	461a      	mov	r2, r3
 8012286:	68b9      	ldr	r1, [r7, #8]
 8012288:	f003 fb73 	bl	8015972 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801228c:	68fb      	ldr	r3, [r7, #12]
 801228e:	685a      	ldr	r2, [r3, #4]
 8012290:	68fb      	ldr	r3, [r7, #12]
 8012292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012294:	441a      	add	r2, r3
 8012296:	68fb      	ldr	r3, [r7, #12]
 8012298:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	685a      	ldr	r2, [r3, #4]
 801229e:	68fb      	ldr	r3, [r7, #12]
 80122a0:	689b      	ldr	r3, [r3, #8]
 80122a2:	429a      	cmp	r2, r3
 80122a4:	d32b      	bcc.n	80122fe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80122a6:	68fb      	ldr	r3, [r7, #12]
 80122a8:	681a      	ldr	r2, [r3, #0]
 80122aa:	68fb      	ldr	r3, [r7, #12]
 80122ac:	605a      	str	r2, [r3, #4]
 80122ae:	e026      	b.n	80122fe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80122b0:	68fb      	ldr	r3, [r7, #12]
 80122b2:	68d8      	ldr	r0, [r3, #12]
 80122b4:	68fb      	ldr	r3, [r7, #12]
 80122b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80122b8:	461a      	mov	r2, r3
 80122ba:	68b9      	ldr	r1, [r7, #8]
 80122bc:	f003 fb59 	bl	8015972 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80122c0:	68fb      	ldr	r3, [r7, #12]
 80122c2:	68da      	ldr	r2, [r3, #12]
 80122c4:	68fb      	ldr	r3, [r7, #12]
 80122c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80122c8:	425b      	negs	r3, r3
 80122ca:	441a      	add	r2, r3
 80122cc:	68fb      	ldr	r3, [r7, #12]
 80122ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80122d0:	68fb      	ldr	r3, [r7, #12]
 80122d2:	68da      	ldr	r2, [r3, #12]
 80122d4:	68fb      	ldr	r3, [r7, #12]
 80122d6:	681b      	ldr	r3, [r3, #0]
 80122d8:	429a      	cmp	r2, r3
 80122da:	d207      	bcs.n	80122ec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80122dc:	68fb      	ldr	r3, [r7, #12]
 80122de:	689a      	ldr	r2, [r3, #8]
 80122e0:	68fb      	ldr	r3, [r7, #12]
 80122e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80122e4:	425b      	negs	r3, r3
 80122e6:	441a      	add	r2, r3
 80122e8:	68fb      	ldr	r3, [r7, #12]
 80122ea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	2b02      	cmp	r3, #2
 80122f0:	d105      	bne.n	80122fe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80122f2:	693b      	ldr	r3, [r7, #16]
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	d002      	beq.n	80122fe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80122f8:	693b      	ldr	r3, [r7, #16]
 80122fa:	3b01      	subs	r3, #1
 80122fc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80122fe:	693b      	ldr	r3, [r7, #16]
 8012300:	1c5a      	adds	r2, r3, #1
 8012302:	68fb      	ldr	r3, [r7, #12]
 8012304:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8012306:	697b      	ldr	r3, [r7, #20]
}
 8012308:	4618      	mov	r0, r3
 801230a:	3718      	adds	r7, #24
 801230c:	46bd      	mov	sp, r7
 801230e:	bd80      	pop	{r7, pc}

08012310 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8012310:	b580      	push	{r7, lr}
 8012312:	b082      	sub	sp, #8
 8012314:	af00      	add	r7, sp, #0
 8012316:	6078      	str	r0, [r7, #4]
 8012318:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801231e:	2b00      	cmp	r3, #0
 8012320:	d018      	beq.n	8012354 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	68da      	ldr	r2, [r3, #12]
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801232a:	441a      	add	r2, r3
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	68da      	ldr	r2, [r3, #12]
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	689b      	ldr	r3, [r3, #8]
 8012338:	429a      	cmp	r2, r3
 801233a:	d303      	bcc.n	8012344 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	681a      	ldr	r2, [r3, #0]
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	68d9      	ldr	r1, [r3, #12]
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801234c:	461a      	mov	r2, r3
 801234e:	6838      	ldr	r0, [r7, #0]
 8012350:	f003 fb0f 	bl	8015972 <memcpy>
	}
}
 8012354:	bf00      	nop
 8012356:	3708      	adds	r7, #8
 8012358:	46bd      	mov	sp, r7
 801235a:	bd80      	pop	{r7, pc}

0801235c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801235c:	b580      	push	{r7, lr}
 801235e:	b084      	sub	sp, #16
 8012360:	af00      	add	r7, sp, #0
 8012362:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8012364:	f001 ff5a 	bl	801421c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801236e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012370:	e011      	b.n	8012396 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012376:	2b00      	cmp	r3, #0
 8012378:	d012      	beq.n	80123a0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801237a:	687b      	ldr	r3, [r7, #4]
 801237c:	3324      	adds	r3, #36	@ 0x24
 801237e:	4618      	mov	r0, r3
 8012380:	f000 fe62 	bl	8013048 <xTaskRemoveFromEventList>
 8012384:	4603      	mov	r3, r0
 8012386:	2b00      	cmp	r3, #0
 8012388:	d001      	beq.n	801238e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801238a:	f000 ff43 	bl	8013214 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801238e:	7bfb      	ldrb	r3, [r7, #15]
 8012390:	3b01      	subs	r3, #1
 8012392:	b2db      	uxtb	r3, r3
 8012394:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801239a:	2b00      	cmp	r3, #0
 801239c:	dce9      	bgt.n	8012372 <prvUnlockQueue+0x16>
 801239e:	e000      	b.n	80123a2 <prvUnlockQueue+0x46>
					break;
 80123a0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	22ff      	movs	r2, #255	@ 0xff
 80123a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80123aa:	f001 ff6d 	bl	8014288 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80123ae:	f001 ff35 	bl	801421c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80123b8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80123ba:	e011      	b.n	80123e0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	691b      	ldr	r3, [r3, #16]
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	d012      	beq.n	80123ea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	3310      	adds	r3, #16
 80123c8:	4618      	mov	r0, r3
 80123ca:	f000 fe3d 	bl	8013048 <xTaskRemoveFromEventList>
 80123ce:	4603      	mov	r3, r0
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	d001      	beq.n	80123d8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80123d4:	f000 ff1e 	bl	8013214 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80123d8:	7bbb      	ldrb	r3, [r7, #14]
 80123da:	3b01      	subs	r3, #1
 80123dc:	b2db      	uxtb	r3, r3
 80123de:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80123e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	dce9      	bgt.n	80123bc <prvUnlockQueue+0x60>
 80123e8:	e000      	b.n	80123ec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80123ea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80123ec:	687b      	ldr	r3, [r7, #4]
 80123ee:	22ff      	movs	r2, #255	@ 0xff
 80123f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80123f4:	f001 ff48 	bl	8014288 <vPortExitCritical>
}
 80123f8:	bf00      	nop
 80123fa:	3710      	adds	r7, #16
 80123fc:	46bd      	mov	sp, r7
 80123fe:	bd80      	pop	{r7, pc}

08012400 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8012400:	b580      	push	{r7, lr}
 8012402:	b084      	sub	sp, #16
 8012404:	af00      	add	r7, sp, #0
 8012406:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012408:	f001 ff08 	bl	801421c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012410:	2b00      	cmp	r3, #0
 8012412:	d102      	bne.n	801241a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8012414:	2301      	movs	r3, #1
 8012416:	60fb      	str	r3, [r7, #12]
 8012418:	e001      	b.n	801241e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801241a:	2300      	movs	r3, #0
 801241c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801241e:	f001 ff33 	bl	8014288 <vPortExitCritical>

	return xReturn;
 8012422:	68fb      	ldr	r3, [r7, #12]
}
 8012424:	4618      	mov	r0, r3
 8012426:	3710      	adds	r7, #16
 8012428:	46bd      	mov	sp, r7
 801242a:	bd80      	pop	{r7, pc}

0801242c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801242c:	b580      	push	{r7, lr}
 801242e:	b084      	sub	sp, #16
 8012430:	af00      	add	r7, sp, #0
 8012432:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8012434:	f001 fef2 	bl	801421c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012440:	429a      	cmp	r2, r3
 8012442:	d102      	bne.n	801244a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8012444:	2301      	movs	r3, #1
 8012446:	60fb      	str	r3, [r7, #12]
 8012448:	e001      	b.n	801244e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801244a:	2300      	movs	r3, #0
 801244c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801244e:	f001 ff1b 	bl	8014288 <vPortExitCritical>

	return xReturn;
 8012452:	68fb      	ldr	r3, [r7, #12]
}
 8012454:	4618      	mov	r0, r3
 8012456:	3710      	adds	r7, #16
 8012458:	46bd      	mov	sp, r7
 801245a:	bd80      	pop	{r7, pc}

0801245c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 801245c:	b480      	push	{r7}
 801245e:	b085      	sub	sp, #20
 8012460:	af00      	add	r7, sp, #0
 8012462:	6078      	str	r0, [r7, #4]
 8012464:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012466:	2300      	movs	r3, #0
 8012468:	60fb      	str	r3, [r7, #12]
 801246a:	e014      	b.n	8012496 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 801246c:	4a0f      	ldr	r2, [pc, #60]	@ (80124ac <vQueueAddToRegistry+0x50>)
 801246e:	68fb      	ldr	r3, [r7, #12]
 8012470:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8012474:	2b00      	cmp	r3, #0
 8012476:	d10b      	bne.n	8012490 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8012478:	490c      	ldr	r1, [pc, #48]	@ (80124ac <vQueueAddToRegistry+0x50>)
 801247a:	68fb      	ldr	r3, [r7, #12]
 801247c:	683a      	ldr	r2, [r7, #0]
 801247e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8012482:	4a0a      	ldr	r2, [pc, #40]	@ (80124ac <vQueueAddToRegistry+0x50>)
 8012484:	68fb      	ldr	r3, [r7, #12]
 8012486:	00db      	lsls	r3, r3, #3
 8012488:	4413      	add	r3, r2
 801248a:	687a      	ldr	r2, [r7, #4]
 801248c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801248e:	e006      	b.n	801249e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012490:	68fb      	ldr	r3, [r7, #12]
 8012492:	3301      	adds	r3, #1
 8012494:	60fb      	str	r3, [r7, #12]
 8012496:	68fb      	ldr	r3, [r7, #12]
 8012498:	2b07      	cmp	r3, #7
 801249a:	d9e7      	bls.n	801246c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 801249c:	bf00      	nop
 801249e:	bf00      	nop
 80124a0:	3714      	adds	r7, #20
 80124a2:	46bd      	mov	sp, r7
 80124a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124a8:	4770      	bx	lr
 80124aa:	bf00      	nop
 80124ac:	20001454 	.word	0x20001454

080124b0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80124b0:	b480      	push	{r7}
 80124b2:	b085      	sub	sp, #20
 80124b4:	af00      	add	r7, sp, #0
 80124b6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80124b8:	2300      	movs	r3, #0
 80124ba:	60fb      	str	r3, [r7, #12]
 80124bc:	e016      	b.n	80124ec <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80124be:	4a10      	ldr	r2, [pc, #64]	@ (8012500 <vQueueUnregisterQueue+0x50>)
 80124c0:	68fb      	ldr	r3, [r7, #12]
 80124c2:	00db      	lsls	r3, r3, #3
 80124c4:	4413      	add	r3, r2
 80124c6:	685b      	ldr	r3, [r3, #4]
 80124c8:	687a      	ldr	r2, [r7, #4]
 80124ca:	429a      	cmp	r2, r3
 80124cc:	d10b      	bne.n	80124e6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80124ce:	4a0c      	ldr	r2, [pc, #48]	@ (8012500 <vQueueUnregisterQueue+0x50>)
 80124d0:	68fb      	ldr	r3, [r7, #12]
 80124d2:	2100      	movs	r1, #0
 80124d4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80124d8:	4a09      	ldr	r2, [pc, #36]	@ (8012500 <vQueueUnregisterQueue+0x50>)
 80124da:	68fb      	ldr	r3, [r7, #12]
 80124dc:	00db      	lsls	r3, r3, #3
 80124de:	4413      	add	r3, r2
 80124e0:	2200      	movs	r2, #0
 80124e2:	605a      	str	r2, [r3, #4]
				break;
 80124e4:	e006      	b.n	80124f4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80124e6:	68fb      	ldr	r3, [r7, #12]
 80124e8:	3301      	adds	r3, #1
 80124ea:	60fb      	str	r3, [r7, #12]
 80124ec:	68fb      	ldr	r3, [r7, #12]
 80124ee:	2b07      	cmp	r3, #7
 80124f0:	d9e5      	bls.n	80124be <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80124f2:	bf00      	nop
 80124f4:	bf00      	nop
 80124f6:	3714      	adds	r7, #20
 80124f8:	46bd      	mov	sp, r7
 80124fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124fe:	4770      	bx	lr
 8012500:	20001454 	.word	0x20001454

08012504 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012504:	b580      	push	{r7, lr}
 8012506:	b086      	sub	sp, #24
 8012508:	af00      	add	r7, sp, #0
 801250a:	60f8      	str	r0, [r7, #12]
 801250c:	60b9      	str	r1, [r7, #8]
 801250e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8012510:	68fb      	ldr	r3, [r7, #12]
 8012512:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8012514:	f001 fe82 	bl	801421c <vPortEnterCritical>
 8012518:	697b      	ldr	r3, [r7, #20]
 801251a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801251e:	b25b      	sxtb	r3, r3
 8012520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012524:	d103      	bne.n	801252e <vQueueWaitForMessageRestricted+0x2a>
 8012526:	697b      	ldr	r3, [r7, #20]
 8012528:	2200      	movs	r2, #0
 801252a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801252e:	697b      	ldr	r3, [r7, #20]
 8012530:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8012534:	b25b      	sxtb	r3, r3
 8012536:	f1b3 3fff 	cmp.w	r3, #4294967295
 801253a:	d103      	bne.n	8012544 <vQueueWaitForMessageRestricted+0x40>
 801253c:	697b      	ldr	r3, [r7, #20]
 801253e:	2200      	movs	r2, #0
 8012540:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8012544:	f001 fea0 	bl	8014288 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8012548:	697b      	ldr	r3, [r7, #20]
 801254a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801254c:	2b00      	cmp	r3, #0
 801254e:	d106      	bne.n	801255e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8012550:	697b      	ldr	r3, [r7, #20]
 8012552:	3324      	adds	r3, #36	@ 0x24
 8012554:	687a      	ldr	r2, [r7, #4]
 8012556:	68b9      	ldr	r1, [r7, #8]
 8012558:	4618      	mov	r0, r3
 801255a:	f000 fd47 	bl	8012fec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 801255e:	6978      	ldr	r0, [r7, #20]
 8012560:	f7ff fefc 	bl	801235c <prvUnlockQueue>
	}
 8012564:	bf00      	nop
 8012566:	3718      	adds	r7, #24
 8012568:	46bd      	mov	sp, r7
 801256a:	bd80      	pop	{r7, pc}

0801256c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801256c:	b580      	push	{r7, lr}
 801256e:	b08e      	sub	sp, #56	@ 0x38
 8012570:	af04      	add	r7, sp, #16
 8012572:	60f8      	str	r0, [r7, #12]
 8012574:	60b9      	str	r1, [r7, #8]
 8012576:	607a      	str	r2, [r7, #4]
 8012578:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801257a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801257c:	2b00      	cmp	r3, #0
 801257e:	d10d      	bne.n	801259c <xTaskCreateStatic+0x30>
	__asm volatile
 8012580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012584:	b672      	cpsid	i
 8012586:	f383 8811 	msr	BASEPRI, r3
 801258a:	f3bf 8f6f 	isb	sy
 801258e:	f3bf 8f4f 	dsb	sy
 8012592:	b662      	cpsie	i
 8012594:	623b      	str	r3, [r7, #32]
}
 8012596:	bf00      	nop
 8012598:	bf00      	nop
 801259a:	e7fd      	b.n	8012598 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 801259c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d10d      	bne.n	80125be <xTaskCreateStatic+0x52>
	__asm volatile
 80125a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125a6:	b672      	cpsid	i
 80125a8:	f383 8811 	msr	BASEPRI, r3
 80125ac:	f3bf 8f6f 	isb	sy
 80125b0:	f3bf 8f4f 	dsb	sy
 80125b4:	b662      	cpsie	i
 80125b6:	61fb      	str	r3, [r7, #28]
}
 80125b8:	bf00      	nop
 80125ba:	bf00      	nop
 80125bc:	e7fd      	b.n	80125ba <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80125be:	235c      	movs	r3, #92	@ 0x5c
 80125c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80125c2:	693b      	ldr	r3, [r7, #16]
 80125c4:	2b5c      	cmp	r3, #92	@ 0x5c
 80125c6:	d00d      	beq.n	80125e4 <xTaskCreateStatic+0x78>
	__asm volatile
 80125c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125cc:	b672      	cpsid	i
 80125ce:	f383 8811 	msr	BASEPRI, r3
 80125d2:	f3bf 8f6f 	isb	sy
 80125d6:	f3bf 8f4f 	dsb	sy
 80125da:	b662      	cpsie	i
 80125dc:	61bb      	str	r3, [r7, #24]
}
 80125de:	bf00      	nop
 80125e0:	bf00      	nop
 80125e2:	e7fd      	b.n	80125e0 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80125e4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80125e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80125e8:	2b00      	cmp	r3, #0
 80125ea:	d01e      	beq.n	801262a <xTaskCreateStatic+0xbe>
 80125ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80125ee:	2b00      	cmp	r3, #0
 80125f0:	d01b      	beq.n	801262a <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80125f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80125f4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80125f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80125fa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80125fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125fe:	2202      	movs	r2, #2
 8012600:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012604:	2300      	movs	r3, #0
 8012606:	9303      	str	r3, [sp, #12]
 8012608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801260a:	9302      	str	r3, [sp, #8]
 801260c:	f107 0314 	add.w	r3, r7, #20
 8012610:	9301      	str	r3, [sp, #4]
 8012612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012614:	9300      	str	r3, [sp, #0]
 8012616:	683b      	ldr	r3, [r7, #0]
 8012618:	687a      	ldr	r2, [r7, #4]
 801261a:	68b9      	ldr	r1, [r7, #8]
 801261c:	68f8      	ldr	r0, [r7, #12]
 801261e:	f000 f850 	bl	80126c2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012622:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012624:	f000 f8e0 	bl	80127e8 <prvAddNewTaskToReadyList>
 8012628:	e001      	b.n	801262e <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 801262a:	2300      	movs	r3, #0
 801262c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801262e:	697b      	ldr	r3, [r7, #20]
	}
 8012630:	4618      	mov	r0, r3
 8012632:	3728      	adds	r7, #40	@ 0x28
 8012634:	46bd      	mov	sp, r7
 8012636:	bd80      	pop	{r7, pc}

08012638 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012638:	b580      	push	{r7, lr}
 801263a:	b08c      	sub	sp, #48	@ 0x30
 801263c:	af04      	add	r7, sp, #16
 801263e:	60f8      	str	r0, [r7, #12]
 8012640:	60b9      	str	r1, [r7, #8]
 8012642:	603b      	str	r3, [r7, #0]
 8012644:	4613      	mov	r3, r2
 8012646:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012648:	88fb      	ldrh	r3, [r7, #6]
 801264a:	009b      	lsls	r3, r3, #2
 801264c:	4618      	mov	r0, r3
 801264e:	f001 fff7 	bl	8014640 <pvPortMalloc>
 8012652:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8012654:	697b      	ldr	r3, [r7, #20]
 8012656:	2b00      	cmp	r3, #0
 8012658:	d00e      	beq.n	8012678 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801265a:	205c      	movs	r0, #92	@ 0x5c
 801265c:	f001 fff0 	bl	8014640 <pvPortMalloc>
 8012660:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8012662:	69fb      	ldr	r3, [r7, #28]
 8012664:	2b00      	cmp	r3, #0
 8012666:	d003      	beq.n	8012670 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012668:	69fb      	ldr	r3, [r7, #28]
 801266a:	697a      	ldr	r2, [r7, #20]
 801266c:	631a      	str	r2, [r3, #48]	@ 0x30
 801266e:	e005      	b.n	801267c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8012670:	6978      	ldr	r0, [r7, #20]
 8012672:	f002 f8b3 	bl	80147dc <vPortFree>
 8012676:	e001      	b.n	801267c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012678:	2300      	movs	r3, #0
 801267a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801267c:	69fb      	ldr	r3, [r7, #28]
 801267e:	2b00      	cmp	r3, #0
 8012680:	d017      	beq.n	80126b2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012682:	69fb      	ldr	r3, [r7, #28]
 8012684:	2200      	movs	r2, #0
 8012686:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801268a:	88fa      	ldrh	r2, [r7, #6]
 801268c:	2300      	movs	r3, #0
 801268e:	9303      	str	r3, [sp, #12]
 8012690:	69fb      	ldr	r3, [r7, #28]
 8012692:	9302      	str	r3, [sp, #8]
 8012694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012696:	9301      	str	r3, [sp, #4]
 8012698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801269a:	9300      	str	r3, [sp, #0]
 801269c:	683b      	ldr	r3, [r7, #0]
 801269e:	68b9      	ldr	r1, [r7, #8]
 80126a0:	68f8      	ldr	r0, [r7, #12]
 80126a2:	f000 f80e 	bl	80126c2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80126a6:	69f8      	ldr	r0, [r7, #28]
 80126a8:	f000 f89e 	bl	80127e8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80126ac:	2301      	movs	r3, #1
 80126ae:	61bb      	str	r3, [r7, #24]
 80126b0:	e002      	b.n	80126b8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80126b2:	f04f 33ff 	mov.w	r3, #4294967295
 80126b6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80126b8:	69bb      	ldr	r3, [r7, #24]
	}
 80126ba:	4618      	mov	r0, r3
 80126bc:	3720      	adds	r7, #32
 80126be:	46bd      	mov	sp, r7
 80126c0:	bd80      	pop	{r7, pc}

080126c2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80126c2:	b580      	push	{r7, lr}
 80126c4:	b088      	sub	sp, #32
 80126c6:	af00      	add	r7, sp, #0
 80126c8:	60f8      	str	r0, [r7, #12]
 80126ca:	60b9      	str	r1, [r7, #8]
 80126cc:	607a      	str	r2, [r7, #4]
 80126ce:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80126d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80126d2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	009b      	lsls	r3, r3, #2
 80126d8:	461a      	mov	r2, r3
 80126da:	21a5      	movs	r1, #165	@ 0xa5
 80126dc:	f003 f8b8 	bl	8015850 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80126e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80126e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80126e4:	6879      	ldr	r1, [r7, #4]
 80126e6:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80126ea:	440b      	add	r3, r1
 80126ec:	009b      	lsls	r3, r3, #2
 80126ee:	4413      	add	r3, r2
 80126f0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80126f2:	69bb      	ldr	r3, [r7, #24]
 80126f4:	f023 0307 	bic.w	r3, r3, #7
 80126f8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80126fa:	69bb      	ldr	r3, [r7, #24]
 80126fc:	f003 0307 	and.w	r3, r3, #7
 8012700:	2b00      	cmp	r3, #0
 8012702:	d00d      	beq.n	8012720 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8012704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012708:	b672      	cpsid	i
 801270a:	f383 8811 	msr	BASEPRI, r3
 801270e:	f3bf 8f6f 	isb	sy
 8012712:	f3bf 8f4f 	dsb	sy
 8012716:	b662      	cpsie	i
 8012718:	617b      	str	r3, [r7, #20]
}
 801271a:	bf00      	nop
 801271c:	bf00      	nop
 801271e:	e7fd      	b.n	801271c <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012720:	68bb      	ldr	r3, [r7, #8]
 8012722:	2b00      	cmp	r3, #0
 8012724:	d01f      	beq.n	8012766 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012726:	2300      	movs	r3, #0
 8012728:	61fb      	str	r3, [r7, #28]
 801272a:	e012      	b.n	8012752 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801272c:	68ba      	ldr	r2, [r7, #8]
 801272e:	69fb      	ldr	r3, [r7, #28]
 8012730:	4413      	add	r3, r2
 8012732:	7819      	ldrb	r1, [r3, #0]
 8012734:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012736:	69fb      	ldr	r3, [r7, #28]
 8012738:	4413      	add	r3, r2
 801273a:	3334      	adds	r3, #52	@ 0x34
 801273c:	460a      	mov	r2, r1
 801273e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012740:	68ba      	ldr	r2, [r7, #8]
 8012742:	69fb      	ldr	r3, [r7, #28]
 8012744:	4413      	add	r3, r2
 8012746:	781b      	ldrb	r3, [r3, #0]
 8012748:	2b00      	cmp	r3, #0
 801274a:	d006      	beq.n	801275a <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801274c:	69fb      	ldr	r3, [r7, #28]
 801274e:	3301      	adds	r3, #1
 8012750:	61fb      	str	r3, [r7, #28]
 8012752:	69fb      	ldr	r3, [r7, #28]
 8012754:	2b0f      	cmp	r3, #15
 8012756:	d9e9      	bls.n	801272c <prvInitialiseNewTask+0x6a>
 8012758:	e000      	b.n	801275c <prvInitialiseNewTask+0x9a>
			{
				break;
 801275a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801275c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801275e:	2200      	movs	r2, #0
 8012760:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8012764:	e003      	b.n	801276e <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8012766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012768:	2200      	movs	r2, #0
 801276a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801276e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012770:	2b37      	cmp	r3, #55	@ 0x37
 8012772:	d901      	bls.n	8012778 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8012774:	2337      	movs	r3, #55	@ 0x37
 8012776:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801277a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801277c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801277e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012780:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012782:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8012784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012786:	2200      	movs	r2, #0
 8012788:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801278a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801278c:	3304      	adds	r3, #4
 801278e:	4618      	mov	r0, r3
 8012790:	f7fe fd28 	bl	80111e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012796:	3318      	adds	r3, #24
 8012798:	4618      	mov	r0, r3
 801279a:	f7fe fd23 	bl	80111e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801279e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80127a2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80127a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127a6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80127aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127ac:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80127ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80127b2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80127b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127b6:	2200      	movs	r2, #0
 80127b8:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80127ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127bc:	2200      	movs	r2, #0
 80127be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80127c2:	683a      	ldr	r2, [r7, #0]
 80127c4:	68f9      	ldr	r1, [r7, #12]
 80127c6:	69b8      	ldr	r0, [r7, #24]
 80127c8:	f001 fc1c 	bl	8014004 <pxPortInitialiseStack>
 80127cc:	4602      	mov	r2, r0
 80127ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127d0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80127d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127d4:	2b00      	cmp	r3, #0
 80127d6:	d002      	beq.n	80127de <prvInitialiseNewTask+0x11c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80127d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80127dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80127de:	bf00      	nop
 80127e0:	3720      	adds	r7, #32
 80127e2:	46bd      	mov	sp, r7
 80127e4:	bd80      	pop	{r7, pc}
	...

080127e8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80127e8:	b580      	push	{r7, lr}
 80127ea:	b082      	sub	sp, #8
 80127ec:	af00      	add	r7, sp, #0
 80127ee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80127f0:	f001 fd14 	bl	801421c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80127f4:	4b2d      	ldr	r3, [pc, #180]	@ (80128ac <prvAddNewTaskToReadyList+0xc4>)
 80127f6:	681b      	ldr	r3, [r3, #0]
 80127f8:	3301      	adds	r3, #1
 80127fa:	4a2c      	ldr	r2, [pc, #176]	@ (80128ac <prvAddNewTaskToReadyList+0xc4>)
 80127fc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80127fe:	4b2c      	ldr	r3, [pc, #176]	@ (80128b0 <prvAddNewTaskToReadyList+0xc8>)
 8012800:	681b      	ldr	r3, [r3, #0]
 8012802:	2b00      	cmp	r3, #0
 8012804:	d109      	bne.n	801281a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012806:	4a2a      	ldr	r2, [pc, #168]	@ (80128b0 <prvAddNewTaskToReadyList+0xc8>)
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 801280c:	4b27      	ldr	r3, [pc, #156]	@ (80128ac <prvAddNewTaskToReadyList+0xc4>)
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	2b01      	cmp	r3, #1
 8012812:	d110      	bne.n	8012836 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012814:	f000 fd7a 	bl	801330c <prvInitialiseTaskLists>
 8012818:	e00d      	b.n	8012836 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801281a:	4b26      	ldr	r3, [pc, #152]	@ (80128b4 <prvAddNewTaskToReadyList+0xcc>)
 801281c:	681b      	ldr	r3, [r3, #0]
 801281e:	2b00      	cmp	r3, #0
 8012820:	d109      	bne.n	8012836 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012822:	4b23      	ldr	r3, [pc, #140]	@ (80128b0 <prvAddNewTaskToReadyList+0xc8>)
 8012824:	681b      	ldr	r3, [r3, #0]
 8012826:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801282c:	429a      	cmp	r2, r3
 801282e:	d802      	bhi.n	8012836 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012830:	4a1f      	ldr	r2, [pc, #124]	@ (80128b0 <prvAddNewTaskToReadyList+0xc8>)
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012836:	4b20      	ldr	r3, [pc, #128]	@ (80128b8 <prvAddNewTaskToReadyList+0xd0>)
 8012838:	681b      	ldr	r3, [r3, #0]
 801283a:	3301      	adds	r3, #1
 801283c:	4a1e      	ldr	r2, [pc, #120]	@ (80128b8 <prvAddNewTaskToReadyList+0xd0>)
 801283e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8012840:	4b1d      	ldr	r3, [pc, #116]	@ (80128b8 <prvAddNewTaskToReadyList+0xd0>)
 8012842:	681a      	ldr	r2, [r3, #0]
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801284c:	4b1b      	ldr	r3, [pc, #108]	@ (80128bc <prvAddNewTaskToReadyList+0xd4>)
 801284e:	681b      	ldr	r3, [r3, #0]
 8012850:	429a      	cmp	r2, r3
 8012852:	d903      	bls.n	801285c <prvAddNewTaskToReadyList+0x74>
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012858:	4a18      	ldr	r2, [pc, #96]	@ (80128bc <prvAddNewTaskToReadyList+0xd4>)
 801285a:	6013      	str	r3, [r2, #0]
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012860:	4613      	mov	r3, r2
 8012862:	009b      	lsls	r3, r3, #2
 8012864:	4413      	add	r3, r2
 8012866:	009b      	lsls	r3, r3, #2
 8012868:	4a15      	ldr	r2, [pc, #84]	@ (80128c0 <prvAddNewTaskToReadyList+0xd8>)
 801286a:	441a      	add	r2, r3
 801286c:	687b      	ldr	r3, [r7, #4]
 801286e:	3304      	adds	r3, #4
 8012870:	4619      	mov	r1, r3
 8012872:	4610      	mov	r0, r2
 8012874:	f7fe fcc3 	bl	80111fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012878:	f001 fd06 	bl	8014288 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801287c:	4b0d      	ldr	r3, [pc, #52]	@ (80128b4 <prvAddNewTaskToReadyList+0xcc>)
 801287e:	681b      	ldr	r3, [r3, #0]
 8012880:	2b00      	cmp	r3, #0
 8012882:	d00e      	beq.n	80128a2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012884:	4b0a      	ldr	r3, [pc, #40]	@ (80128b0 <prvAddNewTaskToReadyList+0xc8>)
 8012886:	681b      	ldr	r3, [r3, #0]
 8012888:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801288e:	429a      	cmp	r2, r3
 8012890:	d207      	bcs.n	80128a2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012892:	4b0c      	ldr	r3, [pc, #48]	@ (80128c4 <prvAddNewTaskToReadyList+0xdc>)
 8012894:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012898:	601a      	str	r2, [r3, #0]
 801289a:	f3bf 8f4f 	dsb	sy
 801289e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80128a2:	bf00      	nop
 80128a4:	3708      	adds	r7, #8
 80128a6:	46bd      	mov	sp, r7
 80128a8:	bd80      	pop	{r7, pc}
 80128aa:	bf00      	nop
 80128ac:	20001968 	.word	0x20001968
 80128b0:	20001494 	.word	0x20001494
 80128b4:	20001974 	.word	0x20001974
 80128b8:	20001984 	.word	0x20001984
 80128bc:	20001970 	.word	0x20001970
 80128c0:	20001498 	.word	0x20001498
 80128c4:	e000ed04 	.word	0xe000ed04

080128c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80128c8:	b580      	push	{r7, lr}
 80128ca:	b084      	sub	sp, #16
 80128cc:	af00      	add	r7, sp, #0
 80128ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80128d0:	2300      	movs	r3, #0
 80128d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	2b00      	cmp	r3, #0
 80128d8:	d01a      	beq.n	8012910 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80128da:	4b15      	ldr	r3, [pc, #84]	@ (8012930 <vTaskDelay+0x68>)
 80128dc:	681b      	ldr	r3, [r3, #0]
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d00d      	beq.n	80128fe <vTaskDelay+0x36>
	__asm volatile
 80128e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128e6:	b672      	cpsid	i
 80128e8:	f383 8811 	msr	BASEPRI, r3
 80128ec:	f3bf 8f6f 	isb	sy
 80128f0:	f3bf 8f4f 	dsb	sy
 80128f4:	b662      	cpsie	i
 80128f6:	60bb      	str	r3, [r7, #8]
}
 80128f8:	bf00      	nop
 80128fa:	bf00      	nop
 80128fc:	e7fd      	b.n	80128fa <vTaskDelay+0x32>
			vTaskSuspendAll();
 80128fe:	f000 f8ff 	bl	8012b00 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012902:	2100      	movs	r1, #0
 8012904:	6878      	ldr	r0, [r7, #4]
 8012906:	f000 ffc1 	bl	801388c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801290a:	f000 f93f 	bl	8012b8c <xTaskResumeAll>
 801290e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012910:	68fb      	ldr	r3, [r7, #12]
 8012912:	2b00      	cmp	r3, #0
 8012914:	d107      	bne.n	8012926 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8012916:	4b07      	ldr	r3, [pc, #28]	@ (8012934 <vTaskDelay+0x6c>)
 8012918:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801291c:	601a      	str	r2, [r3, #0]
 801291e:	f3bf 8f4f 	dsb	sy
 8012922:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012926:	bf00      	nop
 8012928:	3710      	adds	r7, #16
 801292a:	46bd      	mov	sp, r7
 801292c:	bd80      	pop	{r7, pc}
 801292e:	bf00      	nop
 8012930:	20001990 	.word	0x20001990
 8012934:	e000ed04 	.word	0xe000ed04

08012938 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8012938:	b580      	push	{r7, lr}
 801293a:	b084      	sub	sp, #16
 801293c:	af00      	add	r7, sp, #0
 801293e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8012940:	f001 fc6c 	bl	801421c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	2b00      	cmp	r3, #0
 8012948:	d102      	bne.n	8012950 <vTaskSuspend+0x18>
 801294a:	4b31      	ldr	r3, [pc, #196]	@ (8012a10 <vTaskSuspend+0xd8>)
 801294c:	681b      	ldr	r3, [r3, #0]
 801294e:	e000      	b.n	8012952 <vTaskSuspend+0x1a>
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012954:	68fb      	ldr	r3, [r7, #12]
 8012956:	3304      	adds	r3, #4
 8012958:	4618      	mov	r0, r3
 801295a:	f7fe fcad 	bl	80112b8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801295e:	68fb      	ldr	r3, [r7, #12]
 8012960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012962:	2b00      	cmp	r3, #0
 8012964:	d004      	beq.n	8012970 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012966:	68fb      	ldr	r3, [r7, #12]
 8012968:	3318      	adds	r3, #24
 801296a:	4618      	mov	r0, r3
 801296c:	f7fe fca4 	bl	80112b8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8012970:	68fb      	ldr	r3, [r7, #12]
 8012972:	3304      	adds	r3, #4
 8012974:	4619      	mov	r1, r3
 8012976:	4827      	ldr	r0, [pc, #156]	@ (8012a14 <vTaskSuspend+0xdc>)
 8012978:	f7fe fc41 	bl	80111fe <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 801297c:	68fb      	ldr	r3, [r7, #12]
 801297e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8012982:	b2db      	uxtb	r3, r3
 8012984:	2b01      	cmp	r3, #1
 8012986:	d103      	bne.n	8012990 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012988:	68fb      	ldr	r3, [r7, #12]
 801298a:	2200      	movs	r2, #0
 801298c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8012990:	f001 fc7a 	bl	8014288 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8012994:	4b20      	ldr	r3, [pc, #128]	@ (8012a18 <vTaskSuspend+0xe0>)
 8012996:	681b      	ldr	r3, [r3, #0]
 8012998:	2b00      	cmp	r3, #0
 801299a:	d005      	beq.n	80129a8 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 801299c:	f001 fc3e 	bl	801421c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80129a0:	f000 fd54 	bl	801344c <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80129a4:	f001 fc70 	bl	8014288 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80129a8:	4b19      	ldr	r3, [pc, #100]	@ (8012a10 <vTaskSuspend+0xd8>)
 80129aa:	681b      	ldr	r3, [r3, #0]
 80129ac:	68fa      	ldr	r2, [r7, #12]
 80129ae:	429a      	cmp	r2, r3
 80129b0:	d12a      	bne.n	8012a08 <vTaskSuspend+0xd0>
		{
			if( xSchedulerRunning != pdFALSE )
 80129b2:	4b19      	ldr	r3, [pc, #100]	@ (8012a18 <vTaskSuspend+0xe0>)
 80129b4:	681b      	ldr	r3, [r3, #0]
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d01a      	beq.n	80129f0 <vTaskSuspend+0xb8>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80129ba:	4b18      	ldr	r3, [pc, #96]	@ (8012a1c <vTaskSuspend+0xe4>)
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	2b00      	cmp	r3, #0
 80129c0:	d00d      	beq.n	80129de <vTaskSuspend+0xa6>
	__asm volatile
 80129c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129c6:	b672      	cpsid	i
 80129c8:	f383 8811 	msr	BASEPRI, r3
 80129cc:	f3bf 8f6f 	isb	sy
 80129d0:	f3bf 8f4f 	dsb	sy
 80129d4:	b662      	cpsie	i
 80129d6:	60bb      	str	r3, [r7, #8]
}
 80129d8:	bf00      	nop
 80129da:	bf00      	nop
 80129dc:	e7fd      	b.n	80129da <vTaskSuspend+0xa2>
				portYIELD_WITHIN_API();
 80129de:	4b10      	ldr	r3, [pc, #64]	@ (8012a20 <vTaskSuspend+0xe8>)
 80129e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80129e4:	601a      	str	r2, [r3, #0]
 80129e6:	f3bf 8f4f 	dsb	sy
 80129ea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80129ee:	e00b      	b.n	8012a08 <vTaskSuspend+0xd0>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 80129f0:	4b08      	ldr	r3, [pc, #32]	@ (8012a14 <vTaskSuspend+0xdc>)
 80129f2:	681a      	ldr	r2, [r3, #0]
 80129f4:	4b0b      	ldr	r3, [pc, #44]	@ (8012a24 <vTaskSuspend+0xec>)
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	429a      	cmp	r2, r3
 80129fa:	d103      	bne.n	8012a04 <vTaskSuspend+0xcc>
					pxCurrentTCB = NULL;
 80129fc:	4b04      	ldr	r3, [pc, #16]	@ (8012a10 <vTaskSuspend+0xd8>)
 80129fe:	2200      	movs	r2, #0
 8012a00:	601a      	str	r2, [r3, #0]
	}
 8012a02:	e001      	b.n	8012a08 <vTaskSuspend+0xd0>
					vTaskSwitchContext();
 8012a04:	f000 fa6a 	bl	8012edc <vTaskSwitchContext>
	}
 8012a08:	bf00      	nop
 8012a0a:	3710      	adds	r7, #16
 8012a0c:	46bd      	mov	sp, r7
 8012a0e:	bd80      	pop	{r7, pc}
 8012a10:	20001494 	.word	0x20001494
 8012a14:	20001954 	.word	0x20001954
 8012a18:	20001974 	.word	0x20001974
 8012a1c:	20001990 	.word	0x20001990
 8012a20:	e000ed04 	.word	0xe000ed04
 8012a24:	20001968 	.word	0x20001968

08012a28 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012a28:	b580      	push	{r7, lr}
 8012a2a:	b08a      	sub	sp, #40	@ 0x28
 8012a2c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012a2e:	2300      	movs	r3, #0
 8012a30:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012a32:	2300      	movs	r3, #0
 8012a34:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012a36:	463a      	mov	r2, r7
 8012a38:	1d39      	adds	r1, r7, #4
 8012a3a:	f107 0308 	add.w	r3, r7, #8
 8012a3e:	4618      	mov	r0, r3
 8012a40:	f7fe fb7c 	bl	801113c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012a44:	6839      	ldr	r1, [r7, #0]
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	68ba      	ldr	r2, [r7, #8]
 8012a4a:	9202      	str	r2, [sp, #8]
 8012a4c:	9301      	str	r3, [sp, #4]
 8012a4e:	2300      	movs	r3, #0
 8012a50:	9300      	str	r3, [sp, #0]
 8012a52:	2300      	movs	r3, #0
 8012a54:	460a      	mov	r2, r1
 8012a56:	4924      	ldr	r1, [pc, #144]	@ (8012ae8 <vTaskStartScheduler+0xc0>)
 8012a58:	4824      	ldr	r0, [pc, #144]	@ (8012aec <vTaskStartScheduler+0xc4>)
 8012a5a:	f7ff fd87 	bl	801256c <xTaskCreateStatic>
 8012a5e:	4603      	mov	r3, r0
 8012a60:	4a23      	ldr	r2, [pc, #140]	@ (8012af0 <vTaskStartScheduler+0xc8>)
 8012a62:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012a64:	4b22      	ldr	r3, [pc, #136]	@ (8012af0 <vTaskStartScheduler+0xc8>)
 8012a66:	681b      	ldr	r3, [r3, #0]
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	d002      	beq.n	8012a72 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012a6c:	2301      	movs	r3, #1
 8012a6e:	617b      	str	r3, [r7, #20]
 8012a70:	e001      	b.n	8012a76 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012a72:	2300      	movs	r3, #0
 8012a74:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8012a76:	697b      	ldr	r3, [r7, #20]
 8012a78:	2b01      	cmp	r3, #1
 8012a7a:	d102      	bne.n	8012a82 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8012a7c:	f000 ff5a 	bl	8013934 <xTimerCreateTimerTask>
 8012a80:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012a82:	697b      	ldr	r3, [r7, #20]
 8012a84:	2b01      	cmp	r3, #1
 8012a86:	d118      	bne.n	8012aba <vTaskStartScheduler+0x92>
	__asm volatile
 8012a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a8c:	b672      	cpsid	i
 8012a8e:	f383 8811 	msr	BASEPRI, r3
 8012a92:	f3bf 8f6f 	isb	sy
 8012a96:	f3bf 8f4f 	dsb	sy
 8012a9a:	b662      	cpsie	i
 8012a9c:	613b      	str	r3, [r7, #16]
}
 8012a9e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012aa0:	4b14      	ldr	r3, [pc, #80]	@ (8012af4 <vTaskStartScheduler+0xcc>)
 8012aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8012aa6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012aa8:	4b13      	ldr	r3, [pc, #76]	@ (8012af8 <vTaskStartScheduler+0xd0>)
 8012aaa:	2201      	movs	r2, #1
 8012aac:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012aae:	4b13      	ldr	r3, [pc, #76]	@ (8012afc <vTaskStartScheduler+0xd4>)
 8012ab0:	2200      	movs	r2, #0
 8012ab2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012ab4:	f001 fb34 	bl	8014120 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012ab8:	e011      	b.n	8012ade <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012aba:	697b      	ldr	r3, [r7, #20]
 8012abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012ac0:	d10d      	bne.n	8012ade <vTaskStartScheduler+0xb6>
	__asm volatile
 8012ac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ac6:	b672      	cpsid	i
 8012ac8:	f383 8811 	msr	BASEPRI, r3
 8012acc:	f3bf 8f6f 	isb	sy
 8012ad0:	f3bf 8f4f 	dsb	sy
 8012ad4:	b662      	cpsie	i
 8012ad6:	60fb      	str	r3, [r7, #12]
}
 8012ad8:	bf00      	nop
 8012ada:	bf00      	nop
 8012adc:	e7fd      	b.n	8012ada <vTaskStartScheduler+0xb2>
}
 8012ade:	bf00      	nop
 8012ae0:	3718      	adds	r7, #24
 8012ae2:	46bd      	mov	sp, r7
 8012ae4:	bd80      	pop	{r7, pc}
 8012ae6:	bf00      	nop
 8012ae8:	08017c04 	.word	0x08017c04
 8012aec:	0801322d 	.word	0x0801322d
 8012af0:	2000198c 	.word	0x2000198c
 8012af4:	20001988 	.word	0x20001988
 8012af8:	20001974 	.word	0x20001974
 8012afc:	2000196c 	.word	0x2000196c

08012b00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012b00:	b480      	push	{r7}
 8012b02:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8012b04:	4b04      	ldr	r3, [pc, #16]	@ (8012b18 <vTaskSuspendAll+0x18>)
 8012b06:	681b      	ldr	r3, [r3, #0]
 8012b08:	3301      	adds	r3, #1
 8012b0a:	4a03      	ldr	r2, [pc, #12]	@ (8012b18 <vTaskSuspendAll+0x18>)
 8012b0c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8012b0e:	bf00      	nop
 8012b10:	46bd      	mov	sp, r7
 8012b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b16:	4770      	bx	lr
 8012b18:	20001990 	.word	0x20001990

08012b1c <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 8012b1c:	b480      	push	{r7}
 8012b1e:	b083      	sub	sp, #12
 8012b20:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 8012b22:	2300      	movs	r3, #0
 8012b24:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 8012b26:	4b14      	ldr	r3, [pc, #80]	@ (8012b78 <prvGetExpectedIdleTime+0x5c>)
 8012b28:	681b      	ldr	r3, [r3, #0]
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d001      	beq.n	8012b32 <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 8012b2e:	2301      	movs	r3, #1
 8012b30:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8012b32:	4b12      	ldr	r3, [pc, #72]	@ (8012b7c <prvGetExpectedIdleTime+0x60>)
 8012b34:	681b      	ldr	r3, [r3, #0]
 8012b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b38:	2b00      	cmp	r3, #0
 8012b3a:	d002      	beq.n	8012b42 <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 8012b3c:	2300      	movs	r3, #0
 8012b3e:	607b      	str	r3, [r7, #4]
 8012b40:	e012      	b.n	8012b68 <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8012b42:	4b0f      	ldr	r3, [pc, #60]	@ (8012b80 <prvGetExpectedIdleTime+0x64>)
 8012b44:	681b      	ldr	r3, [r3, #0]
 8012b46:	2b01      	cmp	r3, #1
 8012b48:	d902      	bls.n	8012b50 <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 8012b4a:	2300      	movs	r3, #0
 8012b4c:	607b      	str	r3, [r7, #4]
 8012b4e:	e00b      	b.n	8012b68 <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 8012b50:	683b      	ldr	r3, [r7, #0]
 8012b52:	2b00      	cmp	r3, #0
 8012b54:	d002      	beq.n	8012b5c <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 8012b56:	2300      	movs	r3, #0
 8012b58:	607b      	str	r3, [r7, #4]
 8012b5a:	e005      	b.n	8012b68 <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8012b5c:	4b09      	ldr	r3, [pc, #36]	@ (8012b84 <prvGetExpectedIdleTime+0x68>)
 8012b5e:	681a      	ldr	r2, [r3, #0]
 8012b60:	4b09      	ldr	r3, [pc, #36]	@ (8012b88 <prvGetExpectedIdleTime+0x6c>)
 8012b62:	681b      	ldr	r3, [r3, #0]
 8012b64:	1ad3      	subs	r3, r2, r3
 8012b66:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 8012b68:	687b      	ldr	r3, [r7, #4]
	}
 8012b6a:	4618      	mov	r0, r3
 8012b6c:	370c      	adds	r7, #12
 8012b6e:	46bd      	mov	sp, r7
 8012b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b74:	4770      	bx	lr
 8012b76:	bf00      	nop
 8012b78:	20001970 	.word	0x20001970
 8012b7c:	20001494 	.word	0x20001494
 8012b80:	20001498 	.word	0x20001498
 8012b84:	20001988 	.word	0x20001988
 8012b88:	2000196c 	.word	0x2000196c

08012b8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012b8c:	b580      	push	{r7, lr}
 8012b8e:	b084      	sub	sp, #16
 8012b90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012b92:	2300      	movs	r3, #0
 8012b94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012b96:	2300      	movs	r3, #0
 8012b98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012b9a:	4b43      	ldr	r3, [pc, #268]	@ (8012ca8 <xTaskResumeAll+0x11c>)
 8012b9c:	681b      	ldr	r3, [r3, #0]
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d10d      	bne.n	8012bbe <xTaskResumeAll+0x32>
	__asm volatile
 8012ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ba6:	b672      	cpsid	i
 8012ba8:	f383 8811 	msr	BASEPRI, r3
 8012bac:	f3bf 8f6f 	isb	sy
 8012bb0:	f3bf 8f4f 	dsb	sy
 8012bb4:	b662      	cpsie	i
 8012bb6:	603b      	str	r3, [r7, #0]
}
 8012bb8:	bf00      	nop
 8012bba:	bf00      	nop
 8012bbc:	e7fd      	b.n	8012bba <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012bbe:	f001 fb2d 	bl	801421c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012bc2:	4b39      	ldr	r3, [pc, #228]	@ (8012ca8 <xTaskResumeAll+0x11c>)
 8012bc4:	681b      	ldr	r3, [r3, #0]
 8012bc6:	3b01      	subs	r3, #1
 8012bc8:	4a37      	ldr	r2, [pc, #220]	@ (8012ca8 <xTaskResumeAll+0x11c>)
 8012bca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012bcc:	4b36      	ldr	r3, [pc, #216]	@ (8012ca8 <xTaskResumeAll+0x11c>)
 8012bce:	681b      	ldr	r3, [r3, #0]
 8012bd0:	2b00      	cmp	r3, #0
 8012bd2:	d162      	bne.n	8012c9a <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012bd4:	4b35      	ldr	r3, [pc, #212]	@ (8012cac <xTaskResumeAll+0x120>)
 8012bd6:	681b      	ldr	r3, [r3, #0]
 8012bd8:	2b00      	cmp	r3, #0
 8012bda:	d05e      	beq.n	8012c9a <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012bdc:	e02f      	b.n	8012c3e <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012bde:	4b34      	ldr	r3, [pc, #208]	@ (8012cb0 <xTaskResumeAll+0x124>)
 8012be0:	68db      	ldr	r3, [r3, #12]
 8012be2:	68db      	ldr	r3, [r3, #12]
 8012be4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012be6:	68fb      	ldr	r3, [r7, #12]
 8012be8:	3318      	adds	r3, #24
 8012bea:	4618      	mov	r0, r3
 8012bec:	f7fe fb64 	bl	80112b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012bf0:	68fb      	ldr	r3, [r7, #12]
 8012bf2:	3304      	adds	r3, #4
 8012bf4:	4618      	mov	r0, r3
 8012bf6:	f7fe fb5f 	bl	80112b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012bfa:	68fb      	ldr	r3, [r7, #12]
 8012bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012bfe:	4b2d      	ldr	r3, [pc, #180]	@ (8012cb4 <xTaskResumeAll+0x128>)
 8012c00:	681b      	ldr	r3, [r3, #0]
 8012c02:	429a      	cmp	r2, r3
 8012c04:	d903      	bls.n	8012c0e <xTaskResumeAll+0x82>
 8012c06:	68fb      	ldr	r3, [r7, #12]
 8012c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c0a:	4a2a      	ldr	r2, [pc, #168]	@ (8012cb4 <xTaskResumeAll+0x128>)
 8012c0c:	6013      	str	r3, [r2, #0]
 8012c0e:	68fb      	ldr	r3, [r7, #12]
 8012c10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c12:	4613      	mov	r3, r2
 8012c14:	009b      	lsls	r3, r3, #2
 8012c16:	4413      	add	r3, r2
 8012c18:	009b      	lsls	r3, r3, #2
 8012c1a:	4a27      	ldr	r2, [pc, #156]	@ (8012cb8 <xTaskResumeAll+0x12c>)
 8012c1c:	441a      	add	r2, r3
 8012c1e:	68fb      	ldr	r3, [r7, #12]
 8012c20:	3304      	adds	r3, #4
 8012c22:	4619      	mov	r1, r3
 8012c24:	4610      	mov	r0, r2
 8012c26:	f7fe faea 	bl	80111fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012c2a:	68fb      	ldr	r3, [r7, #12]
 8012c2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c2e:	4b23      	ldr	r3, [pc, #140]	@ (8012cbc <xTaskResumeAll+0x130>)
 8012c30:	681b      	ldr	r3, [r3, #0]
 8012c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c34:	429a      	cmp	r2, r3
 8012c36:	d302      	bcc.n	8012c3e <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 8012c38:	4b21      	ldr	r3, [pc, #132]	@ (8012cc0 <xTaskResumeAll+0x134>)
 8012c3a:	2201      	movs	r2, #1
 8012c3c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012c3e:	4b1c      	ldr	r3, [pc, #112]	@ (8012cb0 <xTaskResumeAll+0x124>)
 8012c40:	681b      	ldr	r3, [r3, #0]
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	d1cb      	bne.n	8012bde <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012c46:	68fb      	ldr	r3, [r7, #12]
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	d001      	beq.n	8012c50 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012c4c:	f000 fbfe 	bl	801344c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8012c50:	4b1c      	ldr	r3, [pc, #112]	@ (8012cc4 <xTaskResumeAll+0x138>)
 8012c52:	681b      	ldr	r3, [r3, #0]
 8012c54:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	2b00      	cmp	r3, #0
 8012c5a:	d010      	beq.n	8012c7e <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012c5c:	f000 f882 	bl	8012d64 <xTaskIncrementTick>
 8012c60:	4603      	mov	r3, r0
 8012c62:	2b00      	cmp	r3, #0
 8012c64:	d002      	beq.n	8012c6c <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 8012c66:	4b16      	ldr	r3, [pc, #88]	@ (8012cc0 <xTaskResumeAll+0x134>)
 8012c68:	2201      	movs	r2, #1
 8012c6a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	3b01      	subs	r3, #1
 8012c70:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8012c72:	687b      	ldr	r3, [r7, #4]
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d1f1      	bne.n	8012c5c <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8012c78:	4b12      	ldr	r3, [pc, #72]	@ (8012cc4 <xTaskResumeAll+0x138>)
 8012c7a:	2200      	movs	r2, #0
 8012c7c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012c7e:	4b10      	ldr	r3, [pc, #64]	@ (8012cc0 <xTaskResumeAll+0x134>)
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	2b00      	cmp	r3, #0
 8012c84:	d009      	beq.n	8012c9a <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012c86:	2301      	movs	r3, #1
 8012c88:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8012cc8 <xTaskResumeAll+0x13c>)
 8012c8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012c90:	601a      	str	r2, [r3, #0]
 8012c92:	f3bf 8f4f 	dsb	sy
 8012c96:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012c9a:	f001 faf5 	bl	8014288 <vPortExitCritical>

	return xAlreadyYielded;
 8012c9e:	68bb      	ldr	r3, [r7, #8]
}
 8012ca0:	4618      	mov	r0, r3
 8012ca2:	3710      	adds	r7, #16
 8012ca4:	46bd      	mov	sp, r7
 8012ca6:	bd80      	pop	{r7, pc}
 8012ca8:	20001990 	.word	0x20001990
 8012cac:	20001968 	.word	0x20001968
 8012cb0:	20001928 	.word	0x20001928
 8012cb4:	20001970 	.word	0x20001970
 8012cb8:	20001498 	.word	0x20001498
 8012cbc:	20001494 	.word	0x20001494
 8012cc0:	2000197c 	.word	0x2000197c
 8012cc4:	20001978 	.word	0x20001978
 8012cc8:	e000ed04 	.word	0xe000ed04

08012ccc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012ccc:	b480      	push	{r7}
 8012cce:	b083      	sub	sp, #12
 8012cd0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8012cd2:	4b05      	ldr	r3, [pc, #20]	@ (8012ce8 <xTaskGetTickCount+0x1c>)
 8012cd4:	681b      	ldr	r3, [r3, #0]
 8012cd6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012cd8:	687b      	ldr	r3, [r7, #4]
}
 8012cda:	4618      	mov	r0, r3
 8012cdc:	370c      	adds	r7, #12
 8012cde:	46bd      	mov	sp, r7
 8012ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ce4:	4770      	bx	lr
 8012ce6:	bf00      	nop
 8012ce8:	2000196c 	.word	0x2000196c

08012cec <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8012cec:	b580      	push	{r7, lr}
 8012cee:	b082      	sub	sp, #8
 8012cf0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012cf2:	f001 fc5f 	bl	80145b4 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8012cf6:	2300      	movs	r3, #0
 8012cf8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8012cfa:	4b04      	ldr	r3, [pc, #16]	@ (8012d0c <xTaskGetTickCountFromISR+0x20>)
 8012cfc:	681b      	ldr	r3, [r3, #0]
 8012cfe:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012d00:	683b      	ldr	r3, [r7, #0]
}
 8012d02:	4618      	mov	r0, r3
 8012d04:	3708      	adds	r7, #8
 8012d06:	46bd      	mov	sp, r7
 8012d08:	bd80      	pop	{r7, pc}
 8012d0a:	bf00      	nop
 8012d0c:	2000196c 	.word	0x2000196c

08012d10 <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 8012d10:	b480      	push	{r7}
 8012d12:	b085      	sub	sp, #20
 8012d14:	af00      	add	r7, sp, #0
 8012d16:	6078      	str	r0, [r7, #4]
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 8012d18:	4b10      	ldr	r3, [pc, #64]	@ (8012d5c <vTaskStepTick+0x4c>)
 8012d1a:	681a      	ldr	r2, [r3, #0]
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	441a      	add	r2, r3
 8012d20:	4b0f      	ldr	r3, [pc, #60]	@ (8012d60 <vTaskStepTick+0x50>)
 8012d22:	681b      	ldr	r3, [r3, #0]
 8012d24:	429a      	cmp	r2, r3
 8012d26:	d90d      	bls.n	8012d44 <vTaskStepTick+0x34>
	__asm volatile
 8012d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d2c:	b672      	cpsid	i
 8012d2e:	f383 8811 	msr	BASEPRI, r3
 8012d32:	f3bf 8f6f 	isb	sy
 8012d36:	f3bf 8f4f 	dsb	sy
 8012d3a:	b662      	cpsie	i
 8012d3c:	60fb      	str	r3, [r7, #12]
}
 8012d3e:	bf00      	nop
 8012d40:	bf00      	nop
 8012d42:	e7fd      	b.n	8012d40 <vTaskStepTick+0x30>
		xTickCount += xTicksToJump;
 8012d44:	4b05      	ldr	r3, [pc, #20]	@ (8012d5c <vTaskStepTick+0x4c>)
 8012d46:	681a      	ldr	r2, [r3, #0]
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	4413      	add	r3, r2
 8012d4c:	4a03      	ldr	r2, [pc, #12]	@ (8012d5c <vTaskStepTick+0x4c>)
 8012d4e:	6013      	str	r3, [r2, #0]
		traceINCREASE_TICK_COUNT( xTicksToJump );
	}
 8012d50:	bf00      	nop
 8012d52:	3714      	adds	r7, #20
 8012d54:	46bd      	mov	sp, r7
 8012d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d5a:	4770      	bx	lr
 8012d5c:	2000196c 	.word	0x2000196c
 8012d60:	20001988 	.word	0x20001988

08012d64 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012d64:	b580      	push	{r7, lr}
 8012d66:	b086      	sub	sp, #24
 8012d68:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012d6a:	2300      	movs	r3, #0
 8012d6c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012d6e:	4b50      	ldr	r3, [pc, #320]	@ (8012eb0 <xTaskIncrementTick+0x14c>)
 8012d70:	681b      	ldr	r3, [r3, #0]
 8012d72:	2b00      	cmp	r3, #0
 8012d74:	f040 808c 	bne.w	8012e90 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012d78:	4b4e      	ldr	r3, [pc, #312]	@ (8012eb4 <xTaskIncrementTick+0x150>)
 8012d7a:	681b      	ldr	r3, [r3, #0]
 8012d7c:	3301      	adds	r3, #1
 8012d7e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012d80:	4a4c      	ldr	r2, [pc, #304]	@ (8012eb4 <xTaskIncrementTick+0x150>)
 8012d82:	693b      	ldr	r3, [r7, #16]
 8012d84:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012d86:	693b      	ldr	r3, [r7, #16]
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	d123      	bne.n	8012dd4 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8012d8c:	4b4a      	ldr	r3, [pc, #296]	@ (8012eb8 <xTaskIncrementTick+0x154>)
 8012d8e:	681b      	ldr	r3, [r3, #0]
 8012d90:	681b      	ldr	r3, [r3, #0]
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	d00d      	beq.n	8012db2 <xTaskIncrementTick+0x4e>
	__asm volatile
 8012d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d9a:	b672      	cpsid	i
 8012d9c:	f383 8811 	msr	BASEPRI, r3
 8012da0:	f3bf 8f6f 	isb	sy
 8012da4:	f3bf 8f4f 	dsb	sy
 8012da8:	b662      	cpsie	i
 8012daa:	603b      	str	r3, [r7, #0]
}
 8012dac:	bf00      	nop
 8012dae:	bf00      	nop
 8012db0:	e7fd      	b.n	8012dae <xTaskIncrementTick+0x4a>
 8012db2:	4b41      	ldr	r3, [pc, #260]	@ (8012eb8 <xTaskIncrementTick+0x154>)
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	60fb      	str	r3, [r7, #12]
 8012db8:	4b40      	ldr	r3, [pc, #256]	@ (8012ebc <xTaskIncrementTick+0x158>)
 8012dba:	681b      	ldr	r3, [r3, #0]
 8012dbc:	4a3e      	ldr	r2, [pc, #248]	@ (8012eb8 <xTaskIncrementTick+0x154>)
 8012dbe:	6013      	str	r3, [r2, #0]
 8012dc0:	4a3e      	ldr	r2, [pc, #248]	@ (8012ebc <xTaskIncrementTick+0x158>)
 8012dc2:	68fb      	ldr	r3, [r7, #12]
 8012dc4:	6013      	str	r3, [r2, #0]
 8012dc6:	4b3e      	ldr	r3, [pc, #248]	@ (8012ec0 <xTaskIncrementTick+0x15c>)
 8012dc8:	681b      	ldr	r3, [r3, #0]
 8012dca:	3301      	adds	r3, #1
 8012dcc:	4a3c      	ldr	r2, [pc, #240]	@ (8012ec0 <xTaskIncrementTick+0x15c>)
 8012dce:	6013      	str	r3, [r2, #0]
 8012dd0:	f000 fb3c 	bl	801344c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012dd4:	4b3b      	ldr	r3, [pc, #236]	@ (8012ec4 <xTaskIncrementTick+0x160>)
 8012dd6:	681b      	ldr	r3, [r3, #0]
 8012dd8:	693a      	ldr	r2, [r7, #16]
 8012dda:	429a      	cmp	r2, r3
 8012ddc:	d349      	bcc.n	8012e72 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012dde:	4b36      	ldr	r3, [pc, #216]	@ (8012eb8 <xTaskIncrementTick+0x154>)
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	681b      	ldr	r3, [r3, #0]
 8012de4:	2b00      	cmp	r3, #0
 8012de6:	d104      	bne.n	8012df2 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012de8:	4b36      	ldr	r3, [pc, #216]	@ (8012ec4 <xTaskIncrementTick+0x160>)
 8012dea:	f04f 32ff 	mov.w	r2, #4294967295
 8012dee:	601a      	str	r2, [r3, #0]
					break;
 8012df0:	e03f      	b.n	8012e72 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012df2:	4b31      	ldr	r3, [pc, #196]	@ (8012eb8 <xTaskIncrementTick+0x154>)
 8012df4:	681b      	ldr	r3, [r3, #0]
 8012df6:	68db      	ldr	r3, [r3, #12]
 8012df8:	68db      	ldr	r3, [r3, #12]
 8012dfa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012dfc:	68bb      	ldr	r3, [r7, #8]
 8012dfe:	685b      	ldr	r3, [r3, #4]
 8012e00:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012e02:	693a      	ldr	r2, [r7, #16]
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	429a      	cmp	r2, r3
 8012e08:	d203      	bcs.n	8012e12 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012e0a:	4a2e      	ldr	r2, [pc, #184]	@ (8012ec4 <xTaskIncrementTick+0x160>)
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012e10:	e02f      	b.n	8012e72 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012e12:	68bb      	ldr	r3, [r7, #8]
 8012e14:	3304      	adds	r3, #4
 8012e16:	4618      	mov	r0, r3
 8012e18:	f7fe fa4e 	bl	80112b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012e1c:	68bb      	ldr	r3, [r7, #8]
 8012e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012e20:	2b00      	cmp	r3, #0
 8012e22:	d004      	beq.n	8012e2e <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012e24:	68bb      	ldr	r3, [r7, #8]
 8012e26:	3318      	adds	r3, #24
 8012e28:	4618      	mov	r0, r3
 8012e2a:	f7fe fa45 	bl	80112b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012e2e:	68bb      	ldr	r3, [r7, #8]
 8012e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e32:	4b25      	ldr	r3, [pc, #148]	@ (8012ec8 <xTaskIncrementTick+0x164>)
 8012e34:	681b      	ldr	r3, [r3, #0]
 8012e36:	429a      	cmp	r2, r3
 8012e38:	d903      	bls.n	8012e42 <xTaskIncrementTick+0xde>
 8012e3a:	68bb      	ldr	r3, [r7, #8]
 8012e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e3e:	4a22      	ldr	r2, [pc, #136]	@ (8012ec8 <xTaskIncrementTick+0x164>)
 8012e40:	6013      	str	r3, [r2, #0]
 8012e42:	68bb      	ldr	r3, [r7, #8]
 8012e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e46:	4613      	mov	r3, r2
 8012e48:	009b      	lsls	r3, r3, #2
 8012e4a:	4413      	add	r3, r2
 8012e4c:	009b      	lsls	r3, r3, #2
 8012e4e:	4a1f      	ldr	r2, [pc, #124]	@ (8012ecc <xTaskIncrementTick+0x168>)
 8012e50:	441a      	add	r2, r3
 8012e52:	68bb      	ldr	r3, [r7, #8]
 8012e54:	3304      	adds	r3, #4
 8012e56:	4619      	mov	r1, r3
 8012e58:	4610      	mov	r0, r2
 8012e5a:	f7fe f9d0 	bl	80111fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012e5e:	68bb      	ldr	r3, [r7, #8]
 8012e60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e62:	4b1b      	ldr	r3, [pc, #108]	@ (8012ed0 <xTaskIncrementTick+0x16c>)
 8012e64:	681b      	ldr	r3, [r3, #0]
 8012e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e68:	429a      	cmp	r2, r3
 8012e6a:	d3b8      	bcc.n	8012dde <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8012e6c:	2301      	movs	r3, #1
 8012e6e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012e70:	e7b5      	b.n	8012dde <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012e72:	4b17      	ldr	r3, [pc, #92]	@ (8012ed0 <xTaskIncrementTick+0x16c>)
 8012e74:	681b      	ldr	r3, [r3, #0]
 8012e76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012e78:	4914      	ldr	r1, [pc, #80]	@ (8012ecc <xTaskIncrementTick+0x168>)
 8012e7a:	4613      	mov	r3, r2
 8012e7c:	009b      	lsls	r3, r3, #2
 8012e7e:	4413      	add	r3, r2
 8012e80:	009b      	lsls	r3, r3, #2
 8012e82:	440b      	add	r3, r1
 8012e84:	681b      	ldr	r3, [r3, #0]
 8012e86:	2b01      	cmp	r3, #1
 8012e88:	d907      	bls.n	8012e9a <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8012e8a:	2301      	movs	r3, #1
 8012e8c:	617b      	str	r3, [r7, #20]
 8012e8e:	e004      	b.n	8012e9a <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8012e90:	4b10      	ldr	r3, [pc, #64]	@ (8012ed4 <xTaskIncrementTick+0x170>)
 8012e92:	681b      	ldr	r3, [r3, #0]
 8012e94:	3301      	adds	r3, #1
 8012e96:	4a0f      	ldr	r2, [pc, #60]	@ (8012ed4 <xTaskIncrementTick+0x170>)
 8012e98:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8012e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8012ed8 <xTaskIncrementTick+0x174>)
 8012e9c:	681b      	ldr	r3, [r3, #0]
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	d001      	beq.n	8012ea6 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8012ea2:	2301      	movs	r3, #1
 8012ea4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8012ea6:	697b      	ldr	r3, [r7, #20]
}
 8012ea8:	4618      	mov	r0, r3
 8012eaa:	3718      	adds	r7, #24
 8012eac:	46bd      	mov	sp, r7
 8012eae:	bd80      	pop	{r7, pc}
 8012eb0:	20001990 	.word	0x20001990
 8012eb4:	2000196c 	.word	0x2000196c
 8012eb8:	20001920 	.word	0x20001920
 8012ebc:	20001924 	.word	0x20001924
 8012ec0:	20001980 	.word	0x20001980
 8012ec4:	20001988 	.word	0x20001988
 8012ec8:	20001970 	.word	0x20001970
 8012ecc:	20001498 	.word	0x20001498
 8012ed0:	20001494 	.word	0x20001494
 8012ed4:	20001978 	.word	0x20001978
 8012ed8:	2000197c 	.word	0x2000197c

08012edc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8012edc:	b480      	push	{r7}
 8012ede:	b085      	sub	sp, #20
 8012ee0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012ee2:	4b29      	ldr	r3, [pc, #164]	@ (8012f88 <vTaskSwitchContext+0xac>)
 8012ee4:	681b      	ldr	r3, [r3, #0]
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d003      	beq.n	8012ef2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8012eea:	4b28      	ldr	r3, [pc, #160]	@ (8012f8c <vTaskSwitchContext+0xb0>)
 8012eec:	2201      	movs	r2, #1
 8012eee:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012ef0:	e044      	b.n	8012f7c <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8012ef2:	4b26      	ldr	r3, [pc, #152]	@ (8012f8c <vTaskSwitchContext+0xb0>)
 8012ef4:	2200      	movs	r2, #0
 8012ef6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012ef8:	4b25      	ldr	r3, [pc, #148]	@ (8012f90 <vTaskSwitchContext+0xb4>)
 8012efa:	681b      	ldr	r3, [r3, #0]
 8012efc:	60fb      	str	r3, [r7, #12]
 8012efe:	e013      	b.n	8012f28 <vTaskSwitchContext+0x4c>
 8012f00:	68fb      	ldr	r3, [r7, #12]
 8012f02:	2b00      	cmp	r3, #0
 8012f04:	d10d      	bne.n	8012f22 <vTaskSwitchContext+0x46>
	__asm volatile
 8012f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f0a:	b672      	cpsid	i
 8012f0c:	f383 8811 	msr	BASEPRI, r3
 8012f10:	f3bf 8f6f 	isb	sy
 8012f14:	f3bf 8f4f 	dsb	sy
 8012f18:	b662      	cpsie	i
 8012f1a:	607b      	str	r3, [r7, #4]
}
 8012f1c:	bf00      	nop
 8012f1e:	bf00      	nop
 8012f20:	e7fd      	b.n	8012f1e <vTaskSwitchContext+0x42>
 8012f22:	68fb      	ldr	r3, [r7, #12]
 8012f24:	3b01      	subs	r3, #1
 8012f26:	60fb      	str	r3, [r7, #12]
 8012f28:	491a      	ldr	r1, [pc, #104]	@ (8012f94 <vTaskSwitchContext+0xb8>)
 8012f2a:	68fa      	ldr	r2, [r7, #12]
 8012f2c:	4613      	mov	r3, r2
 8012f2e:	009b      	lsls	r3, r3, #2
 8012f30:	4413      	add	r3, r2
 8012f32:	009b      	lsls	r3, r3, #2
 8012f34:	440b      	add	r3, r1
 8012f36:	681b      	ldr	r3, [r3, #0]
 8012f38:	2b00      	cmp	r3, #0
 8012f3a:	d0e1      	beq.n	8012f00 <vTaskSwitchContext+0x24>
 8012f3c:	68fa      	ldr	r2, [r7, #12]
 8012f3e:	4613      	mov	r3, r2
 8012f40:	009b      	lsls	r3, r3, #2
 8012f42:	4413      	add	r3, r2
 8012f44:	009b      	lsls	r3, r3, #2
 8012f46:	4a13      	ldr	r2, [pc, #76]	@ (8012f94 <vTaskSwitchContext+0xb8>)
 8012f48:	4413      	add	r3, r2
 8012f4a:	60bb      	str	r3, [r7, #8]
 8012f4c:	68bb      	ldr	r3, [r7, #8]
 8012f4e:	685b      	ldr	r3, [r3, #4]
 8012f50:	685a      	ldr	r2, [r3, #4]
 8012f52:	68bb      	ldr	r3, [r7, #8]
 8012f54:	605a      	str	r2, [r3, #4]
 8012f56:	68bb      	ldr	r3, [r7, #8]
 8012f58:	685a      	ldr	r2, [r3, #4]
 8012f5a:	68bb      	ldr	r3, [r7, #8]
 8012f5c:	3308      	adds	r3, #8
 8012f5e:	429a      	cmp	r2, r3
 8012f60:	d104      	bne.n	8012f6c <vTaskSwitchContext+0x90>
 8012f62:	68bb      	ldr	r3, [r7, #8]
 8012f64:	685b      	ldr	r3, [r3, #4]
 8012f66:	685a      	ldr	r2, [r3, #4]
 8012f68:	68bb      	ldr	r3, [r7, #8]
 8012f6a:	605a      	str	r2, [r3, #4]
 8012f6c:	68bb      	ldr	r3, [r7, #8]
 8012f6e:	685b      	ldr	r3, [r3, #4]
 8012f70:	68db      	ldr	r3, [r3, #12]
 8012f72:	4a09      	ldr	r2, [pc, #36]	@ (8012f98 <vTaskSwitchContext+0xbc>)
 8012f74:	6013      	str	r3, [r2, #0]
 8012f76:	4a06      	ldr	r2, [pc, #24]	@ (8012f90 <vTaskSwitchContext+0xb4>)
 8012f78:	68fb      	ldr	r3, [r7, #12]
 8012f7a:	6013      	str	r3, [r2, #0]
}
 8012f7c:	bf00      	nop
 8012f7e:	3714      	adds	r7, #20
 8012f80:	46bd      	mov	sp, r7
 8012f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f86:	4770      	bx	lr
 8012f88:	20001990 	.word	0x20001990
 8012f8c:	2000197c 	.word	0x2000197c
 8012f90:	20001970 	.word	0x20001970
 8012f94:	20001498 	.word	0x20001498
 8012f98:	20001494 	.word	0x20001494

08012f9c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012f9c:	b580      	push	{r7, lr}
 8012f9e:	b084      	sub	sp, #16
 8012fa0:	af00      	add	r7, sp, #0
 8012fa2:	6078      	str	r0, [r7, #4]
 8012fa4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	d10d      	bne.n	8012fc8 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8012fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fb0:	b672      	cpsid	i
 8012fb2:	f383 8811 	msr	BASEPRI, r3
 8012fb6:	f3bf 8f6f 	isb	sy
 8012fba:	f3bf 8f4f 	dsb	sy
 8012fbe:	b662      	cpsie	i
 8012fc0:	60fb      	str	r3, [r7, #12]
}
 8012fc2:	bf00      	nop
 8012fc4:	bf00      	nop
 8012fc6:	e7fd      	b.n	8012fc4 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012fc8:	4b07      	ldr	r3, [pc, #28]	@ (8012fe8 <vTaskPlaceOnEventList+0x4c>)
 8012fca:	681b      	ldr	r3, [r3, #0]
 8012fcc:	3318      	adds	r3, #24
 8012fce:	4619      	mov	r1, r3
 8012fd0:	6878      	ldr	r0, [r7, #4]
 8012fd2:	f7fe f938 	bl	8011246 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012fd6:	2101      	movs	r1, #1
 8012fd8:	6838      	ldr	r0, [r7, #0]
 8012fda:	f000 fc57 	bl	801388c <prvAddCurrentTaskToDelayedList>
}
 8012fde:	bf00      	nop
 8012fe0:	3710      	adds	r7, #16
 8012fe2:	46bd      	mov	sp, r7
 8012fe4:	bd80      	pop	{r7, pc}
 8012fe6:	bf00      	nop
 8012fe8:	20001494 	.word	0x20001494

08012fec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8012fec:	b580      	push	{r7, lr}
 8012fee:	b086      	sub	sp, #24
 8012ff0:	af00      	add	r7, sp, #0
 8012ff2:	60f8      	str	r0, [r7, #12]
 8012ff4:	60b9      	str	r1, [r7, #8]
 8012ff6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8012ff8:	68fb      	ldr	r3, [r7, #12]
 8012ffa:	2b00      	cmp	r3, #0
 8012ffc:	d10d      	bne.n	801301a <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 8012ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013002:	b672      	cpsid	i
 8013004:	f383 8811 	msr	BASEPRI, r3
 8013008:	f3bf 8f6f 	isb	sy
 801300c:	f3bf 8f4f 	dsb	sy
 8013010:	b662      	cpsie	i
 8013012:	617b      	str	r3, [r7, #20]
}
 8013014:	bf00      	nop
 8013016:	bf00      	nop
 8013018:	e7fd      	b.n	8013016 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801301a:	4b0a      	ldr	r3, [pc, #40]	@ (8013044 <vTaskPlaceOnEventListRestricted+0x58>)
 801301c:	681b      	ldr	r3, [r3, #0]
 801301e:	3318      	adds	r3, #24
 8013020:	4619      	mov	r1, r3
 8013022:	68f8      	ldr	r0, [r7, #12]
 8013024:	f7fe f8eb 	bl	80111fe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8013028:	687b      	ldr	r3, [r7, #4]
 801302a:	2b00      	cmp	r3, #0
 801302c:	d002      	beq.n	8013034 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 801302e:	f04f 33ff 	mov.w	r3, #4294967295
 8013032:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8013034:	6879      	ldr	r1, [r7, #4]
 8013036:	68b8      	ldr	r0, [r7, #8]
 8013038:	f000 fc28 	bl	801388c <prvAddCurrentTaskToDelayedList>
	}
 801303c:	bf00      	nop
 801303e:	3718      	adds	r7, #24
 8013040:	46bd      	mov	sp, r7
 8013042:	bd80      	pop	{r7, pc}
 8013044:	20001494 	.word	0x20001494

08013048 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8013048:	b580      	push	{r7, lr}
 801304a:	b086      	sub	sp, #24
 801304c:	af00      	add	r7, sp, #0
 801304e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	68db      	ldr	r3, [r3, #12]
 8013054:	68db      	ldr	r3, [r3, #12]
 8013056:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013058:	693b      	ldr	r3, [r7, #16]
 801305a:	2b00      	cmp	r3, #0
 801305c:	d10d      	bne.n	801307a <xTaskRemoveFromEventList+0x32>
	__asm volatile
 801305e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013062:	b672      	cpsid	i
 8013064:	f383 8811 	msr	BASEPRI, r3
 8013068:	f3bf 8f6f 	isb	sy
 801306c:	f3bf 8f4f 	dsb	sy
 8013070:	b662      	cpsie	i
 8013072:	60fb      	str	r3, [r7, #12]
}
 8013074:	bf00      	nop
 8013076:	bf00      	nop
 8013078:	e7fd      	b.n	8013076 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801307a:	693b      	ldr	r3, [r7, #16]
 801307c:	3318      	adds	r3, #24
 801307e:	4618      	mov	r0, r3
 8013080:	f7fe f91a 	bl	80112b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013084:	4b1e      	ldr	r3, [pc, #120]	@ (8013100 <xTaskRemoveFromEventList+0xb8>)
 8013086:	681b      	ldr	r3, [r3, #0]
 8013088:	2b00      	cmp	r3, #0
 801308a:	d11f      	bne.n	80130cc <xTaskRemoveFromEventList+0x84>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801308c:	693b      	ldr	r3, [r7, #16]
 801308e:	3304      	adds	r3, #4
 8013090:	4618      	mov	r0, r3
 8013092:	f7fe f911 	bl	80112b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013096:	693b      	ldr	r3, [r7, #16]
 8013098:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801309a:	4b1a      	ldr	r3, [pc, #104]	@ (8013104 <xTaskRemoveFromEventList+0xbc>)
 801309c:	681b      	ldr	r3, [r3, #0]
 801309e:	429a      	cmp	r2, r3
 80130a0:	d903      	bls.n	80130aa <xTaskRemoveFromEventList+0x62>
 80130a2:	693b      	ldr	r3, [r7, #16]
 80130a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80130a6:	4a17      	ldr	r2, [pc, #92]	@ (8013104 <xTaskRemoveFromEventList+0xbc>)
 80130a8:	6013      	str	r3, [r2, #0]
 80130aa:	693b      	ldr	r3, [r7, #16]
 80130ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80130ae:	4613      	mov	r3, r2
 80130b0:	009b      	lsls	r3, r3, #2
 80130b2:	4413      	add	r3, r2
 80130b4:	009b      	lsls	r3, r3, #2
 80130b6:	4a14      	ldr	r2, [pc, #80]	@ (8013108 <xTaskRemoveFromEventList+0xc0>)
 80130b8:	441a      	add	r2, r3
 80130ba:	693b      	ldr	r3, [r7, #16]
 80130bc:	3304      	adds	r3, #4
 80130be:	4619      	mov	r1, r3
 80130c0:	4610      	mov	r0, r2
 80130c2:	f7fe f89c 	bl	80111fe <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 80130c6:	f000 f9c1 	bl	801344c <prvResetNextTaskUnblockTime>
 80130ca:	e005      	b.n	80130d8 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80130cc:	693b      	ldr	r3, [r7, #16]
 80130ce:	3318      	adds	r3, #24
 80130d0:	4619      	mov	r1, r3
 80130d2:	480e      	ldr	r0, [pc, #56]	@ (801310c <xTaskRemoveFromEventList+0xc4>)
 80130d4:	f7fe f893 	bl	80111fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80130d8:	693b      	ldr	r3, [r7, #16]
 80130da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80130dc:	4b0c      	ldr	r3, [pc, #48]	@ (8013110 <xTaskRemoveFromEventList+0xc8>)
 80130de:	681b      	ldr	r3, [r3, #0]
 80130e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80130e2:	429a      	cmp	r2, r3
 80130e4:	d905      	bls.n	80130f2 <xTaskRemoveFromEventList+0xaa>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80130e6:	2301      	movs	r3, #1
 80130e8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80130ea:	4b0a      	ldr	r3, [pc, #40]	@ (8013114 <xTaskRemoveFromEventList+0xcc>)
 80130ec:	2201      	movs	r2, #1
 80130ee:	601a      	str	r2, [r3, #0]
 80130f0:	e001      	b.n	80130f6 <xTaskRemoveFromEventList+0xae>
	}
	else
	{
		xReturn = pdFALSE;
 80130f2:	2300      	movs	r3, #0
 80130f4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80130f6:	697b      	ldr	r3, [r7, #20]
}
 80130f8:	4618      	mov	r0, r3
 80130fa:	3718      	adds	r7, #24
 80130fc:	46bd      	mov	sp, r7
 80130fe:	bd80      	pop	{r7, pc}
 8013100:	20001990 	.word	0x20001990
 8013104:	20001970 	.word	0x20001970
 8013108:	20001498 	.word	0x20001498
 801310c:	20001928 	.word	0x20001928
 8013110:	20001494 	.word	0x20001494
 8013114:	2000197c 	.word	0x2000197c

08013118 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8013118:	b480      	push	{r7}
 801311a:	b083      	sub	sp, #12
 801311c:	af00      	add	r7, sp, #0
 801311e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8013120:	4b06      	ldr	r3, [pc, #24]	@ (801313c <vTaskInternalSetTimeOutState+0x24>)
 8013122:	681a      	ldr	r2, [r3, #0]
 8013124:	687b      	ldr	r3, [r7, #4]
 8013126:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8013128:	4b05      	ldr	r3, [pc, #20]	@ (8013140 <vTaskInternalSetTimeOutState+0x28>)
 801312a:	681a      	ldr	r2, [r3, #0]
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	605a      	str	r2, [r3, #4]
}
 8013130:	bf00      	nop
 8013132:	370c      	adds	r7, #12
 8013134:	46bd      	mov	sp, r7
 8013136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801313a:	4770      	bx	lr
 801313c:	20001980 	.word	0x20001980
 8013140:	2000196c 	.word	0x2000196c

08013144 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8013144:	b580      	push	{r7, lr}
 8013146:	b088      	sub	sp, #32
 8013148:	af00      	add	r7, sp, #0
 801314a:	6078      	str	r0, [r7, #4]
 801314c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	2b00      	cmp	r3, #0
 8013152:	d10d      	bne.n	8013170 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8013154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013158:	b672      	cpsid	i
 801315a:	f383 8811 	msr	BASEPRI, r3
 801315e:	f3bf 8f6f 	isb	sy
 8013162:	f3bf 8f4f 	dsb	sy
 8013166:	b662      	cpsie	i
 8013168:	613b      	str	r3, [r7, #16]
}
 801316a:	bf00      	nop
 801316c:	bf00      	nop
 801316e:	e7fd      	b.n	801316c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8013170:	683b      	ldr	r3, [r7, #0]
 8013172:	2b00      	cmp	r3, #0
 8013174:	d10d      	bne.n	8013192 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8013176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801317a:	b672      	cpsid	i
 801317c:	f383 8811 	msr	BASEPRI, r3
 8013180:	f3bf 8f6f 	isb	sy
 8013184:	f3bf 8f4f 	dsb	sy
 8013188:	b662      	cpsie	i
 801318a:	60fb      	str	r3, [r7, #12]
}
 801318c:	bf00      	nop
 801318e:	bf00      	nop
 8013190:	e7fd      	b.n	801318e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8013192:	f001 f843 	bl	801421c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8013196:	4b1d      	ldr	r3, [pc, #116]	@ (801320c <xTaskCheckForTimeOut+0xc8>)
 8013198:	681b      	ldr	r3, [r3, #0]
 801319a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	685b      	ldr	r3, [r3, #4]
 80131a0:	69ba      	ldr	r2, [r7, #24]
 80131a2:	1ad3      	subs	r3, r2, r3
 80131a4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80131a6:	683b      	ldr	r3, [r7, #0]
 80131a8:	681b      	ldr	r3, [r3, #0]
 80131aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80131ae:	d102      	bne.n	80131b6 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80131b0:	2300      	movs	r3, #0
 80131b2:	61fb      	str	r3, [r7, #28]
 80131b4:	e023      	b.n	80131fe <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	681a      	ldr	r2, [r3, #0]
 80131ba:	4b15      	ldr	r3, [pc, #84]	@ (8013210 <xTaskCheckForTimeOut+0xcc>)
 80131bc:	681b      	ldr	r3, [r3, #0]
 80131be:	429a      	cmp	r2, r3
 80131c0:	d007      	beq.n	80131d2 <xTaskCheckForTimeOut+0x8e>
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	685b      	ldr	r3, [r3, #4]
 80131c6:	69ba      	ldr	r2, [r7, #24]
 80131c8:	429a      	cmp	r2, r3
 80131ca:	d302      	bcc.n	80131d2 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80131cc:	2301      	movs	r3, #1
 80131ce:	61fb      	str	r3, [r7, #28]
 80131d0:	e015      	b.n	80131fe <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80131d2:	683b      	ldr	r3, [r7, #0]
 80131d4:	681b      	ldr	r3, [r3, #0]
 80131d6:	697a      	ldr	r2, [r7, #20]
 80131d8:	429a      	cmp	r2, r3
 80131da:	d20b      	bcs.n	80131f4 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80131dc:	683b      	ldr	r3, [r7, #0]
 80131de:	681a      	ldr	r2, [r3, #0]
 80131e0:	697b      	ldr	r3, [r7, #20]
 80131e2:	1ad2      	subs	r2, r2, r3
 80131e4:	683b      	ldr	r3, [r7, #0]
 80131e6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80131e8:	6878      	ldr	r0, [r7, #4]
 80131ea:	f7ff ff95 	bl	8013118 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80131ee:	2300      	movs	r3, #0
 80131f0:	61fb      	str	r3, [r7, #28]
 80131f2:	e004      	b.n	80131fe <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 80131f4:	683b      	ldr	r3, [r7, #0]
 80131f6:	2200      	movs	r2, #0
 80131f8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80131fa:	2301      	movs	r3, #1
 80131fc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80131fe:	f001 f843 	bl	8014288 <vPortExitCritical>

	return xReturn;
 8013202:	69fb      	ldr	r3, [r7, #28]
}
 8013204:	4618      	mov	r0, r3
 8013206:	3720      	adds	r7, #32
 8013208:	46bd      	mov	sp, r7
 801320a:	bd80      	pop	{r7, pc}
 801320c:	2000196c 	.word	0x2000196c
 8013210:	20001980 	.word	0x20001980

08013214 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013214:	b480      	push	{r7}
 8013216:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8013218:	4b03      	ldr	r3, [pc, #12]	@ (8013228 <vTaskMissedYield+0x14>)
 801321a:	2201      	movs	r2, #1
 801321c:	601a      	str	r2, [r3, #0]
}
 801321e:	bf00      	nop
 8013220:	46bd      	mov	sp, r7
 8013222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013226:	4770      	bx	lr
 8013228:	2000197c 	.word	0x2000197c

0801322c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801322c:	b580      	push	{r7, lr}
 801322e:	b084      	sub	sp, #16
 8013230:	af00      	add	r7, sp, #0
 8013232:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8013234:	f000 f8aa 	bl	801338c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8013238:	4b19      	ldr	r3, [pc, #100]	@ (80132a0 <prvIdleTask+0x74>)
 801323a:	681b      	ldr	r3, [r3, #0]
 801323c:	2b01      	cmp	r3, #1
 801323e:	d907      	bls.n	8013250 <prvIdleTask+0x24>
			{
				taskYIELD();
 8013240:	4b18      	ldr	r3, [pc, #96]	@ (80132a4 <prvIdleTask+0x78>)
 8013242:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013246:	601a      	str	r2, [r3, #0]
 8013248:	f3bf 8f4f 	dsb	sy
 801324c:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 8013250:	f7ff fc64 	bl	8012b1c <prvGetExpectedIdleTime>
 8013254:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8013256:	68fb      	ldr	r3, [r7, #12]
 8013258:	2b01      	cmp	r3, #1
 801325a:	d9eb      	bls.n	8013234 <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 801325c:	f7ff fc50 	bl	8012b00 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 8013260:	4b11      	ldr	r3, [pc, #68]	@ (80132a8 <prvIdleTask+0x7c>)
 8013262:	681a      	ldr	r2, [r3, #0]
 8013264:	4b11      	ldr	r3, [pc, #68]	@ (80132ac <prvIdleTask+0x80>)
 8013266:	681b      	ldr	r3, [r3, #0]
 8013268:	429a      	cmp	r2, r3
 801326a:	d20d      	bcs.n	8013288 <prvIdleTask+0x5c>
	__asm volatile
 801326c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013270:	b672      	cpsid	i
 8013272:	f383 8811 	msr	BASEPRI, r3
 8013276:	f3bf 8f6f 	isb	sy
 801327a:	f3bf 8f4f 	dsb	sy
 801327e:	b662      	cpsie	i
 8013280:	60bb      	str	r3, [r7, #8]
}
 8013282:	bf00      	nop
 8013284:	bf00      	nop
 8013286:	e7fd      	b.n	8013284 <prvIdleTask+0x58>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 8013288:	f7ff fc48 	bl	8012b1c <prvGetExpectedIdleTime>
 801328c:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 801328e:	68fb      	ldr	r3, [r7, #12]
 8013290:	2b01      	cmp	r3, #1
 8013292:	d902      	bls.n	801329a <prvIdleTask+0x6e>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 8013294:	68f8      	ldr	r0, [r7, #12]
 8013296:	f001 f87b 	bl	8014390 <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 801329a:	f7ff fc77 	bl	8012b8c <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 801329e:	e7c9      	b.n	8013234 <prvIdleTask+0x8>
 80132a0:	20001498 	.word	0x20001498
 80132a4:	e000ed04 	.word	0xe000ed04
 80132a8:	20001988 	.word	0x20001988
 80132ac:	2000196c 	.word	0x2000196c

080132b0 <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE != 0 )

	eSleepModeStatus eTaskConfirmSleepModeStatus( void )
	{
 80132b0:	b480      	push	{r7}
 80132b2:	b083      	sub	sp, #12
 80132b4:	af00      	add	r7, sp, #0
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
 80132b6:	2301      	movs	r3, #1
 80132b8:	603b      	str	r3, [r7, #0]
	eSleepModeStatus eReturn = eStandardSleep;
 80132ba:	2301      	movs	r3, #1
 80132bc:	71fb      	strb	r3, [r7, #7]

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 80132be:	4b0f      	ldr	r3, [pc, #60]	@ (80132fc <eTaskConfirmSleepModeStatus+0x4c>)
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	2b00      	cmp	r3, #0
 80132c4:	d002      	beq.n	80132cc <eTaskConfirmSleepModeStatus+0x1c>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 80132c6:	2300      	movs	r3, #0
 80132c8:	71fb      	strb	r3, [r7, #7]
 80132ca:	e010      	b.n	80132ee <eTaskConfirmSleepModeStatus+0x3e>
		}
		else if( xYieldPending != pdFALSE )
 80132cc:	4b0c      	ldr	r3, [pc, #48]	@ (8013300 <eTaskConfirmSleepModeStatus+0x50>)
 80132ce:	681b      	ldr	r3, [r3, #0]
 80132d0:	2b00      	cmp	r3, #0
 80132d2:	d002      	beq.n	80132da <eTaskConfirmSleepModeStatus+0x2a>
		{
			/* A yield was pended while the scheduler was suspended. */
			eReturn = eAbortSleep;
 80132d4:	2300      	movs	r3, #0
 80132d6:	71fb      	strb	r3, [r7, #7]
 80132d8:	e009      	b.n	80132ee <eTaskConfirmSleepModeStatus+0x3e>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 80132da:	4b0a      	ldr	r3, [pc, #40]	@ (8013304 <eTaskConfirmSleepModeStatus+0x54>)
 80132dc:	681a      	ldr	r2, [r3, #0]
 80132de:	4b0a      	ldr	r3, [pc, #40]	@ (8013308 <eTaskConfirmSleepModeStatus+0x58>)
 80132e0:	6819      	ldr	r1, [r3, #0]
 80132e2:	683b      	ldr	r3, [r7, #0]
 80132e4:	1acb      	subs	r3, r1, r3
 80132e6:	429a      	cmp	r2, r3
 80132e8:	d101      	bne.n	80132ee <eTaskConfirmSleepModeStatus+0x3e>
			{
				eReturn = eNoTasksWaitingTimeout;
 80132ea:	2302      	movs	r3, #2
 80132ec:	71fb      	strb	r3, [r7, #7]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
 80132ee:	79fb      	ldrb	r3, [r7, #7]
	}
 80132f0:	4618      	mov	r0, r3
 80132f2:	370c      	adds	r7, #12
 80132f4:	46bd      	mov	sp, r7
 80132f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132fa:	4770      	bx	lr
 80132fc:	20001928 	.word	0x20001928
 8013300:	2000197c 	.word	0x2000197c
 8013304:	20001954 	.word	0x20001954
 8013308:	20001968 	.word	0x20001968

0801330c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801330c:	b580      	push	{r7, lr}
 801330e:	b082      	sub	sp, #8
 8013310:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8013312:	2300      	movs	r3, #0
 8013314:	607b      	str	r3, [r7, #4]
 8013316:	e00c      	b.n	8013332 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8013318:	687a      	ldr	r2, [r7, #4]
 801331a:	4613      	mov	r3, r2
 801331c:	009b      	lsls	r3, r3, #2
 801331e:	4413      	add	r3, r2
 8013320:	009b      	lsls	r3, r3, #2
 8013322:	4a12      	ldr	r2, [pc, #72]	@ (801336c <prvInitialiseTaskLists+0x60>)
 8013324:	4413      	add	r3, r2
 8013326:	4618      	mov	r0, r3
 8013328:	f7fd ff3c 	bl	80111a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	3301      	adds	r3, #1
 8013330:	607b      	str	r3, [r7, #4]
 8013332:	687b      	ldr	r3, [r7, #4]
 8013334:	2b37      	cmp	r3, #55	@ 0x37
 8013336:	d9ef      	bls.n	8013318 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8013338:	480d      	ldr	r0, [pc, #52]	@ (8013370 <prvInitialiseTaskLists+0x64>)
 801333a:	f7fd ff33 	bl	80111a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801333e:	480d      	ldr	r0, [pc, #52]	@ (8013374 <prvInitialiseTaskLists+0x68>)
 8013340:	f7fd ff30 	bl	80111a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013344:	480c      	ldr	r0, [pc, #48]	@ (8013378 <prvInitialiseTaskLists+0x6c>)
 8013346:	f7fd ff2d 	bl	80111a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801334a:	480c      	ldr	r0, [pc, #48]	@ (801337c <prvInitialiseTaskLists+0x70>)
 801334c:	f7fd ff2a 	bl	80111a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013350:	480b      	ldr	r0, [pc, #44]	@ (8013380 <prvInitialiseTaskLists+0x74>)
 8013352:	f7fd ff27 	bl	80111a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8013356:	4b0b      	ldr	r3, [pc, #44]	@ (8013384 <prvInitialiseTaskLists+0x78>)
 8013358:	4a05      	ldr	r2, [pc, #20]	@ (8013370 <prvInitialiseTaskLists+0x64>)
 801335a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801335c:	4b0a      	ldr	r3, [pc, #40]	@ (8013388 <prvInitialiseTaskLists+0x7c>)
 801335e:	4a05      	ldr	r2, [pc, #20]	@ (8013374 <prvInitialiseTaskLists+0x68>)
 8013360:	601a      	str	r2, [r3, #0]
}
 8013362:	bf00      	nop
 8013364:	3708      	adds	r7, #8
 8013366:	46bd      	mov	sp, r7
 8013368:	bd80      	pop	{r7, pc}
 801336a:	bf00      	nop
 801336c:	20001498 	.word	0x20001498
 8013370:	200018f8 	.word	0x200018f8
 8013374:	2000190c 	.word	0x2000190c
 8013378:	20001928 	.word	0x20001928
 801337c:	2000193c 	.word	0x2000193c
 8013380:	20001954 	.word	0x20001954
 8013384:	20001920 	.word	0x20001920
 8013388:	20001924 	.word	0x20001924

0801338c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801338c:	b580      	push	{r7, lr}
 801338e:	b082      	sub	sp, #8
 8013390:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013392:	e019      	b.n	80133c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013394:	f000 ff42 	bl	801421c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013398:	4b10      	ldr	r3, [pc, #64]	@ (80133dc <prvCheckTasksWaitingTermination+0x50>)
 801339a:	68db      	ldr	r3, [r3, #12]
 801339c:	68db      	ldr	r3, [r3, #12]
 801339e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	3304      	adds	r3, #4
 80133a4:	4618      	mov	r0, r3
 80133a6:	f7fd ff87 	bl	80112b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80133aa:	4b0d      	ldr	r3, [pc, #52]	@ (80133e0 <prvCheckTasksWaitingTermination+0x54>)
 80133ac:	681b      	ldr	r3, [r3, #0]
 80133ae:	3b01      	subs	r3, #1
 80133b0:	4a0b      	ldr	r2, [pc, #44]	@ (80133e0 <prvCheckTasksWaitingTermination+0x54>)
 80133b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80133b4:	4b0b      	ldr	r3, [pc, #44]	@ (80133e4 <prvCheckTasksWaitingTermination+0x58>)
 80133b6:	681b      	ldr	r3, [r3, #0]
 80133b8:	3b01      	subs	r3, #1
 80133ba:	4a0a      	ldr	r2, [pc, #40]	@ (80133e4 <prvCheckTasksWaitingTermination+0x58>)
 80133bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80133be:	f000 ff63 	bl	8014288 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80133c2:	6878      	ldr	r0, [r7, #4]
 80133c4:	f000 f810 	bl	80133e8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80133c8:	4b06      	ldr	r3, [pc, #24]	@ (80133e4 <prvCheckTasksWaitingTermination+0x58>)
 80133ca:	681b      	ldr	r3, [r3, #0]
 80133cc:	2b00      	cmp	r3, #0
 80133ce:	d1e1      	bne.n	8013394 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80133d0:	bf00      	nop
 80133d2:	bf00      	nop
 80133d4:	3708      	adds	r7, #8
 80133d6:	46bd      	mov	sp, r7
 80133d8:	bd80      	pop	{r7, pc}
 80133da:	bf00      	nop
 80133dc:	2000193c 	.word	0x2000193c
 80133e0:	20001968 	.word	0x20001968
 80133e4:	20001950 	.word	0x20001950

080133e8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80133e8:	b580      	push	{r7, lr}
 80133ea:	b084      	sub	sp, #16
 80133ec:	af00      	add	r7, sp, #0
 80133ee:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	d108      	bne.n	801340c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80133fe:	4618      	mov	r0, r3
 8013400:	f001 f9ec 	bl	80147dc <vPortFree>
				vPortFree( pxTCB );
 8013404:	6878      	ldr	r0, [r7, #4]
 8013406:	f001 f9e9 	bl	80147dc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801340a:	e01b      	b.n	8013444 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8013412:	2b01      	cmp	r3, #1
 8013414:	d103      	bne.n	801341e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8013416:	6878      	ldr	r0, [r7, #4]
 8013418:	f001 f9e0 	bl	80147dc <vPortFree>
	}
 801341c:	e012      	b.n	8013444 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8013424:	2b02      	cmp	r3, #2
 8013426:	d00d      	beq.n	8013444 <prvDeleteTCB+0x5c>
	__asm volatile
 8013428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801342c:	b672      	cpsid	i
 801342e:	f383 8811 	msr	BASEPRI, r3
 8013432:	f3bf 8f6f 	isb	sy
 8013436:	f3bf 8f4f 	dsb	sy
 801343a:	b662      	cpsie	i
 801343c:	60fb      	str	r3, [r7, #12]
}
 801343e:	bf00      	nop
 8013440:	bf00      	nop
 8013442:	e7fd      	b.n	8013440 <prvDeleteTCB+0x58>
	}
 8013444:	bf00      	nop
 8013446:	3710      	adds	r7, #16
 8013448:	46bd      	mov	sp, r7
 801344a:	bd80      	pop	{r7, pc}

0801344c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801344c:	b480      	push	{r7}
 801344e:	b083      	sub	sp, #12
 8013450:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8013452:	4b0c      	ldr	r3, [pc, #48]	@ (8013484 <prvResetNextTaskUnblockTime+0x38>)
 8013454:	681b      	ldr	r3, [r3, #0]
 8013456:	681b      	ldr	r3, [r3, #0]
 8013458:	2b00      	cmp	r3, #0
 801345a:	d104      	bne.n	8013466 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801345c:	4b0a      	ldr	r3, [pc, #40]	@ (8013488 <prvResetNextTaskUnblockTime+0x3c>)
 801345e:	f04f 32ff 	mov.w	r2, #4294967295
 8013462:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8013464:	e008      	b.n	8013478 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013466:	4b07      	ldr	r3, [pc, #28]	@ (8013484 <prvResetNextTaskUnblockTime+0x38>)
 8013468:	681b      	ldr	r3, [r3, #0]
 801346a:	68db      	ldr	r3, [r3, #12]
 801346c:	68db      	ldr	r3, [r3, #12]
 801346e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	685b      	ldr	r3, [r3, #4]
 8013474:	4a04      	ldr	r2, [pc, #16]	@ (8013488 <prvResetNextTaskUnblockTime+0x3c>)
 8013476:	6013      	str	r3, [r2, #0]
}
 8013478:	bf00      	nop
 801347a:	370c      	adds	r7, #12
 801347c:	46bd      	mov	sp, r7
 801347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013482:	4770      	bx	lr
 8013484:	20001920 	.word	0x20001920
 8013488:	20001988 	.word	0x20001988

0801348c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 801348c:	b480      	push	{r7}
 801348e:	b083      	sub	sp, #12
 8013490:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8013492:	4b05      	ldr	r3, [pc, #20]	@ (80134a8 <xTaskGetCurrentTaskHandle+0x1c>)
 8013494:	681b      	ldr	r3, [r3, #0]
 8013496:	607b      	str	r3, [r7, #4]

		return xReturn;
 8013498:	687b      	ldr	r3, [r7, #4]
	}
 801349a:	4618      	mov	r0, r3
 801349c:	370c      	adds	r7, #12
 801349e:	46bd      	mov	sp, r7
 80134a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134a4:	4770      	bx	lr
 80134a6:	bf00      	nop
 80134a8:	20001494 	.word	0x20001494

080134ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80134ac:	b480      	push	{r7}
 80134ae:	b083      	sub	sp, #12
 80134b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80134b2:	4b0b      	ldr	r3, [pc, #44]	@ (80134e0 <xTaskGetSchedulerState+0x34>)
 80134b4:	681b      	ldr	r3, [r3, #0]
 80134b6:	2b00      	cmp	r3, #0
 80134b8:	d102      	bne.n	80134c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80134ba:	2301      	movs	r3, #1
 80134bc:	607b      	str	r3, [r7, #4]
 80134be:	e008      	b.n	80134d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80134c0:	4b08      	ldr	r3, [pc, #32]	@ (80134e4 <xTaskGetSchedulerState+0x38>)
 80134c2:	681b      	ldr	r3, [r3, #0]
 80134c4:	2b00      	cmp	r3, #0
 80134c6:	d102      	bne.n	80134ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80134c8:	2302      	movs	r3, #2
 80134ca:	607b      	str	r3, [r7, #4]
 80134cc:	e001      	b.n	80134d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80134ce:	2300      	movs	r3, #0
 80134d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80134d2:	687b      	ldr	r3, [r7, #4]
	}
 80134d4:	4618      	mov	r0, r3
 80134d6:	370c      	adds	r7, #12
 80134d8:	46bd      	mov	sp, r7
 80134da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134de:	4770      	bx	lr
 80134e0:	20001974 	.word	0x20001974
 80134e4:	20001990 	.word	0x20001990

080134e8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80134e8:	b580      	push	{r7, lr}
 80134ea:	b084      	sub	sp, #16
 80134ec:	af00      	add	r7, sp, #0
 80134ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80134f4:	2300      	movs	r3, #0
 80134f6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	2b00      	cmp	r3, #0
 80134fc:	d051      	beq.n	80135a2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80134fe:	68bb      	ldr	r3, [r7, #8]
 8013500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013502:	4b2a      	ldr	r3, [pc, #168]	@ (80135ac <xTaskPriorityInherit+0xc4>)
 8013504:	681b      	ldr	r3, [r3, #0]
 8013506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013508:	429a      	cmp	r2, r3
 801350a:	d241      	bcs.n	8013590 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801350c:	68bb      	ldr	r3, [r7, #8]
 801350e:	699b      	ldr	r3, [r3, #24]
 8013510:	2b00      	cmp	r3, #0
 8013512:	db06      	blt.n	8013522 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013514:	4b25      	ldr	r3, [pc, #148]	@ (80135ac <xTaskPriorityInherit+0xc4>)
 8013516:	681b      	ldr	r3, [r3, #0]
 8013518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801351a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801351e:	68bb      	ldr	r3, [r7, #8]
 8013520:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8013522:	68bb      	ldr	r3, [r7, #8]
 8013524:	6959      	ldr	r1, [r3, #20]
 8013526:	68bb      	ldr	r3, [r7, #8]
 8013528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801352a:	4613      	mov	r3, r2
 801352c:	009b      	lsls	r3, r3, #2
 801352e:	4413      	add	r3, r2
 8013530:	009b      	lsls	r3, r3, #2
 8013532:	4a1f      	ldr	r2, [pc, #124]	@ (80135b0 <xTaskPriorityInherit+0xc8>)
 8013534:	4413      	add	r3, r2
 8013536:	4299      	cmp	r1, r3
 8013538:	d122      	bne.n	8013580 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801353a:	68bb      	ldr	r3, [r7, #8]
 801353c:	3304      	adds	r3, #4
 801353e:	4618      	mov	r0, r3
 8013540:	f7fd feba 	bl	80112b8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8013544:	4b19      	ldr	r3, [pc, #100]	@ (80135ac <xTaskPriorityInherit+0xc4>)
 8013546:	681b      	ldr	r3, [r3, #0]
 8013548:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801354a:	68bb      	ldr	r3, [r7, #8]
 801354c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801354e:	68bb      	ldr	r3, [r7, #8]
 8013550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013552:	4b18      	ldr	r3, [pc, #96]	@ (80135b4 <xTaskPriorityInherit+0xcc>)
 8013554:	681b      	ldr	r3, [r3, #0]
 8013556:	429a      	cmp	r2, r3
 8013558:	d903      	bls.n	8013562 <xTaskPriorityInherit+0x7a>
 801355a:	68bb      	ldr	r3, [r7, #8]
 801355c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801355e:	4a15      	ldr	r2, [pc, #84]	@ (80135b4 <xTaskPriorityInherit+0xcc>)
 8013560:	6013      	str	r3, [r2, #0]
 8013562:	68bb      	ldr	r3, [r7, #8]
 8013564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013566:	4613      	mov	r3, r2
 8013568:	009b      	lsls	r3, r3, #2
 801356a:	4413      	add	r3, r2
 801356c:	009b      	lsls	r3, r3, #2
 801356e:	4a10      	ldr	r2, [pc, #64]	@ (80135b0 <xTaskPriorityInherit+0xc8>)
 8013570:	441a      	add	r2, r3
 8013572:	68bb      	ldr	r3, [r7, #8]
 8013574:	3304      	adds	r3, #4
 8013576:	4619      	mov	r1, r3
 8013578:	4610      	mov	r0, r2
 801357a:	f7fd fe40 	bl	80111fe <vListInsertEnd>
 801357e:	e004      	b.n	801358a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8013580:	4b0a      	ldr	r3, [pc, #40]	@ (80135ac <xTaskPriorityInherit+0xc4>)
 8013582:	681b      	ldr	r3, [r3, #0]
 8013584:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013586:	68bb      	ldr	r3, [r7, #8]
 8013588:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801358a:	2301      	movs	r3, #1
 801358c:	60fb      	str	r3, [r7, #12]
 801358e:	e008      	b.n	80135a2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8013590:	68bb      	ldr	r3, [r7, #8]
 8013592:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013594:	4b05      	ldr	r3, [pc, #20]	@ (80135ac <xTaskPriorityInherit+0xc4>)
 8013596:	681b      	ldr	r3, [r3, #0]
 8013598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801359a:	429a      	cmp	r2, r3
 801359c:	d201      	bcs.n	80135a2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801359e:	2301      	movs	r3, #1
 80135a0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80135a2:	68fb      	ldr	r3, [r7, #12]
	}
 80135a4:	4618      	mov	r0, r3
 80135a6:	3710      	adds	r7, #16
 80135a8:	46bd      	mov	sp, r7
 80135aa:	bd80      	pop	{r7, pc}
 80135ac:	20001494 	.word	0x20001494
 80135b0:	20001498 	.word	0x20001498
 80135b4:	20001970 	.word	0x20001970

080135b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80135b8:	b580      	push	{r7, lr}
 80135ba:	b086      	sub	sp, #24
 80135bc:	af00      	add	r7, sp, #0
 80135be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80135c0:	687b      	ldr	r3, [r7, #4]
 80135c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80135c4:	2300      	movs	r3, #0
 80135c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	d05c      	beq.n	8013688 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80135ce:	4b31      	ldr	r3, [pc, #196]	@ (8013694 <xTaskPriorityDisinherit+0xdc>)
 80135d0:	681b      	ldr	r3, [r3, #0]
 80135d2:	693a      	ldr	r2, [r7, #16]
 80135d4:	429a      	cmp	r2, r3
 80135d6:	d00d      	beq.n	80135f4 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80135d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135dc:	b672      	cpsid	i
 80135de:	f383 8811 	msr	BASEPRI, r3
 80135e2:	f3bf 8f6f 	isb	sy
 80135e6:	f3bf 8f4f 	dsb	sy
 80135ea:	b662      	cpsie	i
 80135ec:	60fb      	str	r3, [r7, #12]
}
 80135ee:	bf00      	nop
 80135f0:	bf00      	nop
 80135f2:	e7fd      	b.n	80135f0 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80135f4:	693b      	ldr	r3, [r7, #16]
 80135f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d10d      	bne.n	8013618 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80135fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013600:	b672      	cpsid	i
 8013602:	f383 8811 	msr	BASEPRI, r3
 8013606:	f3bf 8f6f 	isb	sy
 801360a:	f3bf 8f4f 	dsb	sy
 801360e:	b662      	cpsie	i
 8013610:	60bb      	str	r3, [r7, #8]
}
 8013612:	bf00      	nop
 8013614:	bf00      	nop
 8013616:	e7fd      	b.n	8013614 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8013618:	693b      	ldr	r3, [r7, #16]
 801361a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801361c:	1e5a      	subs	r2, r3, #1
 801361e:	693b      	ldr	r3, [r7, #16]
 8013620:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013622:	693b      	ldr	r3, [r7, #16]
 8013624:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013626:	693b      	ldr	r3, [r7, #16]
 8013628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801362a:	429a      	cmp	r2, r3
 801362c:	d02c      	beq.n	8013688 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801362e:	693b      	ldr	r3, [r7, #16]
 8013630:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013632:	2b00      	cmp	r3, #0
 8013634:	d128      	bne.n	8013688 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013636:	693b      	ldr	r3, [r7, #16]
 8013638:	3304      	adds	r3, #4
 801363a:	4618      	mov	r0, r3
 801363c:	f7fd fe3c 	bl	80112b8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8013640:	693b      	ldr	r3, [r7, #16]
 8013642:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8013644:	693b      	ldr	r3, [r7, #16]
 8013646:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013648:	693b      	ldr	r3, [r7, #16]
 801364a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801364c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8013650:	693b      	ldr	r3, [r7, #16]
 8013652:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8013654:	693b      	ldr	r3, [r7, #16]
 8013656:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013658:	4b0f      	ldr	r3, [pc, #60]	@ (8013698 <xTaskPriorityDisinherit+0xe0>)
 801365a:	681b      	ldr	r3, [r3, #0]
 801365c:	429a      	cmp	r2, r3
 801365e:	d903      	bls.n	8013668 <xTaskPriorityDisinherit+0xb0>
 8013660:	693b      	ldr	r3, [r7, #16]
 8013662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013664:	4a0c      	ldr	r2, [pc, #48]	@ (8013698 <xTaskPriorityDisinherit+0xe0>)
 8013666:	6013      	str	r3, [r2, #0]
 8013668:	693b      	ldr	r3, [r7, #16]
 801366a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801366c:	4613      	mov	r3, r2
 801366e:	009b      	lsls	r3, r3, #2
 8013670:	4413      	add	r3, r2
 8013672:	009b      	lsls	r3, r3, #2
 8013674:	4a09      	ldr	r2, [pc, #36]	@ (801369c <xTaskPriorityDisinherit+0xe4>)
 8013676:	441a      	add	r2, r3
 8013678:	693b      	ldr	r3, [r7, #16]
 801367a:	3304      	adds	r3, #4
 801367c:	4619      	mov	r1, r3
 801367e:	4610      	mov	r0, r2
 8013680:	f7fd fdbd 	bl	80111fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8013684:	2301      	movs	r3, #1
 8013686:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013688:	697b      	ldr	r3, [r7, #20]
	}
 801368a:	4618      	mov	r0, r3
 801368c:	3718      	adds	r7, #24
 801368e:	46bd      	mov	sp, r7
 8013690:	bd80      	pop	{r7, pc}
 8013692:	bf00      	nop
 8013694:	20001494 	.word	0x20001494
 8013698:	20001970 	.word	0x20001970
 801369c:	20001498 	.word	0x20001498

080136a0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80136a0:	b580      	push	{r7, lr}
 80136a2:	b088      	sub	sp, #32
 80136a4:	af00      	add	r7, sp, #0
 80136a6:	6078      	str	r0, [r7, #4]
 80136a8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80136ae:	2301      	movs	r3, #1
 80136b0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	2b00      	cmp	r3, #0
 80136b6:	d070      	beq.n	801379a <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80136b8:	69bb      	ldr	r3, [r7, #24]
 80136ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80136bc:	2b00      	cmp	r3, #0
 80136be:	d10d      	bne.n	80136dc <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 80136c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136c4:	b672      	cpsid	i
 80136c6:	f383 8811 	msr	BASEPRI, r3
 80136ca:	f3bf 8f6f 	isb	sy
 80136ce:	f3bf 8f4f 	dsb	sy
 80136d2:	b662      	cpsie	i
 80136d4:	60fb      	str	r3, [r7, #12]
}
 80136d6:	bf00      	nop
 80136d8:	bf00      	nop
 80136da:	e7fd      	b.n	80136d8 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80136dc:	69bb      	ldr	r3, [r7, #24]
 80136de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80136e0:	683a      	ldr	r2, [r7, #0]
 80136e2:	429a      	cmp	r2, r3
 80136e4:	d902      	bls.n	80136ec <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80136e6:	683b      	ldr	r3, [r7, #0]
 80136e8:	61fb      	str	r3, [r7, #28]
 80136ea:	e002      	b.n	80136f2 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80136ec:	69bb      	ldr	r3, [r7, #24]
 80136ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80136f0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80136f2:	69bb      	ldr	r3, [r7, #24]
 80136f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136f6:	69fa      	ldr	r2, [r7, #28]
 80136f8:	429a      	cmp	r2, r3
 80136fa:	d04e      	beq.n	801379a <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80136fc:	69bb      	ldr	r3, [r7, #24]
 80136fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8013700:	697a      	ldr	r2, [r7, #20]
 8013702:	429a      	cmp	r2, r3
 8013704:	d149      	bne.n	801379a <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8013706:	4b27      	ldr	r3, [pc, #156]	@ (80137a4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8013708:	681b      	ldr	r3, [r3, #0]
 801370a:	69ba      	ldr	r2, [r7, #24]
 801370c:	429a      	cmp	r2, r3
 801370e:	d10d      	bne.n	801372c <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 8013710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013714:	b672      	cpsid	i
 8013716:	f383 8811 	msr	BASEPRI, r3
 801371a:	f3bf 8f6f 	isb	sy
 801371e:	f3bf 8f4f 	dsb	sy
 8013722:	b662      	cpsie	i
 8013724:	60bb      	str	r3, [r7, #8]
}
 8013726:	bf00      	nop
 8013728:	bf00      	nop
 801372a:	e7fd      	b.n	8013728 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801372c:	69bb      	ldr	r3, [r7, #24]
 801372e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013730:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8013732:	69bb      	ldr	r3, [r7, #24]
 8013734:	69fa      	ldr	r2, [r7, #28]
 8013736:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8013738:	69bb      	ldr	r3, [r7, #24]
 801373a:	699b      	ldr	r3, [r3, #24]
 801373c:	2b00      	cmp	r3, #0
 801373e:	db04      	blt.n	801374a <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013740:	69fb      	ldr	r3, [r7, #28]
 8013742:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8013746:	69bb      	ldr	r3, [r7, #24]
 8013748:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801374a:	69bb      	ldr	r3, [r7, #24]
 801374c:	6959      	ldr	r1, [r3, #20]
 801374e:	693a      	ldr	r2, [r7, #16]
 8013750:	4613      	mov	r3, r2
 8013752:	009b      	lsls	r3, r3, #2
 8013754:	4413      	add	r3, r2
 8013756:	009b      	lsls	r3, r3, #2
 8013758:	4a13      	ldr	r2, [pc, #76]	@ (80137a8 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 801375a:	4413      	add	r3, r2
 801375c:	4299      	cmp	r1, r3
 801375e:	d11c      	bne.n	801379a <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013760:	69bb      	ldr	r3, [r7, #24]
 8013762:	3304      	adds	r3, #4
 8013764:	4618      	mov	r0, r3
 8013766:	f7fd fda7 	bl	80112b8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801376a:	69bb      	ldr	r3, [r7, #24]
 801376c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801376e:	4b0f      	ldr	r3, [pc, #60]	@ (80137ac <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8013770:	681b      	ldr	r3, [r3, #0]
 8013772:	429a      	cmp	r2, r3
 8013774:	d903      	bls.n	801377e <vTaskPriorityDisinheritAfterTimeout+0xde>
 8013776:	69bb      	ldr	r3, [r7, #24]
 8013778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801377a:	4a0c      	ldr	r2, [pc, #48]	@ (80137ac <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 801377c:	6013      	str	r3, [r2, #0]
 801377e:	69bb      	ldr	r3, [r7, #24]
 8013780:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013782:	4613      	mov	r3, r2
 8013784:	009b      	lsls	r3, r3, #2
 8013786:	4413      	add	r3, r2
 8013788:	009b      	lsls	r3, r3, #2
 801378a:	4a07      	ldr	r2, [pc, #28]	@ (80137a8 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 801378c:	441a      	add	r2, r3
 801378e:	69bb      	ldr	r3, [r7, #24]
 8013790:	3304      	adds	r3, #4
 8013792:	4619      	mov	r1, r3
 8013794:	4610      	mov	r0, r2
 8013796:	f7fd fd32 	bl	80111fe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801379a:	bf00      	nop
 801379c:	3720      	adds	r7, #32
 801379e:	46bd      	mov	sp, r7
 80137a0:	bd80      	pop	{r7, pc}
 80137a2:	bf00      	nop
 80137a4:	20001494 	.word	0x20001494
 80137a8:	20001498 	.word	0x20001498
 80137ac:	20001970 	.word	0x20001970

080137b0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80137b0:	b480      	push	{r7}
 80137b2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80137b4:	4b07      	ldr	r3, [pc, #28]	@ (80137d4 <pvTaskIncrementMutexHeldCount+0x24>)
 80137b6:	681b      	ldr	r3, [r3, #0]
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d004      	beq.n	80137c6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80137bc:	4b05      	ldr	r3, [pc, #20]	@ (80137d4 <pvTaskIncrementMutexHeldCount+0x24>)
 80137be:	681b      	ldr	r3, [r3, #0]
 80137c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80137c2:	3201      	adds	r2, #1
 80137c4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80137c6:	4b03      	ldr	r3, [pc, #12]	@ (80137d4 <pvTaskIncrementMutexHeldCount+0x24>)
 80137c8:	681b      	ldr	r3, [r3, #0]
	}
 80137ca:	4618      	mov	r0, r3
 80137cc:	46bd      	mov	sp, r7
 80137ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137d2:	4770      	bx	lr
 80137d4:	20001494 	.word	0x20001494

080137d8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80137d8:	b580      	push	{r7, lr}
 80137da:	b086      	sub	sp, #24
 80137dc:	af00      	add	r7, sp, #0
 80137de:	60f8      	str	r0, [r7, #12]
 80137e0:	60b9      	str	r1, [r7, #8]
 80137e2:	607a      	str	r2, [r7, #4]
 80137e4:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80137e6:	f000 fd19 	bl	801421c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80137ea:	4b26      	ldr	r3, [pc, #152]	@ (8013884 <xTaskNotifyWait+0xac>)
 80137ec:	681b      	ldr	r3, [r3, #0]
 80137ee:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80137f2:	b2db      	uxtb	r3, r3
 80137f4:	2b02      	cmp	r3, #2
 80137f6:	d01a      	beq.n	801382e <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80137f8:	4b22      	ldr	r3, [pc, #136]	@ (8013884 <xTaskNotifyWait+0xac>)
 80137fa:	681b      	ldr	r3, [r3, #0]
 80137fc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80137fe:	68fa      	ldr	r2, [r7, #12]
 8013800:	43d2      	mvns	r2, r2
 8013802:	400a      	ands	r2, r1
 8013804:	655a      	str	r2, [r3, #84]	@ 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8013806:	4b1f      	ldr	r3, [pc, #124]	@ (8013884 <xTaskNotifyWait+0xac>)
 8013808:	681b      	ldr	r3, [r3, #0]
 801380a:	2201      	movs	r2, #1
 801380c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8013810:	683b      	ldr	r3, [r7, #0]
 8013812:	2b00      	cmp	r3, #0
 8013814:	d00b      	beq.n	801382e <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013816:	2101      	movs	r1, #1
 8013818:	6838      	ldr	r0, [r7, #0]
 801381a:	f000 f837 	bl	801388c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801381e:	4b1a      	ldr	r3, [pc, #104]	@ (8013888 <xTaskNotifyWait+0xb0>)
 8013820:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013824:	601a      	str	r2, [r3, #0]
 8013826:	f3bf 8f4f 	dsb	sy
 801382a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801382e:	f000 fd2b 	bl	8014288 <vPortExitCritical>

		taskENTER_CRITICAL();
 8013832:	f000 fcf3 	bl	801421c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	2b00      	cmp	r3, #0
 801383a:	d004      	beq.n	8013846 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 801383c:	4b11      	ldr	r3, [pc, #68]	@ (8013884 <xTaskNotifyWait+0xac>)
 801383e:	681b      	ldr	r3, [r3, #0]
 8013840:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8013846:	4b0f      	ldr	r3, [pc, #60]	@ (8013884 <xTaskNotifyWait+0xac>)
 8013848:	681b      	ldr	r3, [r3, #0]
 801384a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 801384e:	b2db      	uxtb	r3, r3
 8013850:	2b02      	cmp	r3, #2
 8013852:	d002      	beq.n	801385a <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8013854:	2300      	movs	r3, #0
 8013856:	617b      	str	r3, [r7, #20]
 8013858:	e008      	b.n	801386c <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 801385a:	4b0a      	ldr	r3, [pc, #40]	@ (8013884 <xTaskNotifyWait+0xac>)
 801385c:	681b      	ldr	r3, [r3, #0]
 801385e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8013860:	68ba      	ldr	r2, [r7, #8]
 8013862:	43d2      	mvns	r2, r2
 8013864:	400a      	ands	r2, r1
 8013866:	655a      	str	r2, [r3, #84]	@ 0x54
				xReturn = pdTRUE;
 8013868:	2301      	movs	r3, #1
 801386a:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801386c:	4b05      	ldr	r3, [pc, #20]	@ (8013884 <xTaskNotifyWait+0xac>)
 801386e:	681b      	ldr	r3, [r3, #0]
 8013870:	2200      	movs	r2, #0
 8013872:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 8013876:	f000 fd07 	bl	8014288 <vPortExitCritical>

		return xReturn;
 801387a:	697b      	ldr	r3, [r7, #20]
	}
 801387c:	4618      	mov	r0, r3
 801387e:	3718      	adds	r7, #24
 8013880:	46bd      	mov	sp, r7
 8013882:	bd80      	pop	{r7, pc}
 8013884:	20001494 	.word	0x20001494
 8013888:	e000ed04 	.word	0xe000ed04

0801388c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801388c:	b580      	push	{r7, lr}
 801388e:	b084      	sub	sp, #16
 8013890:	af00      	add	r7, sp, #0
 8013892:	6078      	str	r0, [r7, #4]
 8013894:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8013896:	4b21      	ldr	r3, [pc, #132]	@ (801391c <prvAddCurrentTaskToDelayedList+0x90>)
 8013898:	681b      	ldr	r3, [r3, #0]
 801389a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801389c:	4b20      	ldr	r3, [pc, #128]	@ (8013920 <prvAddCurrentTaskToDelayedList+0x94>)
 801389e:	681b      	ldr	r3, [r3, #0]
 80138a0:	3304      	adds	r3, #4
 80138a2:	4618      	mov	r0, r3
 80138a4:	f7fd fd08 	bl	80112b8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80138ae:	d10a      	bne.n	80138c6 <prvAddCurrentTaskToDelayedList+0x3a>
 80138b0:	683b      	ldr	r3, [r7, #0]
 80138b2:	2b00      	cmp	r3, #0
 80138b4:	d007      	beq.n	80138c6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80138b6:	4b1a      	ldr	r3, [pc, #104]	@ (8013920 <prvAddCurrentTaskToDelayedList+0x94>)
 80138b8:	681b      	ldr	r3, [r3, #0]
 80138ba:	3304      	adds	r3, #4
 80138bc:	4619      	mov	r1, r3
 80138be:	4819      	ldr	r0, [pc, #100]	@ (8013924 <prvAddCurrentTaskToDelayedList+0x98>)
 80138c0:	f7fd fc9d 	bl	80111fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80138c4:	e026      	b.n	8013914 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80138c6:	68fa      	ldr	r2, [r7, #12]
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	4413      	add	r3, r2
 80138cc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80138ce:	4b14      	ldr	r3, [pc, #80]	@ (8013920 <prvAddCurrentTaskToDelayedList+0x94>)
 80138d0:	681b      	ldr	r3, [r3, #0]
 80138d2:	68ba      	ldr	r2, [r7, #8]
 80138d4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80138d6:	68ba      	ldr	r2, [r7, #8]
 80138d8:	68fb      	ldr	r3, [r7, #12]
 80138da:	429a      	cmp	r2, r3
 80138dc:	d209      	bcs.n	80138f2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80138de:	4b12      	ldr	r3, [pc, #72]	@ (8013928 <prvAddCurrentTaskToDelayedList+0x9c>)
 80138e0:	681a      	ldr	r2, [r3, #0]
 80138e2:	4b0f      	ldr	r3, [pc, #60]	@ (8013920 <prvAddCurrentTaskToDelayedList+0x94>)
 80138e4:	681b      	ldr	r3, [r3, #0]
 80138e6:	3304      	adds	r3, #4
 80138e8:	4619      	mov	r1, r3
 80138ea:	4610      	mov	r0, r2
 80138ec:	f7fd fcab 	bl	8011246 <vListInsert>
}
 80138f0:	e010      	b.n	8013914 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80138f2:	4b0e      	ldr	r3, [pc, #56]	@ (801392c <prvAddCurrentTaskToDelayedList+0xa0>)
 80138f4:	681a      	ldr	r2, [r3, #0]
 80138f6:	4b0a      	ldr	r3, [pc, #40]	@ (8013920 <prvAddCurrentTaskToDelayedList+0x94>)
 80138f8:	681b      	ldr	r3, [r3, #0]
 80138fa:	3304      	adds	r3, #4
 80138fc:	4619      	mov	r1, r3
 80138fe:	4610      	mov	r0, r2
 8013900:	f7fd fca1 	bl	8011246 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013904:	4b0a      	ldr	r3, [pc, #40]	@ (8013930 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013906:	681b      	ldr	r3, [r3, #0]
 8013908:	68ba      	ldr	r2, [r7, #8]
 801390a:	429a      	cmp	r2, r3
 801390c:	d202      	bcs.n	8013914 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801390e:	4a08      	ldr	r2, [pc, #32]	@ (8013930 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013910:	68bb      	ldr	r3, [r7, #8]
 8013912:	6013      	str	r3, [r2, #0]
}
 8013914:	bf00      	nop
 8013916:	3710      	adds	r7, #16
 8013918:	46bd      	mov	sp, r7
 801391a:	bd80      	pop	{r7, pc}
 801391c:	2000196c 	.word	0x2000196c
 8013920:	20001494 	.word	0x20001494
 8013924:	20001954 	.word	0x20001954
 8013928:	20001924 	.word	0x20001924
 801392c:	20001920 	.word	0x20001920
 8013930:	20001988 	.word	0x20001988

08013934 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8013934:	b580      	push	{r7, lr}
 8013936:	b08a      	sub	sp, #40	@ 0x28
 8013938:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801393a:	2300      	movs	r3, #0
 801393c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801393e:	f000 fb21 	bl	8013f84 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8013942:	4b1e      	ldr	r3, [pc, #120]	@ (80139bc <xTimerCreateTimerTask+0x88>)
 8013944:	681b      	ldr	r3, [r3, #0]
 8013946:	2b00      	cmp	r3, #0
 8013948:	d021      	beq.n	801398e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801394a:	2300      	movs	r3, #0
 801394c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801394e:	2300      	movs	r3, #0
 8013950:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8013952:	1d3a      	adds	r2, r7, #4
 8013954:	f107 0108 	add.w	r1, r7, #8
 8013958:	f107 030c 	add.w	r3, r7, #12
 801395c:	4618      	mov	r0, r3
 801395e:	f7fd fc07 	bl	8011170 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8013962:	6879      	ldr	r1, [r7, #4]
 8013964:	68bb      	ldr	r3, [r7, #8]
 8013966:	68fa      	ldr	r2, [r7, #12]
 8013968:	9202      	str	r2, [sp, #8]
 801396a:	9301      	str	r3, [sp, #4]
 801396c:	2302      	movs	r3, #2
 801396e:	9300      	str	r3, [sp, #0]
 8013970:	2300      	movs	r3, #0
 8013972:	460a      	mov	r2, r1
 8013974:	4912      	ldr	r1, [pc, #72]	@ (80139c0 <xTimerCreateTimerTask+0x8c>)
 8013976:	4813      	ldr	r0, [pc, #76]	@ (80139c4 <xTimerCreateTimerTask+0x90>)
 8013978:	f7fe fdf8 	bl	801256c <xTaskCreateStatic>
 801397c:	4603      	mov	r3, r0
 801397e:	4a12      	ldr	r2, [pc, #72]	@ (80139c8 <xTimerCreateTimerTask+0x94>)
 8013980:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8013982:	4b11      	ldr	r3, [pc, #68]	@ (80139c8 <xTimerCreateTimerTask+0x94>)
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	2b00      	cmp	r3, #0
 8013988:	d001      	beq.n	801398e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801398a:	2301      	movs	r3, #1
 801398c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801398e:	697b      	ldr	r3, [r7, #20]
 8013990:	2b00      	cmp	r3, #0
 8013992:	d10d      	bne.n	80139b0 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8013994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013998:	b672      	cpsid	i
 801399a:	f383 8811 	msr	BASEPRI, r3
 801399e:	f3bf 8f6f 	isb	sy
 80139a2:	f3bf 8f4f 	dsb	sy
 80139a6:	b662      	cpsie	i
 80139a8:	613b      	str	r3, [r7, #16]
}
 80139aa:	bf00      	nop
 80139ac:	bf00      	nop
 80139ae:	e7fd      	b.n	80139ac <xTimerCreateTimerTask+0x78>
	return xReturn;
 80139b0:	697b      	ldr	r3, [r7, #20]
}
 80139b2:	4618      	mov	r0, r3
 80139b4:	3718      	adds	r7, #24
 80139b6:	46bd      	mov	sp, r7
 80139b8:	bd80      	pop	{r7, pc}
 80139ba:	bf00      	nop
 80139bc:	200019c4 	.word	0x200019c4
 80139c0:	08017c0c 	.word	0x08017c0c
 80139c4:	08013b0d 	.word	0x08013b0d
 80139c8:	200019c8 	.word	0x200019c8

080139cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80139cc:	b580      	push	{r7, lr}
 80139ce:	b08a      	sub	sp, #40	@ 0x28
 80139d0:	af00      	add	r7, sp, #0
 80139d2:	60f8      	str	r0, [r7, #12]
 80139d4:	60b9      	str	r1, [r7, #8]
 80139d6:	607a      	str	r2, [r7, #4]
 80139d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80139da:	2300      	movs	r3, #0
 80139dc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80139de:	68fb      	ldr	r3, [r7, #12]
 80139e0:	2b00      	cmp	r3, #0
 80139e2:	d10d      	bne.n	8013a00 <xTimerGenericCommand+0x34>
	__asm volatile
 80139e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139e8:	b672      	cpsid	i
 80139ea:	f383 8811 	msr	BASEPRI, r3
 80139ee:	f3bf 8f6f 	isb	sy
 80139f2:	f3bf 8f4f 	dsb	sy
 80139f6:	b662      	cpsie	i
 80139f8:	623b      	str	r3, [r7, #32]
}
 80139fa:	bf00      	nop
 80139fc:	bf00      	nop
 80139fe:	e7fd      	b.n	80139fc <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8013a00:	4b19      	ldr	r3, [pc, #100]	@ (8013a68 <xTimerGenericCommand+0x9c>)
 8013a02:	681b      	ldr	r3, [r3, #0]
 8013a04:	2b00      	cmp	r3, #0
 8013a06:	d02a      	beq.n	8013a5e <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8013a08:	68bb      	ldr	r3, [r7, #8]
 8013a0a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8013a0c:	687b      	ldr	r3, [r7, #4]
 8013a0e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8013a10:	68fb      	ldr	r3, [r7, #12]
 8013a12:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8013a14:	68bb      	ldr	r3, [r7, #8]
 8013a16:	2b05      	cmp	r3, #5
 8013a18:	dc18      	bgt.n	8013a4c <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8013a1a:	f7ff fd47 	bl	80134ac <xTaskGetSchedulerState>
 8013a1e:	4603      	mov	r3, r0
 8013a20:	2b02      	cmp	r3, #2
 8013a22:	d109      	bne.n	8013a38 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8013a24:	4b10      	ldr	r3, [pc, #64]	@ (8013a68 <xTimerGenericCommand+0x9c>)
 8013a26:	6818      	ldr	r0, [r3, #0]
 8013a28:	f107 0110 	add.w	r1, r7, #16
 8013a2c:	2300      	movs	r3, #0
 8013a2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013a30:	f7fd fef8 	bl	8011824 <xQueueGenericSend>
 8013a34:	6278      	str	r0, [r7, #36]	@ 0x24
 8013a36:	e012      	b.n	8013a5e <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8013a38:	4b0b      	ldr	r3, [pc, #44]	@ (8013a68 <xTimerGenericCommand+0x9c>)
 8013a3a:	6818      	ldr	r0, [r3, #0]
 8013a3c:	f107 0110 	add.w	r1, r7, #16
 8013a40:	2300      	movs	r3, #0
 8013a42:	2200      	movs	r2, #0
 8013a44:	f7fd feee 	bl	8011824 <xQueueGenericSend>
 8013a48:	6278      	str	r0, [r7, #36]	@ 0x24
 8013a4a:	e008      	b.n	8013a5e <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8013a4c:	4b06      	ldr	r3, [pc, #24]	@ (8013a68 <xTimerGenericCommand+0x9c>)
 8013a4e:	6818      	ldr	r0, [r3, #0]
 8013a50:	f107 0110 	add.w	r1, r7, #16
 8013a54:	2300      	movs	r3, #0
 8013a56:	683a      	ldr	r2, [r7, #0]
 8013a58:	f7fd ffee 	bl	8011a38 <xQueueGenericSendFromISR>
 8013a5c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8013a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8013a60:	4618      	mov	r0, r3
 8013a62:	3728      	adds	r7, #40	@ 0x28
 8013a64:	46bd      	mov	sp, r7
 8013a66:	bd80      	pop	{r7, pc}
 8013a68:	200019c4 	.word	0x200019c4

08013a6c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8013a6c:	b580      	push	{r7, lr}
 8013a6e:	b088      	sub	sp, #32
 8013a70:	af02      	add	r7, sp, #8
 8013a72:	6078      	str	r0, [r7, #4]
 8013a74:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013a76:	4b24      	ldr	r3, [pc, #144]	@ (8013b08 <prvProcessExpiredTimer+0x9c>)
 8013a78:	681b      	ldr	r3, [r3, #0]
 8013a7a:	68db      	ldr	r3, [r3, #12]
 8013a7c:	68db      	ldr	r3, [r3, #12]
 8013a7e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013a80:	697b      	ldr	r3, [r7, #20]
 8013a82:	3304      	adds	r3, #4
 8013a84:	4618      	mov	r0, r3
 8013a86:	f7fd fc17 	bl	80112b8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013a8a:	697b      	ldr	r3, [r7, #20]
 8013a8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013a90:	f003 0304 	and.w	r3, r3, #4
 8013a94:	2b00      	cmp	r3, #0
 8013a96:	d025      	beq.n	8013ae4 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8013a98:	697b      	ldr	r3, [r7, #20]
 8013a9a:	699a      	ldr	r2, [r3, #24]
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	18d1      	adds	r1, r2, r3
 8013aa0:	687b      	ldr	r3, [r7, #4]
 8013aa2:	683a      	ldr	r2, [r7, #0]
 8013aa4:	6978      	ldr	r0, [r7, #20]
 8013aa6:	f000 f8d7 	bl	8013c58 <prvInsertTimerInActiveList>
 8013aaa:	4603      	mov	r3, r0
 8013aac:	2b00      	cmp	r3, #0
 8013aae:	d022      	beq.n	8013af6 <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013ab0:	2300      	movs	r3, #0
 8013ab2:	9300      	str	r3, [sp, #0]
 8013ab4:	2300      	movs	r3, #0
 8013ab6:	687a      	ldr	r2, [r7, #4]
 8013ab8:	2100      	movs	r1, #0
 8013aba:	6978      	ldr	r0, [r7, #20]
 8013abc:	f7ff ff86 	bl	80139cc <xTimerGenericCommand>
 8013ac0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8013ac2:	693b      	ldr	r3, [r7, #16]
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d116      	bne.n	8013af6 <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8013ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013acc:	b672      	cpsid	i
 8013ace:	f383 8811 	msr	BASEPRI, r3
 8013ad2:	f3bf 8f6f 	isb	sy
 8013ad6:	f3bf 8f4f 	dsb	sy
 8013ada:	b662      	cpsie	i
 8013adc:	60fb      	str	r3, [r7, #12]
}
 8013ade:	bf00      	nop
 8013ae0:	bf00      	nop
 8013ae2:	e7fd      	b.n	8013ae0 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013ae4:	697b      	ldr	r3, [r7, #20]
 8013ae6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013aea:	f023 0301 	bic.w	r3, r3, #1
 8013aee:	b2da      	uxtb	r2, r3
 8013af0:	697b      	ldr	r3, [r7, #20]
 8013af2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013af6:	697b      	ldr	r3, [r7, #20]
 8013af8:	6a1b      	ldr	r3, [r3, #32]
 8013afa:	6978      	ldr	r0, [r7, #20]
 8013afc:	4798      	blx	r3
}
 8013afe:	bf00      	nop
 8013b00:	3718      	adds	r7, #24
 8013b02:	46bd      	mov	sp, r7
 8013b04:	bd80      	pop	{r7, pc}
 8013b06:	bf00      	nop
 8013b08:	200019bc 	.word	0x200019bc

08013b0c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8013b0c:	b580      	push	{r7, lr}
 8013b0e:	b084      	sub	sp, #16
 8013b10:	af00      	add	r7, sp, #0
 8013b12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013b14:	f107 0308 	add.w	r3, r7, #8
 8013b18:	4618      	mov	r0, r3
 8013b1a:	f000 f859 	bl	8013bd0 <prvGetNextExpireTime>
 8013b1e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8013b20:	68bb      	ldr	r3, [r7, #8]
 8013b22:	4619      	mov	r1, r3
 8013b24:	68f8      	ldr	r0, [r7, #12]
 8013b26:	f000 f805 	bl	8013b34 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8013b2a:	f000 f8d7 	bl	8013cdc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013b2e:	bf00      	nop
 8013b30:	e7f0      	b.n	8013b14 <prvTimerTask+0x8>
	...

08013b34 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8013b34:	b580      	push	{r7, lr}
 8013b36:	b084      	sub	sp, #16
 8013b38:	af00      	add	r7, sp, #0
 8013b3a:	6078      	str	r0, [r7, #4]
 8013b3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8013b3e:	f7fe ffdf 	bl	8012b00 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013b42:	f107 0308 	add.w	r3, r7, #8
 8013b46:	4618      	mov	r0, r3
 8013b48:	f000 f866 	bl	8013c18 <prvSampleTimeNow>
 8013b4c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8013b4e:	68bb      	ldr	r3, [r7, #8]
 8013b50:	2b00      	cmp	r3, #0
 8013b52:	d130      	bne.n	8013bb6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8013b54:	683b      	ldr	r3, [r7, #0]
 8013b56:	2b00      	cmp	r3, #0
 8013b58:	d10a      	bne.n	8013b70 <prvProcessTimerOrBlockTask+0x3c>
 8013b5a:	687a      	ldr	r2, [r7, #4]
 8013b5c:	68fb      	ldr	r3, [r7, #12]
 8013b5e:	429a      	cmp	r2, r3
 8013b60:	d806      	bhi.n	8013b70 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8013b62:	f7ff f813 	bl	8012b8c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8013b66:	68f9      	ldr	r1, [r7, #12]
 8013b68:	6878      	ldr	r0, [r7, #4]
 8013b6a:	f7ff ff7f 	bl	8013a6c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8013b6e:	e024      	b.n	8013bba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8013b70:	683b      	ldr	r3, [r7, #0]
 8013b72:	2b00      	cmp	r3, #0
 8013b74:	d008      	beq.n	8013b88 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8013b76:	4b13      	ldr	r3, [pc, #76]	@ (8013bc4 <prvProcessTimerOrBlockTask+0x90>)
 8013b78:	681b      	ldr	r3, [r3, #0]
 8013b7a:	681b      	ldr	r3, [r3, #0]
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d101      	bne.n	8013b84 <prvProcessTimerOrBlockTask+0x50>
 8013b80:	2301      	movs	r3, #1
 8013b82:	e000      	b.n	8013b86 <prvProcessTimerOrBlockTask+0x52>
 8013b84:	2300      	movs	r3, #0
 8013b86:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8013b88:	4b0f      	ldr	r3, [pc, #60]	@ (8013bc8 <prvProcessTimerOrBlockTask+0x94>)
 8013b8a:	6818      	ldr	r0, [r3, #0]
 8013b8c:	687a      	ldr	r2, [r7, #4]
 8013b8e:	68fb      	ldr	r3, [r7, #12]
 8013b90:	1ad3      	subs	r3, r2, r3
 8013b92:	683a      	ldr	r2, [r7, #0]
 8013b94:	4619      	mov	r1, r3
 8013b96:	f7fe fcb5 	bl	8012504 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8013b9a:	f7fe fff7 	bl	8012b8c <xTaskResumeAll>
 8013b9e:	4603      	mov	r3, r0
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	d10a      	bne.n	8013bba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8013ba4:	4b09      	ldr	r3, [pc, #36]	@ (8013bcc <prvProcessTimerOrBlockTask+0x98>)
 8013ba6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013baa:	601a      	str	r2, [r3, #0]
 8013bac:	f3bf 8f4f 	dsb	sy
 8013bb0:	f3bf 8f6f 	isb	sy
}
 8013bb4:	e001      	b.n	8013bba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8013bb6:	f7fe ffe9 	bl	8012b8c <xTaskResumeAll>
}
 8013bba:	bf00      	nop
 8013bbc:	3710      	adds	r7, #16
 8013bbe:	46bd      	mov	sp, r7
 8013bc0:	bd80      	pop	{r7, pc}
 8013bc2:	bf00      	nop
 8013bc4:	200019c0 	.word	0x200019c0
 8013bc8:	200019c4 	.word	0x200019c4
 8013bcc:	e000ed04 	.word	0xe000ed04

08013bd0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8013bd0:	b480      	push	{r7}
 8013bd2:	b085      	sub	sp, #20
 8013bd4:	af00      	add	r7, sp, #0
 8013bd6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8013bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8013c14 <prvGetNextExpireTime+0x44>)
 8013bda:	681b      	ldr	r3, [r3, #0]
 8013bdc:	681b      	ldr	r3, [r3, #0]
 8013bde:	2b00      	cmp	r3, #0
 8013be0:	d101      	bne.n	8013be6 <prvGetNextExpireTime+0x16>
 8013be2:	2201      	movs	r2, #1
 8013be4:	e000      	b.n	8013be8 <prvGetNextExpireTime+0x18>
 8013be6:	2200      	movs	r2, #0
 8013be8:	687b      	ldr	r3, [r7, #4]
 8013bea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8013bec:	687b      	ldr	r3, [r7, #4]
 8013bee:	681b      	ldr	r3, [r3, #0]
 8013bf0:	2b00      	cmp	r3, #0
 8013bf2:	d105      	bne.n	8013c00 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013bf4:	4b07      	ldr	r3, [pc, #28]	@ (8013c14 <prvGetNextExpireTime+0x44>)
 8013bf6:	681b      	ldr	r3, [r3, #0]
 8013bf8:	68db      	ldr	r3, [r3, #12]
 8013bfa:	681b      	ldr	r3, [r3, #0]
 8013bfc:	60fb      	str	r3, [r7, #12]
 8013bfe:	e001      	b.n	8013c04 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8013c00:	2300      	movs	r3, #0
 8013c02:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8013c04:	68fb      	ldr	r3, [r7, #12]
}
 8013c06:	4618      	mov	r0, r3
 8013c08:	3714      	adds	r7, #20
 8013c0a:	46bd      	mov	sp, r7
 8013c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c10:	4770      	bx	lr
 8013c12:	bf00      	nop
 8013c14:	200019bc 	.word	0x200019bc

08013c18 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8013c18:	b580      	push	{r7, lr}
 8013c1a:	b084      	sub	sp, #16
 8013c1c:	af00      	add	r7, sp, #0
 8013c1e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8013c20:	f7ff f854 	bl	8012ccc <xTaskGetTickCount>
 8013c24:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8013c26:	4b0b      	ldr	r3, [pc, #44]	@ (8013c54 <prvSampleTimeNow+0x3c>)
 8013c28:	681b      	ldr	r3, [r3, #0]
 8013c2a:	68fa      	ldr	r2, [r7, #12]
 8013c2c:	429a      	cmp	r2, r3
 8013c2e:	d205      	bcs.n	8013c3c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8013c30:	f000 f940 	bl	8013eb4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	2201      	movs	r2, #1
 8013c38:	601a      	str	r2, [r3, #0]
 8013c3a:	e002      	b.n	8013c42 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	2200      	movs	r2, #0
 8013c40:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8013c42:	4a04      	ldr	r2, [pc, #16]	@ (8013c54 <prvSampleTimeNow+0x3c>)
 8013c44:	68fb      	ldr	r3, [r7, #12]
 8013c46:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8013c48:	68fb      	ldr	r3, [r7, #12]
}
 8013c4a:	4618      	mov	r0, r3
 8013c4c:	3710      	adds	r7, #16
 8013c4e:	46bd      	mov	sp, r7
 8013c50:	bd80      	pop	{r7, pc}
 8013c52:	bf00      	nop
 8013c54:	200019cc 	.word	0x200019cc

08013c58 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8013c58:	b580      	push	{r7, lr}
 8013c5a:	b086      	sub	sp, #24
 8013c5c:	af00      	add	r7, sp, #0
 8013c5e:	60f8      	str	r0, [r7, #12]
 8013c60:	60b9      	str	r1, [r7, #8]
 8013c62:	607a      	str	r2, [r7, #4]
 8013c64:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8013c66:	2300      	movs	r3, #0
 8013c68:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8013c6a:	68fb      	ldr	r3, [r7, #12]
 8013c6c:	68ba      	ldr	r2, [r7, #8]
 8013c6e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013c70:	68fb      	ldr	r3, [r7, #12]
 8013c72:	68fa      	ldr	r2, [r7, #12]
 8013c74:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8013c76:	68ba      	ldr	r2, [r7, #8]
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	429a      	cmp	r2, r3
 8013c7c:	d812      	bhi.n	8013ca4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013c7e:	687a      	ldr	r2, [r7, #4]
 8013c80:	683b      	ldr	r3, [r7, #0]
 8013c82:	1ad2      	subs	r2, r2, r3
 8013c84:	68fb      	ldr	r3, [r7, #12]
 8013c86:	699b      	ldr	r3, [r3, #24]
 8013c88:	429a      	cmp	r2, r3
 8013c8a:	d302      	bcc.n	8013c92 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013c8c:	2301      	movs	r3, #1
 8013c8e:	617b      	str	r3, [r7, #20]
 8013c90:	e01b      	b.n	8013cca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8013c92:	4b10      	ldr	r3, [pc, #64]	@ (8013cd4 <prvInsertTimerInActiveList+0x7c>)
 8013c94:	681a      	ldr	r2, [r3, #0]
 8013c96:	68fb      	ldr	r3, [r7, #12]
 8013c98:	3304      	adds	r3, #4
 8013c9a:	4619      	mov	r1, r3
 8013c9c:	4610      	mov	r0, r2
 8013c9e:	f7fd fad2 	bl	8011246 <vListInsert>
 8013ca2:	e012      	b.n	8013cca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8013ca4:	687a      	ldr	r2, [r7, #4]
 8013ca6:	683b      	ldr	r3, [r7, #0]
 8013ca8:	429a      	cmp	r2, r3
 8013caa:	d206      	bcs.n	8013cba <prvInsertTimerInActiveList+0x62>
 8013cac:	68ba      	ldr	r2, [r7, #8]
 8013cae:	683b      	ldr	r3, [r7, #0]
 8013cb0:	429a      	cmp	r2, r3
 8013cb2:	d302      	bcc.n	8013cba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8013cb4:	2301      	movs	r3, #1
 8013cb6:	617b      	str	r3, [r7, #20]
 8013cb8:	e007      	b.n	8013cca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013cba:	4b07      	ldr	r3, [pc, #28]	@ (8013cd8 <prvInsertTimerInActiveList+0x80>)
 8013cbc:	681a      	ldr	r2, [r3, #0]
 8013cbe:	68fb      	ldr	r3, [r7, #12]
 8013cc0:	3304      	adds	r3, #4
 8013cc2:	4619      	mov	r1, r3
 8013cc4:	4610      	mov	r0, r2
 8013cc6:	f7fd fabe 	bl	8011246 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8013cca:	697b      	ldr	r3, [r7, #20]
}
 8013ccc:	4618      	mov	r0, r3
 8013cce:	3718      	adds	r7, #24
 8013cd0:	46bd      	mov	sp, r7
 8013cd2:	bd80      	pop	{r7, pc}
 8013cd4:	200019c0 	.word	0x200019c0
 8013cd8:	200019bc 	.word	0x200019bc

08013cdc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013cdc:	b580      	push	{r7, lr}
 8013cde:	b08e      	sub	sp, #56	@ 0x38
 8013ce0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013ce2:	e0d4      	b.n	8013e8e <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	2b00      	cmp	r3, #0
 8013ce8:	da1b      	bge.n	8013d22 <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8013cea:	1d3b      	adds	r3, r7, #4
 8013cec:	3304      	adds	r3, #4
 8013cee:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8013cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d10d      	bne.n	8013d12 <prvProcessReceivedCommands+0x36>
	__asm volatile
 8013cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013cfa:	b672      	cpsid	i
 8013cfc:	f383 8811 	msr	BASEPRI, r3
 8013d00:	f3bf 8f6f 	isb	sy
 8013d04:	f3bf 8f4f 	dsb	sy
 8013d08:	b662      	cpsie	i
 8013d0a:	61fb      	str	r3, [r7, #28]
}
 8013d0c:	bf00      	nop
 8013d0e:	bf00      	nop
 8013d10:	e7fd      	b.n	8013d0e <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8013d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d14:	681b      	ldr	r3, [r3, #0]
 8013d16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013d18:	6850      	ldr	r0, [r2, #4]
 8013d1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013d1c:	6892      	ldr	r2, [r2, #8]
 8013d1e:	4611      	mov	r1, r2
 8013d20:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	f2c0 80b2 	blt.w	8013e8e <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8013d2a:	68fb      	ldr	r3, [r7, #12]
 8013d2c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8013d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d30:	695b      	ldr	r3, [r3, #20]
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d004      	beq.n	8013d40 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d38:	3304      	adds	r3, #4
 8013d3a:	4618      	mov	r0, r3
 8013d3c:	f7fd fabc 	bl	80112b8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013d40:	463b      	mov	r3, r7
 8013d42:	4618      	mov	r0, r3
 8013d44:	f7ff ff68 	bl	8013c18 <prvSampleTimeNow>
 8013d48:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	2b09      	cmp	r3, #9
 8013d4e:	f200 809b 	bhi.w	8013e88 <prvProcessReceivedCommands+0x1ac>
 8013d52:	a201      	add	r2, pc, #4	@ (adr r2, 8013d58 <prvProcessReceivedCommands+0x7c>)
 8013d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013d58:	08013d81 	.word	0x08013d81
 8013d5c:	08013d81 	.word	0x08013d81
 8013d60:	08013d81 	.word	0x08013d81
 8013d64:	08013dfb 	.word	0x08013dfb
 8013d68:	08013e0f 	.word	0x08013e0f
 8013d6c:	08013e5f 	.word	0x08013e5f
 8013d70:	08013d81 	.word	0x08013d81
 8013d74:	08013d81 	.word	0x08013d81
 8013d78:	08013dfb 	.word	0x08013dfb
 8013d7c:	08013e0f 	.word	0x08013e0f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d82:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013d86:	f043 0301 	orr.w	r3, r3, #1
 8013d8a:	b2da      	uxtb	r2, r3
 8013d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d8e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8013d92:	68ba      	ldr	r2, [r7, #8]
 8013d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d96:	699b      	ldr	r3, [r3, #24]
 8013d98:	18d1      	adds	r1, r2, r3
 8013d9a:	68bb      	ldr	r3, [r7, #8]
 8013d9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013d9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013da0:	f7ff ff5a 	bl	8013c58 <prvInsertTimerInActiveList>
 8013da4:	4603      	mov	r3, r0
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	d070      	beq.n	8013e8c <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013dac:	6a1b      	ldr	r3, [r3, #32]
 8013dae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013db0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013db4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013db8:	f003 0304 	and.w	r3, r3, #4
 8013dbc:	2b00      	cmp	r3, #0
 8013dbe:	d065      	beq.n	8013e8c <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8013dc0:	68ba      	ldr	r2, [r7, #8]
 8013dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013dc4:	699b      	ldr	r3, [r3, #24]
 8013dc6:	441a      	add	r2, r3
 8013dc8:	2300      	movs	r3, #0
 8013dca:	9300      	str	r3, [sp, #0]
 8013dcc:	2300      	movs	r3, #0
 8013dce:	2100      	movs	r1, #0
 8013dd0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013dd2:	f7ff fdfb 	bl	80139cc <xTimerGenericCommand>
 8013dd6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8013dd8:	6a3b      	ldr	r3, [r7, #32]
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d156      	bne.n	8013e8c <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 8013dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013de2:	b672      	cpsid	i
 8013de4:	f383 8811 	msr	BASEPRI, r3
 8013de8:	f3bf 8f6f 	isb	sy
 8013dec:	f3bf 8f4f 	dsb	sy
 8013df0:	b662      	cpsie	i
 8013df2:	61bb      	str	r3, [r7, #24]
}
 8013df4:	bf00      	nop
 8013df6:	bf00      	nop
 8013df8:	e7fd      	b.n	8013df6 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013dfc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013e00:	f023 0301 	bic.w	r3, r3, #1
 8013e04:	b2da      	uxtb	r2, r3
 8013e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e08:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8013e0c:	e03f      	b.n	8013e8e <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013e14:	f043 0301 	orr.w	r3, r3, #1
 8013e18:	b2da      	uxtb	r2, r3
 8013e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e1c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8013e20:	68ba      	ldr	r2, [r7, #8]
 8013e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e24:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8013e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e28:	699b      	ldr	r3, [r3, #24]
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d10d      	bne.n	8013e4a <prvProcessReceivedCommands+0x16e>
	__asm volatile
 8013e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e32:	b672      	cpsid	i
 8013e34:	f383 8811 	msr	BASEPRI, r3
 8013e38:	f3bf 8f6f 	isb	sy
 8013e3c:	f3bf 8f4f 	dsb	sy
 8013e40:	b662      	cpsie	i
 8013e42:	617b      	str	r3, [r7, #20]
}
 8013e44:	bf00      	nop
 8013e46:	bf00      	nop
 8013e48:	e7fd      	b.n	8013e46 <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8013e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e4c:	699a      	ldr	r2, [r3, #24]
 8013e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e50:	18d1      	adds	r1, r2, r3
 8013e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013e56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013e58:	f7ff fefe 	bl	8013c58 <prvInsertTimerInActiveList>
					break;
 8013e5c:	e017      	b.n	8013e8e <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8013e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013e64:	f003 0302 	and.w	r3, r3, #2
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	d103      	bne.n	8013e74 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8013e6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013e6e:	f000 fcb5 	bl	80147dc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8013e72:	e00c      	b.n	8013e8e <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013e7a:	f023 0301 	bic.w	r3, r3, #1
 8013e7e:	b2da      	uxtb	r2, r3
 8013e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8013e86:	e002      	b.n	8013e8e <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8013e88:	bf00      	nop
 8013e8a:	e000      	b.n	8013e8e <prvProcessReceivedCommands+0x1b2>
					break;
 8013e8c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013e8e:	4b08      	ldr	r3, [pc, #32]	@ (8013eb0 <prvProcessReceivedCommands+0x1d4>)
 8013e90:	681b      	ldr	r3, [r3, #0]
 8013e92:	1d39      	adds	r1, r7, #4
 8013e94:	2200      	movs	r2, #0
 8013e96:	4618      	mov	r0, r3
 8013e98:	f7fd ff0a 	bl	8011cb0 <xQueueReceive>
 8013e9c:	4603      	mov	r3, r0
 8013e9e:	2b00      	cmp	r3, #0
 8013ea0:	f47f af20 	bne.w	8013ce4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8013ea4:	bf00      	nop
 8013ea6:	bf00      	nop
 8013ea8:	3730      	adds	r7, #48	@ 0x30
 8013eaa:	46bd      	mov	sp, r7
 8013eac:	bd80      	pop	{r7, pc}
 8013eae:	bf00      	nop
 8013eb0:	200019c4 	.word	0x200019c4

08013eb4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013eb4:	b580      	push	{r7, lr}
 8013eb6:	b088      	sub	sp, #32
 8013eb8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013eba:	e04b      	b.n	8013f54 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013ebc:	4b2f      	ldr	r3, [pc, #188]	@ (8013f7c <prvSwitchTimerLists+0xc8>)
 8013ebe:	681b      	ldr	r3, [r3, #0]
 8013ec0:	68db      	ldr	r3, [r3, #12]
 8013ec2:	681b      	ldr	r3, [r3, #0]
 8013ec4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013ec6:	4b2d      	ldr	r3, [pc, #180]	@ (8013f7c <prvSwitchTimerLists+0xc8>)
 8013ec8:	681b      	ldr	r3, [r3, #0]
 8013eca:	68db      	ldr	r3, [r3, #12]
 8013ecc:	68db      	ldr	r3, [r3, #12]
 8013ece:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013ed0:	68fb      	ldr	r3, [r7, #12]
 8013ed2:	3304      	adds	r3, #4
 8013ed4:	4618      	mov	r0, r3
 8013ed6:	f7fd f9ef 	bl	80112b8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013eda:	68fb      	ldr	r3, [r7, #12]
 8013edc:	6a1b      	ldr	r3, [r3, #32]
 8013ede:	68f8      	ldr	r0, [r7, #12]
 8013ee0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013ee2:	68fb      	ldr	r3, [r7, #12]
 8013ee4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013ee8:	f003 0304 	and.w	r3, r3, #4
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	d031      	beq.n	8013f54 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8013ef0:	68fb      	ldr	r3, [r7, #12]
 8013ef2:	699b      	ldr	r3, [r3, #24]
 8013ef4:	693a      	ldr	r2, [r7, #16]
 8013ef6:	4413      	add	r3, r2
 8013ef8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8013efa:	68ba      	ldr	r2, [r7, #8]
 8013efc:	693b      	ldr	r3, [r7, #16]
 8013efe:	429a      	cmp	r2, r3
 8013f00:	d90e      	bls.n	8013f20 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8013f02:	68fb      	ldr	r3, [r7, #12]
 8013f04:	68ba      	ldr	r2, [r7, #8]
 8013f06:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013f08:	68fb      	ldr	r3, [r7, #12]
 8013f0a:	68fa      	ldr	r2, [r7, #12]
 8013f0c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013f0e:	4b1b      	ldr	r3, [pc, #108]	@ (8013f7c <prvSwitchTimerLists+0xc8>)
 8013f10:	681a      	ldr	r2, [r3, #0]
 8013f12:	68fb      	ldr	r3, [r7, #12]
 8013f14:	3304      	adds	r3, #4
 8013f16:	4619      	mov	r1, r3
 8013f18:	4610      	mov	r0, r2
 8013f1a:	f7fd f994 	bl	8011246 <vListInsert>
 8013f1e:	e019      	b.n	8013f54 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013f20:	2300      	movs	r3, #0
 8013f22:	9300      	str	r3, [sp, #0]
 8013f24:	2300      	movs	r3, #0
 8013f26:	693a      	ldr	r2, [r7, #16]
 8013f28:	2100      	movs	r1, #0
 8013f2a:	68f8      	ldr	r0, [r7, #12]
 8013f2c:	f7ff fd4e 	bl	80139cc <xTimerGenericCommand>
 8013f30:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	2b00      	cmp	r3, #0
 8013f36:	d10d      	bne.n	8013f54 <prvSwitchTimerLists+0xa0>
	__asm volatile
 8013f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f3c:	b672      	cpsid	i
 8013f3e:	f383 8811 	msr	BASEPRI, r3
 8013f42:	f3bf 8f6f 	isb	sy
 8013f46:	f3bf 8f4f 	dsb	sy
 8013f4a:	b662      	cpsie	i
 8013f4c:	603b      	str	r3, [r7, #0]
}
 8013f4e:	bf00      	nop
 8013f50:	bf00      	nop
 8013f52:	e7fd      	b.n	8013f50 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013f54:	4b09      	ldr	r3, [pc, #36]	@ (8013f7c <prvSwitchTimerLists+0xc8>)
 8013f56:	681b      	ldr	r3, [r3, #0]
 8013f58:	681b      	ldr	r3, [r3, #0]
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d1ae      	bne.n	8013ebc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8013f5e:	4b07      	ldr	r3, [pc, #28]	@ (8013f7c <prvSwitchTimerLists+0xc8>)
 8013f60:	681b      	ldr	r3, [r3, #0]
 8013f62:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8013f64:	4b06      	ldr	r3, [pc, #24]	@ (8013f80 <prvSwitchTimerLists+0xcc>)
 8013f66:	681b      	ldr	r3, [r3, #0]
 8013f68:	4a04      	ldr	r2, [pc, #16]	@ (8013f7c <prvSwitchTimerLists+0xc8>)
 8013f6a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8013f6c:	4a04      	ldr	r2, [pc, #16]	@ (8013f80 <prvSwitchTimerLists+0xcc>)
 8013f6e:	697b      	ldr	r3, [r7, #20]
 8013f70:	6013      	str	r3, [r2, #0]
}
 8013f72:	bf00      	nop
 8013f74:	3718      	adds	r7, #24
 8013f76:	46bd      	mov	sp, r7
 8013f78:	bd80      	pop	{r7, pc}
 8013f7a:	bf00      	nop
 8013f7c:	200019bc 	.word	0x200019bc
 8013f80:	200019c0 	.word	0x200019c0

08013f84 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8013f84:	b580      	push	{r7, lr}
 8013f86:	b082      	sub	sp, #8
 8013f88:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013f8a:	f000 f947 	bl	801421c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8013f8e:	4b15      	ldr	r3, [pc, #84]	@ (8013fe4 <prvCheckForValidListAndQueue+0x60>)
 8013f90:	681b      	ldr	r3, [r3, #0]
 8013f92:	2b00      	cmp	r3, #0
 8013f94:	d120      	bne.n	8013fd8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8013f96:	4814      	ldr	r0, [pc, #80]	@ (8013fe8 <prvCheckForValidListAndQueue+0x64>)
 8013f98:	f7fd f904 	bl	80111a4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013f9c:	4813      	ldr	r0, [pc, #76]	@ (8013fec <prvCheckForValidListAndQueue+0x68>)
 8013f9e:	f7fd f901 	bl	80111a4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8013fa2:	4b13      	ldr	r3, [pc, #76]	@ (8013ff0 <prvCheckForValidListAndQueue+0x6c>)
 8013fa4:	4a10      	ldr	r2, [pc, #64]	@ (8013fe8 <prvCheckForValidListAndQueue+0x64>)
 8013fa6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8013fa8:	4b12      	ldr	r3, [pc, #72]	@ (8013ff4 <prvCheckForValidListAndQueue+0x70>)
 8013faa:	4a10      	ldr	r2, [pc, #64]	@ (8013fec <prvCheckForValidListAndQueue+0x68>)
 8013fac:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8013fae:	2300      	movs	r3, #0
 8013fb0:	9300      	str	r3, [sp, #0]
 8013fb2:	4b11      	ldr	r3, [pc, #68]	@ (8013ff8 <prvCheckForValidListAndQueue+0x74>)
 8013fb4:	4a11      	ldr	r2, [pc, #68]	@ (8013ffc <prvCheckForValidListAndQueue+0x78>)
 8013fb6:	2110      	movs	r1, #16
 8013fb8:	200a      	movs	r0, #10
 8013fba:	f7fd fa13 	bl	80113e4 <xQueueGenericCreateStatic>
 8013fbe:	4603      	mov	r3, r0
 8013fc0:	4a08      	ldr	r2, [pc, #32]	@ (8013fe4 <prvCheckForValidListAndQueue+0x60>)
 8013fc2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8013fc4:	4b07      	ldr	r3, [pc, #28]	@ (8013fe4 <prvCheckForValidListAndQueue+0x60>)
 8013fc6:	681b      	ldr	r3, [r3, #0]
 8013fc8:	2b00      	cmp	r3, #0
 8013fca:	d005      	beq.n	8013fd8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013fcc:	4b05      	ldr	r3, [pc, #20]	@ (8013fe4 <prvCheckForValidListAndQueue+0x60>)
 8013fce:	681b      	ldr	r3, [r3, #0]
 8013fd0:	490b      	ldr	r1, [pc, #44]	@ (8014000 <prvCheckForValidListAndQueue+0x7c>)
 8013fd2:	4618      	mov	r0, r3
 8013fd4:	f7fe fa42 	bl	801245c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013fd8:	f000 f956 	bl	8014288 <vPortExitCritical>
}
 8013fdc:	bf00      	nop
 8013fde:	46bd      	mov	sp, r7
 8013fe0:	bd80      	pop	{r7, pc}
 8013fe2:	bf00      	nop
 8013fe4:	200019c4 	.word	0x200019c4
 8013fe8:	20001994 	.word	0x20001994
 8013fec:	200019a8 	.word	0x200019a8
 8013ff0:	200019bc 	.word	0x200019bc
 8013ff4:	200019c0 	.word	0x200019c0
 8013ff8:	20001a70 	.word	0x20001a70
 8013ffc:	200019d0 	.word	0x200019d0
 8014000:	08017c14 	.word	0x08017c14

08014004 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8014004:	b480      	push	{r7}
 8014006:	b085      	sub	sp, #20
 8014008:	af00      	add	r7, sp, #0
 801400a:	60f8      	str	r0, [r7, #12]
 801400c:	60b9      	str	r1, [r7, #8]
 801400e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8014010:	68fb      	ldr	r3, [r7, #12]
 8014012:	3b04      	subs	r3, #4
 8014014:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8014016:	68fb      	ldr	r3, [r7, #12]
 8014018:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801401c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801401e:	68fb      	ldr	r3, [r7, #12]
 8014020:	3b04      	subs	r3, #4
 8014022:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8014024:	68bb      	ldr	r3, [r7, #8]
 8014026:	f023 0201 	bic.w	r2, r3, #1
 801402a:	68fb      	ldr	r3, [r7, #12]
 801402c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801402e:	68fb      	ldr	r3, [r7, #12]
 8014030:	3b04      	subs	r3, #4
 8014032:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014034:	4a0c      	ldr	r2, [pc, #48]	@ (8014068 <pxPortInitialiseStack+0x64>)
 8014036:	68fb      	ldr	r3, [r7, #12]
 8014038:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801403a:	68fb      	ldr	r3, [r7, #12]
 801403c:	3b14      	subs	r3, #20
 801403e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8014040:	687a      	ldr	r2, [r7, #4]
 8014042:	68fb      	ldr	r3, [r7, #12]
 8014044:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8014046:	68fb      	ldr	r3, [r7, #12]
 8014048:	3b04      	subs	r3, #4
 801404a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801404c:	68fb      	ldr	r3, [r7, #12]
 801404e:	f06f 0202 	mvn.w	r2, #2
 8014052:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8014054:	68fb      	ldr	r3, [r7, #12]
 8014056:	3b20      	subs	r3, #32
 8014058:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801405a:	68fb      	ldr	r3, [r7, #12]
}
 801405c:	4618      	mov	r0, r3
 801405e:	3714      	adds	r7, #20
 8014060:	46bd      	mov	sp, r7
 8014062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014066:	4770      	bx	lr
 8014068:	0801406d 	.word	0x0801406d

0801406c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801406c:	b480      	push	{r7}
 801406e:	b085      	sub	sp, #20
 8014070:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8014072:	2300      	movs	r3, #0
 8014074:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8014076:	4b15      	ldr	r3, [pc, #84]	@ (80140cc <prvTaskExitError+0x60>)
 8014078:	681b      	ldr	r3, [r3, #0]
 801407a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801407e:	d00d      	beq.n	801409c <prvTaskExitError+0x30>
	__asm volatile
 8014080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014084:	b672      	cpsid	i
 8014086:	f383 8811 	msr	BASEPRI, r3
 801408a:	f3bf 8f6f 	isb	sy
 801408e:	f3bf 8f4f 	dsb	sy
 8014092:	b662      	cpsie	i
 8014094:	60fb      	str	r3, [r7, #12]
}
 8014096:	bf00      	nop
 8014098:	bf00      	nop
 801409a:	e7fd      	b.n	8014098 <prvTaskExitError+0x2c>
	__asm volatile
 801409c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140a0:	b672      	cpsid	i
 80140a2:	f383 8811 	msr	BASEPRI, r3
 80140a6:	f3bf 8f6f 	isb	sy
 80140aa:	f3bf 8f4f 	dsb	sy
 80140ae:	b662      	cpsie	i
 80140b0:	60bb      	str	r3, [r7, #8]
}
 80140b2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80140b4:	bf00      	nop
 80140b6:	687b      	ldr	r3, [r7, #4]
 80140b8:	2b00      	cmp	r3, #0
 80140ba:	d0fc      	beq.n	80140b6 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80140bc:	bf00      	nop
 80140be:	bf00      	nop
 80140c0:	3714      	adds	r7, #20
 80140c2:	46bd      	mov	sp, r7
 80140c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140c8:	4770      	bx	lr
 80140ca:	bf00      	nop
 80140cc:	20000010 	.word	0x20000010

080140d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80140d0:	4b07      	ldr	r3, [pc, #28]	@ (80140f0 <pxCurrentTCBConst2>)
 80140d2:	6819      	ldr	r1, [r3, #0]
 80140d4:	6808      	ldr	r0, [r1, #0]
 80140d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140da:	f380 8809 	msr	PSP, r0
 80140de:	f3bf 8f6f 	isb	sy
 80140e2:	f04f 0000 	mov.w	r0, #0
 80140e6:	f380 8811 	msr	BASEPRI, r0
 80140ea:	4770      	bx	lr
 80140ec:	f3af 8000 	nop.w

080140f0 <pxCurrentTCBConst2>:
 80140f0:	20001494 	.word	0x20001494
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80140f4:	bf00      	nop
 80140f6:	bf00      	nop

080140f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80140f8:	4808      	ldr	r0, [pc, #32]	@ (801411c <prvPortStartFirstTask+0x24>)
 80140fa:	6800      	ldr	r0, [r0, #0]
 80140fc:	6800      	ldr	r0, [r0, #0]
 80140fe:	f380 8808 	msr	MSP, r0
 8014102:	f04f 0000 	mov.w	r0, #0
 8014106:	f380 8814 	msr	CONTROL, r0
 801410a:	b662      	cpsie	i
 801410c:	b661      	cpsie	f
 801410e:	f3bf 8f4f 	dsb	sy
 8014112:	f3bf 8f6f 	isb	sy
 8014116:	df00      	svc	0
 8014118:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801411a:	bf00      	nop
 801411c:	e000ed08 	.word	0xe000ed08

08014120 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014120:	b580      	push	{r7, lr}
 8014122:	b084      	sub	sp, #16
 8014124:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014126:	4b37      	ldr	r3, [pc, #220]	@ (8014204 <xPortStartScheduler+0xe4>)
 8014128:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801412a:	68fb      	ldr	r3, [r7, #12]
 801412c:	781b      	ldrb	r3, [r3, #0]
 801412e:	b2db      	uxtb	r3, r3
 8014130:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014132:	68fb      	ldr	r3, [r7, #12]
 8014134:	22ff      	movs	r2, #255	@ 0xff
 8014136:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014138:	68fb      	ldr	r3, [r7, #12]
 801413a:	781b      	ldrb	r3, [r3, #0]
 801413c:	b2db      	uxtb	r3, r3
 801413e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014140:	78fb      	ldrb	r3, [r7, #3]
 8014142:	b2db      	uxtb	r3, r3
 8014144:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8014148:	b2da      	uxtb	r2, r3
 801414a:	4b2f      	ldr	r3, [pc, #188]	@ (8014208 <xPortStartScheduler+0xe8>)
 801414c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801414e:	4b2f      	ldr	r3, [pc, #188]	@ (801420c <xPortStartScheduler+0xec>)
 8014150:	2207      	movs	r2, #7
 8014152:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014154:	e009      	b.n	801416a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8014156:	4b2d      	ldr	r3, [pc, #180]	@ (801420c <xPortStartScheduler+0xec>)
 8014158:	681b      	ldr	r3, [r3, #0]
 801415a:	3b01      	subs	r3, #1
 801415c:	4a2b      	ldr	r2, [pc, #172]	@ (801420c <xPortStartScheduler+0xec>)
 801415e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014160:	78fb      	ldrb	r3, [r7, #3]
 8014162:	b2db      	uxtb	r3, r3
 8014164:	005b      	lsls	r3, r3, #1
 8014166:	b2db      	uxtb	r3, r3
 8014168:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801416a:	78fb      	ldrb	r3, [r7, #3]
 801416c:	b2db      	uxtb	r3, r3
 801416e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014172:	2b80      	cmp	r3, #128	@ 0x80
 8014174:	d0ef      	beq.n	8014156 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8014176:	4b25      	ldr	r3, [pc, #148]	@ (801420c <xPortStartScheduler+0xec>)
 8014178:	681b      	ldr	r3, [r3, #0]
 801417a:	f1c3 0307 	rsb	r3, r3, #7
 801417e:	2b04      	cmp	r3, #4
 8014180:	d00d      	beq.n	801419e <xPortStartScheduler+0x7e>
	__asm volatile
 8014182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014186:	b672      	cpsid	i
 8014188:	f383 8811 	msr	BASEPRI, r3
 801418c:	f3bf 8f6f 	isb	sy
 8014190:	f3bf 8f4f 	dsb	sy
 8014194:	b662      	cpsie	i
 8014196:	60bb      	str	r3, [r7, #8]
}
 8014198:	bf00      	nop
 801419a:	bf00      	nop
 801419c:	e7fd      	b.n	801419a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801419e:	4b1b      	ldr	r3, [pc, #108]	@ (801420c <xPortStartScheduler+0xec>)
 80141a0:	681b      	ldr	r3, [r3, #0]
 80141a2:	021b      	lsls	r3, r3, #8
 80141a4:	4a19      	ldr	r2, [pc, #100]	@ (801420c <xPortStartScheduler+0xec>)
 80141a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80141a8:	4b18      	ldr	r3, [pc, #96]	@ (801420c <xPortStartScheduler+0xec>)
 80141aa:	681b      	ldr	r3, [r3, #0]
 80141ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80141b0:	4a16      	ldr	r2, [pc, #88]	@ (801420c <xPortStartScheduler+0xec>)
 80141b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80141b4:	687b      	ldr	r3, [r7, #4]
 80141b6:	b2da      	uxtb	r2, r3
 80141b8:	68fb      	ldr	r3, [r7, #12]
 80141ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80141bc:	4b14      	ldr	r3, [pc, #80]	@ (8014210 <xPortStartScheduler+0xf0>)
 80141be:	681b      	ldr	r3, [r3, #0]
 80141c0:	4a13      	ldr	r2, [pc, #76]	@ (8014210 <xPortStartScheduler+0xf0>)
 80141c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80141c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80141c8:	4b11      	ldr	r3, [pc, #68]	@ (8014210 <xPortStartScheduler+0xf0>)
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	4a10      	ldr	r2, [pc, #64]	@ (8014210 <xPortStartScheduler+0xf0>)
 80141ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80141d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80141d4:	f000 f9a8 	bl	8014528 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80141d8:	4b0e      	ldr	r3, [pc, #56]	@ (8014214 <xPortStartScheduler+0xf4>)
 80141da:	2200      	movs	r2, #0
 80141dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80141de:	f000 f9df 	bl	80145a0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80141e2:	4b0d      	ldr	r3, [pc, #52]	@ (8014218 <xPortStartScheduler+0xf8>)
 80141e4:	681b      	ldr	r3, [r3, #0]
 80141e6:	4a0c      	ldr	r2, [pc, #48]	@ (8014218 <xPortStartScheduler+0xf8>)
 80141e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80141ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80141ee:	f7ff ff83 	bl	80140f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80141f2:	f7fe fe73 	bl	8012edc <vTaskSwitchContext>
	prvTaskExitError();
 80141f6:	f7ff ff39 	bl	801406c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80141fa:	2300      	movs	r3, #0
}
 80141fc:	4618      	mov	r0, r3
 80141fe:	3710      	adds	r7, #16
 8014200:	46bd      	mov	sp, r7
 8014202:	bd80      	pop	{r7, pc}
 8014204:	e000e400 	.word	0xe000e400
 8014208:	20001acc 	.word	0x20001acc
 801420c:	20001ad0 	.word	0x20001ad0
 8014210:	e000ed20 	.word	0xe000ed20
 8014214:	20000010 	.word	0x20000010
 8014218:	e000ef34 	.word	0xe000ef34

0801421c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801421c:	b480      	push	{r7}
 801421e:	b083      	sub	sp, #12
 8014220:	af00      	add	r7, sp, #0
	__asm volatile
 8014222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014226:	b672      	cpsid	i
 8014228:	f383 8811 	msr	BASEPRI, r3
 801422c:	f3bf 8f6f 	isb	sy
 8014230:	f3bf 8f4f 	dsb	sy
 8014234:	b662      	cpsie	i
 8014236:	607b      	str	r3, [r7, #4]
}
 8014238:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801423a:	4b11      	ldr	r3, [pc, #68]	@ (8014280 <vPortEnterCritical+0x64>)
 801423c:	681b      	ldr	r3, [r3, #0]
 801423e:	3301      	adds	r3, #1
 8014240:	4a0f      	ldr	r2, [pc, #60]	@ (8014280 <vPortEnterCritical+0x64>)
 8014242:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014244:	4b0e      	ldr	r3, [pc, #56]	@ (8014280 <vPortEnterCritical+0x64>)
 8014246:	681b      	ldr	r3, [r3, #0]
 8014248:	2b01      	cmp	r3, #1
 801424a:	d112      	bne.n	8014272 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801424c:	4b0d      	ldr	r3, [pc, #52]	@ (8014284 <vPortEnterCritical+0x68>)
 801424e:	681b      	ldr	r3, [r3, #0]
 8014250:	b2db      	uxtb	r3, r3
 8014252:	2b00      	cmp	r3, #0
 8014254:	d00d      	beq.n	8014272 <vPortEnterCritical+0x56>
	__asm volatile
 8014256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801425a:	b672      	cpsid	i
 801425c:	f383 8811 	msr	BASEPRI, r3
 8014260:	f3bf 8f6f 	isb	sy
 8014264:	f3bf 8f4f 	dsb	sy
 8014268:	b662      	cpsie	i
 801426a:	603b      	str	r3, [r7, #0]
}
 801426c:	bf00      	nop
 801426e:	bf00      	nop
 8014270:	e7fd      	b.n	801426e <vPortEnterCritical+0x52>
	}
}
 8014272:	bf00      	nop
 8014274:	370c      	adds	r7, #12
 8014276:	46bd      	mov	sp, r7
 8014278:	f85d 7b04 	ldr.w	r7, [sp], #4
 801427c:	4770      	bx	lr
 801427e:	bf00      	nop
 8014280:	20000010 	.word	0x20000010
 8014284:	e000ed04 	.word	0xe000ed04

08014288 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8014288:	b480      	push	{r7}
 801428a:	b083      	sub	sp, #12
 801428c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801428e:	4b13      	ldr	r3, [pc, #76]	@ (80142dc <vPortExitCritical+0x54>)
 8014290:	681b      	ldr	r3, [r3, #0]
 8014292:	2b00      	cmp	r3, #0
 8014294:	d10d      	bne.n	80142b2 <vPortExitCritical+0x2a>
	__asm volatile
 8014296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801429a:	b672      	cpsid	i
 801429c:	f383 8811 	msr	BASEPRI, r3
 80142a0:	f3bf 8f6f 	isb	sy
 80142a4:	f3bf 8f4f 	dsb	sy
 80142a8:	b662      	cpsie	i
 80142aa:	607b      	str	r3, [r7, #4]
}
 80142ac:	bf00      	nop
 80142ae:	bf00      	nop
 80142b0:	e7fd      	b.n	80142ae <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80142b2:	4b0a      	ldr	r3, [pc, #40]	@ (80142dc <vPortExitCritical+0x54>)
 80142b4:	681b      	ldr	r3, [r3, #0]
 80142b6:	3b01      	subs	r3, #1
 80142b8:	4a08      	ldr	r2, [pc, #32]	@ (80142dc <vPortExitCritical+0x54>)
 80142ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80142bc:	4b07      	ldr	r3, [pc, #28]	@ (80142dc <vPortExitCritical+0x54>)
 80142be:	681b      	ldr	r3, [r3, #0]
 80142c0:	2b00      	cmp	r3, #0
 80142c2:	d105      	bne.n	80142d0 <vPortExitCritical+0x48>
 80142c4:	2300      	movs	r3, #0
 80142c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80142c8:	683b      	ldr	r3, [r7, #0]
 80142ca:	f383 8811 	msr	BASEPRI, r3
}
 80142ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80142d0:	bf00      	nop
 80142d2:	370c      	adds	r7, #12
 80142d4:	46bd      	mov	sp, r7
 80142d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142da:	4770      	bx	lr
 80142dc:	20000010 	.word	0x20000010

080142e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80142e0:	f3ef 8009 	mrs	r0, PSP
 80142e4:	f3bf 8f6f 	isb	sy
 80142e8:	4b15      	ldr	r3, [pc, #84]	@ (8014340 <pxCurrentTCBConst>)
 80142ea:	681a      	ldr	r2, [r3, #0]
 80142ec:	f01e 0f10 	tst.w	lr, #16
 80142f0:	bf08      	it	eq
 80142f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80142f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142fa:	6010      	str	r0, [r2, #0]
 80142fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014300:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8014304:	b672      	cpsid	i
 8014306:	f380 8811 	msr	BASEPRI, r0
 801430a:	f3bf 8f4f 	dsb	sy
 801430e:	f3bf 8f6f 	isb	sy
 8014312:	b662      	cpsie	i
 8014314:	f7fe fde2 	bl	8012edc <vTaskSwitchContext>
 8014318:	f04f 0000 	mov.w	r0, #0
 801431c:	f380 8811 	msr	BASEPRI, r0
 8014320:	bc09      	pop	{r0, r3}
 8014322:	6819      	ldr	r1, [r3, #0]
 8014324:	6808      	ldr	r0, [r1, #0]
 8014326:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801432a:	f01e 0f10 	tst.w	lr, #16
 801432e:	bf08      	it	eq
 8014330:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014334:	f380 8809 	msr	PSP, r0
 8014338:	f3bf 8f6f 	isb	sy
 801433c:	4770      	bx	lr
 801433e:	bf00      	nop

08014340 <pxCurrentTCBConst>:
 8014340:	20001494 	.word	0x20001494
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014344:	bf00      	nop
 8014346:	bf00      	nop

08014348 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014348:	b580      	push	{r7, lr}
 801434a:	b082      	sub	sp, #8
 801434c:	af00      	add	r7, sp, #0
	__asm volatile
 801434e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014352:	b672      	cpsid	i
 8014354:	f383 8811 	msr	BASEPRI, r3
 8014358:	f3bf 8f6f 	isb	sy
 801435c:	f3bf 8f4f 	dsb	sy
 8014360:	b662      	cpsie	i
 8014362:	607b      	str	r3, [r7, #4]
}
 8014364:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014366:	f7fe fcfd 	bl	8012d64 <xTaskIncrementTick>
 801436a:	4603      	mov	r3, r0
 801436c:	2b00      	cmp	r3, #0
 801436e:	d003      	beq.n	8014378 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8014370:	4b06      	ldr	r3, [pc, #24]	@ (801438c <xPortSysTickHandler+0x44>)
 8014372:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014376:	601a      	str	r2, [r3, #0]
 8014378:	2300      	movs	r3, #0
 801437a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801437c:	683b      	ldr	r3, [r7, #0]
 801437e:	f383 8811 	msr	BASEPRI, r3
}
 8014382:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8014384:	bf00      	nop
 8014386:	3708      	adds	r7, #8
 8014388:	46bd      	mov	sp, r7
 801438a:	bd80      	pop	{r7, pc}
 801438c:	e000ed04 	.word	0xe000ed04

08014390 <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE == 1 )

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 8014390:	b580      	push	{r7, lr}
 8014392:	b088      	sub	sp, #32
 8014394:	af00      	add	r7, sp, #0
 8014396:	6078      	str	r0, [r7, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 8014398:	687a      	ldr	r2, [r7, #4]
 801439a:	4b5d      	ldr	r3, [pc, #372]	@ (8014510 <vPortSuppressTicksAndSleep+0x180>)
 801439c:	681b      	ldr	r3, [r3, #0]
 801439e:	429a      	cmp	r2, r3
 80143a0:	d902      	bls.n	80143a8 <vPortSuppressTicksAndSleep+0x18>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 80143a2:	4b5b      	ldr	r3, [pc, #364]	@ (8014510 <vPortSuppressTicksAndSleep+0x180>)
 80143a4:	681b      	ldr	r3, [r3, #0]
 80143a6:	607b      	str	r3, [r7, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 80143a8:	4b5a      	ldr	r3, [pc, #360]	@ (8014514 <vPortSuppressTicksAndSleep+0x184>)
 80143aa:	681b      	ldr	r3, [r3, #0]
 80143ac:	4a59      	ldr	r2, [pc, #356]	@ (8014514 <vPortSuppressTicksAndSleep+0x184>)
 80143ae:	f023 0301 	bic.w	r3, r3, #1
 80143b2:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 80143b4:	4b58      	ldr	r3, [pc, #352]	@ (8014518 <vPortSuppressTicksAndSleep+0x188>)
 80143b6:	681a      	ldr	r2, [r3, #0]
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	3b01      	subs	r3, #1
 80143bc:	4957      	ldr	r1, [pc, #348]	@ (801451c <vPortSuppressTicksAndSleep+0x18c>)
 80143be:	6809      	ldr	r1, [r1, #0]
 80143c0:	fb01 f303 	mul.w	r3, r1, r3
 80143c4:	4413      	add	r3, r2
 80143c6:	61fb      	str	r3, [r7, #28]
		if( ulReloadValue > ulStoppedTimerCompensation )
 80143c8:	4b55      	ldr	r3, [pc, #340]	@ (8014520 <vPortSuppressTicksAndSleep+0x190>)
 80143ca:	681b      	ldr	r3, [r3, #0]
 80143cc:	69fa      	ldr	r2, [r7, #28]
 80143ce:	429a      	cmp	r2, r3
 80143d0:	d904      	bls.n	80143dc <vPortSuppressTicksAndSleep+0x4c>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 80143d2:	4b53      	ldr	r3, [pc, #332]	@ (8014520 <vPortSuppressTicksAndSleep+0x190>)
 80143d4:	681b      	ldr	r3, [r3, #0]
 80143d6:	69fa      	ldr	r2, [r7, #28]
 80143d8:	1ad3      	subs	r3, r2, r3
 80143da:	61fb      	str	r3, [r7, #28]
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" ::: "memory" );
 80143dc:	b672      	cpsid	i
		__asm volatile( "dsb" );
 80143de:	f3bf 8f4f 	dsb	sy
		__asm volatile( "isb" );
 80143e2:	f3bf 8f6f 	isb	sy

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 80143e6:	f7fe ff63 	bl	80132b0 <eTaskConfirmSleepModeStatus>
 80143ea:	4603      	mov	r3, r0
 80143ec:	2b00      	cmp	r3, #0
 80143ee:	d110      	bne.n	8014412 <vPortSuppressTicksAndSleep+0x82>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 80143f0:	4b49      	ldr	r3, [pc, #292]	@ (8014518 <vPortSuppressTicksAndSleep+0x188>)
 80143f2:	4a4c      	ldr	r2, [pc, #304]	@ (8014524 <vPortSuppressTicksAndSleep+0x194>)
 80143f4:	681b      	ldr	r3, [r3, #0]
 80143f6:	6013      	str	r3, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80143f8:	4b46      	ldr	r3, [pc, #280]	@ (8014514 <vPortSuppressTicksAndSleep+0x184>)
 80143fa:	681b      	ldr	r3, [r3, #0]
 80143fc:	4a45      	ldr	r2, [pc, #276]	@ (8014514 <vPortSuppressTicksAndSleep+0x184>)
 80143fe:	f043 0301 	orr.w	r3, r3, #1
 8014402:	6013      	str	r3, [r2, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8014404:	4b45      	ldr	r3, [pc, #276]	@ (801451c <vPortSuppressTicksAndSleep+0x18c>)
 8014406:	681b      	ldr	r3, [r3, #0]
 8014408:	4a46      	ldr	r2, [pc, #280]	@ (8014524 <vPortSuppressTicksAndSleep+0x194>)
 801440a:	3b01      	subs	r3, #1
 801440c:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" ::: "memory" );
 801440e:	b662      	cpsie	i
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;

			/* Exit with interrpts enabled. */
			__asm volatile( "cpsie i" ::: "memory" );
		}
	}
 8014410:	e07a      	b.n	8014508 <vPortSuppressTicksAndSleep+0x178>
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 8014412:	4a44      	ldr	r2, [pc, #272]	@ (8014524 <vPortSuppressTicksAndSleep+0x194>)
 8014414:	69fb      	ldr	r3, [r7, #28]
 8014416:	6013      	str	r3, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014418:	4b3f      	ldr	r3, [pc, #252]	@ (8014518 <vPortSuppressTicksAndSleep+0x188>)
 801441a:	2200      	movs	r2, #0
 801441c:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 801441e:	4b3d      	ldr	r3, [pc, #244]	@ (8014514 <vPortSuppressTicksAndSleep+0x184>)
 8014420:	681b      	ldr	r3, [r3, #0]
 8014422:	4a3c      	ldr	r2, [pc, #240]	@ (8014514 <vPortSuppressTicksAndSleep+0x184>)
 8014424:	f043 0301 	orr.w	r3, r3, #1
 8014428:	6013      	str	r3, [r2, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 801442a:	687b      	ldr	r3, [r7, #4]
 801442c:	60fb      	str	r3, [r7, #12]
			configPRE_SLEEP_PROCESSING( &xModifiableIdleTime );
 801442e:	f107 030c 	add.w	r3, r7, #12
 8014432:	4618      	mov	r0, r3
 8014434:	f7ee f804 	bl	8002440 <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 8014438:	68fb      	ldr	r3, [r7, #12]
 801443a:	2b00      	cmp	r3, #0
 801443c:	d004      	beq.n	8014448 <vPortSuppressTicksAndSleep+0xb8>
				__asm volatile( "dsb" ::: "memory" );
 801443e:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 8014442:	bf30      	wfi
				__asm volatile( "isb" );
 8014444:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( &xExpectedIdleTime );
 8014448:	1d3b      	adds	r3, r7, #4
 801444a:	4618      	mov	r0, r3
 801444c:	f7ee f802 	bl	8002454 <PostSleepProcessing>
			__asm volatile( "cpsie i" ::: "memory" );
 8014450:	b662      	cpsie	i
			__asm volatile( "dsb" );
 8014452:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 8014456:	f3bf 8f6f 	isb	sy
			__asm volatile( "cpsid i" ::: "memory" );
 801445a:	b672      	cpsid	i
			__asm volatile( "dsb" );
 801445c:	f3bf 8f4f 	dsb	sy
			__asm volatile( "isb" );
 8014460:	f3bf 8f6f 	isb	sy
			portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT );
 8014464:	4b2b      	ldr	r3, [pc, #172]	@ (8014514 <vPortSuppressTicksAndSleep+0x184>)
 8014466:	2206      	movs	r2, #6
 8014468:	601a      	str	r2, [r3, #0]
			if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 801446a:	4b2a      	ldr	r3, [pc, #168]	@ (8014514 <vPortSuppressTicksAndSleep+0x184>)
 801446c:	681b      	ldr	r3, [r3, #0]
 801446e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8014472:	2b00      	cmp	r3, #0
 8014474:	d01d      	beq.n	80144b2 <vPortSuppressTicksAndSleep+0x122>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8014476:	4b29      	ldr	r3, [pc, #164]	@ (801451c <vPortSuppressTicksAndSleep+0x18c>)
 8014478:	681a      	ldr	r2, [r3, #0]
 801447a:	4b27      	ldr	r3, [pc, #156]	@ (8014518 <vPortSuppressTicksAndSleep+0x188>)
 801447c:	6819      	ldr	r1, [r3, #0]
 801447e:	69fb      	ldr	r3, [r7, #28]
 8014480:	1acb      	subs	r3, r1, r3
 8014482:	4413      	add	r3, r2
 8014484:	3b01      	subs	r3, #1
 8014486:	617b      	str	r3, [r7, #20]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 8014488:	4b25      	ldr	r3, [pc, #148]	@ (8014520 <vPortSuppressTicksAndSleep+0x190>)
 801448a:	681b      	ldr	r3, [r3, #0]
 801448c:	697a      	ldr	r2, [r7, #20]
 801448e:	429a      	cmp	r2, r3
 8014490:	d304      	bcc.n	801449c <vPortSuppressTicksAndSleep+0x10c>
 8014492:	4b22      	ldr	r3, [pc, #136]	@ (801451c <vPortSuppressTicksAndSleep+0x18c>)
 8014494:	681b      	ldr	r3, [r3, #0]
 8014496:	697a      	ldr	r2, [r7, #20]
 8014498:	429a      	cmp	r2, r3
 801449a:	d903      	bls.n	80144a4 <vPortSuppressTicksAndSleep+0x114>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 801449c:	4b1f      	ldr	r3, [pc, #124]	@ (801451c <vPortSuppressTicksAndSleep+0x18c>)
 801449e:	681b      	ldr	r3, [r3, #0]
 80144a0:	3b01      	subs	r3, #1
 80144a2:	617b      	str	r3, [r7, #20]
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 80144a4:	4a1f      	ldr	r2, [pc, #124]	@ (8014524 <vPortSuppressTicksAndSleep+0x194>)
 80144a6:	697b      	ldr	r3, [r7, #20]
 80144a8:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 80144aa:	687b      	ldr	r3, [r7, #4]
 80144ac:	3b01      	subs	r3, #1
 80144ae:	61bb      	str	r3, [r7, #24]
 80144b0:	e018      	b.n	80144e4 <vPortSuppressTicksAndSleep+0x154>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 80144b2:	687b      	ldr	r3, [r7, #4]
 80144b4:	4a19      	ldr	r2, [pc, #100]	@ (801451c <vPortSuppressTicksAndSleep+0x18c>)
 80144b6:	6812      	ldr	r2, [r2, #0]
 80144b8:	fb03 f202 	mul.w	r2, r3, r2
 80144bc:	4b16      	ldr	r3, [pc, #88]	@ (8014518 <vPortSuppressTicksAndSleep+0x188>)
 80144be:	681b      	ldr	r3, [r3, #0]
 80144c0:	1ad3      	subs	r3, r2, r3
 80144c2:	613b      	str	r3, [r7, #16]
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 80144c4:	4b15      	ldr	r3, [pc, #84]	@ (801451c <vPortSuppressTicksAndSleep+0x18c>)
 80144c6:	681b      	ldr	r3, [r3, #0]
 80144c8:	693a      	ldr	r2, [r7, #16]
 80144ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80144ce:	61bb      	str	r3, [r7, #24]
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 80144d0:	69bb      	ldr	r3, [r7, #24]
 80144d2:	3301      	adds	r3, #1
 80144d4:	4a11      	ldr	r2, [pc, #68]	@ (801451c <vPortSuppressTicksAndSleep+0x18c>)
 80144d6:	6812      	ldr	r2, [r2, #0]
 80144d8:	fb03 f202 	mul.w	r2, r3, r2
 80144dc:	4911      	ldr	r1, [pc, #68]	@ (8014524 <vPortSuppressTicksAndSleep+0x194>)
 80144de:	693b      	ldr	r3, [r7, #16]
 80144e0:	1ad3      	subs	r3, r2, r3
 80144e2:	600b      	str	r3, [r1, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80144e4:	4b0c      	ldr	r3, [pc, #48]	@ (8014518 <vPortSuppressTicksAndSleep+0x188>)
 80144e6:	2200      	movs	r2, #0
 80144e8:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80144ea:	4b0a      	ldr	r3, [pc, #40]	@ (8014514 <vPortSuppressTicksAndSleep+0x184>)
 80144ec:	681b      	ldr	r3, [r3, #0]
 80144ee:	4a09      	ldr	r2, [pc, #36]	@ (8014514 <vPortSuppressTicksAndSleep+0x184>)
 80144f0:	f043 0301 	orr.w	r3, r3, #1
 80144f4:	6013      	str	r3, [r2, #0]
			vTaskStepTick( ulCompleteTickPeriods );
 80144f6:	69b8      	ldr	r0, [r7, #24]
 80144f8:	f7fe fc0a 	bl	8012d10 <vTaskStepTick>
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 80144fc:	4b07      	ldr	r3, [pc, #28]	@ (801451c <vPortSuppressTicksAndSleep+0x18c>)
 80144fe:	681b      	ldr	r3, [r3, #0]
 8014500:	4a08      	ldr	r2, [pc, #32]	@ (8014524 <vPortSuppressTicksAndSleep+0x194>)
 8014502:	3b01      	subs	r3, #1
 8014504:	6013      	str	r3, [r2, #0]
			__asm volatile( "cpsie i" ::: "memory" );
 8014506:	b662      	cpsie	i
	}
 8014508:	bf00      	nop
 801450a:	3720      	adds	r7, #32
 801450c:	46bd      	mov	sp, r7
 801450e:	bd80      	pop	{r7, pc}
 8014510:	20001ac4 	.word	0x20001ac4
 8014514:	e000e010 	.word	0xe000e010
 8014518:	e000e018 	.word	0xe000e018
 801451c:	20001ac0 	.word	0x20001ac0
 8014520:	20001ac8 	.word	0x20001ac8
 8014524:	e000e014 	.word	0xe000e014

08014528 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8014528:	b480      	push	{r7}
 801452a:	af00      	add	r7, sp, #0
	/* Calculate the constants required to configure the tick interrupt. */
	#if( configUSE_TICKLESS_IDLE == 1 )
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 801452c:	4b14      	ldr	r3, [pc, #80]	@ (8014580 <vPortSetupTimerInterrupt+0x58>)
 801452e:	681b      	ldr	r3, [r3, #0]
 8014530:	4a14      	ldr	r2, [pc, #80]	@ (8014584 <vPortSetupTimerInterrupt+0x5c>)
 8014532:	fba2 2303 	umull	r2, r3, r2, r3
 8014536:	099b      	lsrs	r3, r3, #6
 8014538:	4a13      	ldr	r2, [pc, #76]	@ (8014588 <vPortSetupTimerInterrupt+0x60>)
 801453a:	6013      	str	r3, [r2, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 801453c:	4b12      	ldr	r3, [pc, #72]	@ (8014588 <vPortSetupTimerInterrupt+0x60>)
 801453e:	681b      	ldr	r3, [r3, #0]
 8014540:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8014544:	fbb2 f3f3 	udiv	r3, r2, r3
 8014548:	4a10      	ldr	r2, [pc, #64]	@ (801458c <vPortSetupTimerInterrupt+0x64>)
 801454a:	6013      	str	r3, [r2, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 801454c:	4b10      	ldr	r3, [pc, #64]	@ (8014590 <vPortSetupTimerInterrupt+0x68>)
 801454e:	222d      	movs	r2, #45	@ 0x2d
 8014550:	601a      	str	r2, [r3, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014552:	4b10      	ldr	r3, [pc, #64]	@ (8014594 <vPortSetupTimerInterrupt+0x6c>)
 8014554:	2200      	movs	r2, #0
 8014556:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014558:	4b0f      	ldr	r3, [pc, #60]	@ (8014598 <vPortSetupTimerInterrupt+0x70>)
 801455a:	2200      	movs	r2, #0
 801455c:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801455e:	4b08      	ldr	r3, [pc, #32]	@ (8014580 <vPortSetupTimerInterrupt+0x58>)
 8014560:	681b      	ldr	r3, [r3, #0]
 8014562:	4a08      	ldr	r2, [pc, #32]	@ (8014584 <vPortSetupTimerInterrupt+0x5c>)
 8014564:	fba2 2303 	umull	r2, r3, r2, r3
 8014568:	099b      	lsrs	r3, r3, #6
 801456a:	4a0c      	ldr	r2, [pc, #48]	@ (801459c <vPortSetupTimerInterrupt+0x74>)
 801456c:	3b01      	subs	r3, #1
 801456e:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8014570:	4b08      	ldr	r3, [pc, #32]	@ (8014594 <vPortSetupTimerInterrupt+0x6c>)
 8014572:	2207      	movs	r2, #7
 8014574:	601a      	str	r2, [r3, #0]
}
 8014576:	bf00      	nop
 8014578:	46bd      	mov	sp, r7
 801457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801457e:	4770      	bx	lr
 8014580:	20000004 	.word	0x20000004
 8014584:	10624dd3 	.word	0x10624dd3
 8014588:	20001ac0 	.word	0x20001ac0
 801458c:	20001ac4 	.word	0x20001ac4
 8014590:	20001ac8 	.word	0x20001ac8
 8014594:	e000e010 	.word	0xe000e010
 8014598:	e000e018 	.word	0xe000e018
 801459c:	e000e014 	.word	0xe000e014

080145a0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80145a0:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80145b0 <vPortEnableVFP+0x10>
 80145a4:	6801      	ldr	r1, [r0, #0]
 80145a6:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80145aa:	6001      	str	r1, [r0, #0]
 80145ac:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80145ae:	bf00      	nop
 80145b0:	e000ed88 	.word	0xe000ed88

080145b4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80145b4:	b480      	push	{r7}
 80145b6:	b085      	sub	sp, #20
 80145b8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80145ba:	f3ef 8305 	mrs	r3, IPSR
 80145be:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80145c0:	68fb      	ldr	r3, [r7, #12]
 80145c2:	2b0f      	cmp	r3, #15
 80145c4:	d917      	bls.n	80145f6 <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80145c6:	4a1a      	ldr	r2, [pc, #104]	@ (8014630 <vPortValidateInterruptPriority+0x7c>)
 80145c8:	68fb      	ldr	r3, [r7, #12]
 80145ca:	4413      	add	r3, r2
 80145cc:	781b      	ldrb	r3, [r3, #0]
 80145ce:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80145d0:	4b18      	ldr	r3, [pc, #96]	@ (8014634 <vPortValidateInterruptPriority+0x80>)
 80145d2:	781b      	ldrb	r3, [r3, #0]
 80145d4:	7afa      	ldrb	r2, [r7, #11]
 80145d6:	429a      	cmp	r2, r3
 80145d8:	d20d      	bcs.n	80145f6 <vPortValidateInterruptPriority+0x42>
	__asm volatile
 80145da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80145de:	b672      	cpsid	i
 80145e0:	f383 8811 	msr	BASEPRI, r3
 80145e4:	f3bf 8f6f 	isb	sy
 80145e8:	f3bf 8f4f 	dsb	sy
 80145ec:	b662      	cpsie	i
 80145ee:	607b      	str	r3, [r7, #4]
}
 80145f0:	bf00      	nop
 80145f2:	bf00      	nop
 80145f4:	e7fd      	b.n	80145f2 <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80145f6:	4b10      	ldr	r3, [pc, #64]	@ (8014638 <vPortValidateInterruptPriority+0x84>)
 80145f8:	681b      	ldr	r3, [r3, #0]
 80145fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80145fe:	4b0f      	ldr	r3, [pc, #60]	@ (801463c <vPortValidateInterruptPriority+0x88>)
 8014600:	681b      	ldr	r3, [r3, #0]
 8014602:	429a      	cmp	r2, r3
 8014604:	d90d      	bls.n	8014622 <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8014606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801460a:	b672      	cpsid	i
 801460c:	f383 8811 	msr	BASEPRI, r3
 8014610:	f3bf 8f6f 	isb	sy
 8014614:	f3bf 8f4f 	dsb	sy
 8014618:	b662      	cpsie	i
 801461a:	603b      	str	r3, [r7, #0]
}
 801461c:	bf00      	nop
 801461e:	bf00      	nop
 8014620:	e7fd      	b.n	801461e <vPortValidateInterruptPriority+0x6a>
	}
 8014622:	bf00      	nop
 8014624:	3714      	adds	r7, #20
 8014626:	46bd      	mov	sp, r7
 8014628:	f85d 7b04 	ldr.w	r7, [sp], #4
 801462c:	4770      	bx	lr
 801462e:	bf00      	nop
 8014630:	e000e3f0 	.word	0xe000e3f0
 8014634:	20001acc 	.word	0x20001acc
 8014638:	e000ed0c 	.word	0xe000ed0c
 801463c:	20001ad0 	.word	0x20001ad0

08014640 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8014640:	b580      	push	{r7, lr}
 8014642:	b08a      	sub	sp, #40	@ 0x28
 8014644:	af00      	add	r7, sp, #0
 8014646:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8014648:	2300      	movs	r3, #0
 801464a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 801464c:	f7fe fa58 	bl	8012b00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8014650:	4b5d      	ldr	r3, [pc, #372]	@ (80147c8 <pvPortMalloc+0x188>)
 8014652:	681b      	ldr	r3, [r3, #0]
 8014654:	2b00      	cmp	r3, #0
 8014656:	d101      	bne.n	801465c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014658:	f000 f920 	bl	801489c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 801465c:	4b5b      	ldr	r3, [pc, #364]	@ (80147cc <pvPortMalloc+0x18c>)
 801465e:	681a      	ldr	r2, [r3, #0]
 8014660:	687b      	ldr	r3, [r7, #4]
 8014662:	4013      	ands	r3, r2
 8014664:	2b00      	cmp	r3, #0
 8014666:	f040 8094 	bne.w	8014792 <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	2b00      	cmp	r3, #0
 801466e:	d020      	beq.n	80146b2 <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8014670:	2208      	movs	r2, #8
 8014672:	687b      	ldr	r3, [r7, #4]
 8014674:	4413      	add	r3, r2
 8014676:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8014678:	687b      	ldr	r3, [r7, #4]
 801467a:	f003 0307 	and.w	r3, r3, #7
 801467e:	2b00      	cmp	r3, #0
 8014680:	d017      	beq.n	80146b2 <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8014682:	687b      	ldr	r3, [r7, #4]
 8014684:	f023 0307 	bic.w	r3, r3, #7
 8014688:	3308      	adds	r3, #8
 801468a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	f003 0307 	and.w	r3, r3, #7
 8014692:	2b00      	cmp	r3, #0
 8014694:	d00d      	beq.n	80146b2 <pvPortMalloc+0x72>
	__asm volatile
 8014696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801469a:	b672      	cpsid	i
 801469c:	f383 8811 	msr	BASEPRI, r3
 80146a0:	f3bf 8f6f 	isb	sy
 80146a4:	f3bf 8f4f 	dsb	sy
 80146a8:	b662      	cpsie	i
 80146aa:	617b      	str	r3, [r7, #20]
}
 80146ac:	bf00      	nop
 80146ae:	bf00      	nop
 80146b0:	e7fd      	b.n	80146ae <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80146b2:	687b      	ldr	r3, [r7, #4]
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	d06c      	beq.n	8014792 <pvPortMalloc+0x152>
 80146b8:	4b45      	ldr	r3, [pc, #276]	@ (80147d0 <pvPortMalloc+0x190>)
 80146ba:	681b      	ldr	r3, [r3, #0]
 80146bc:	687a      	ldr	r2, [r7, #4]
 80146be:	429a      	cmp	r2, r3
 80146c0:	d867      	bhi.n	8014792 <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80146c2:	4b44      	ldr	r3, [pc, #272]	@ (80147d4 <pvPortMalloc+0x194>)
 80146c4:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80146c6:	4b43      	ldr	r3, [pc, #268]	@ (80147d4 <pvPortMalloc+0x194>)
 80146c8:	681b      	ldr	r3, [r3, #0]
 80146ca:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80146cc:	e004      	b.n	80146d8 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 80146ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146d0:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80146d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146d4:	681b      	ldr	r3, [r3, #0]
 80146d6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80146d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146da:	685b      	ldr	r3, [r3, #4]
 80146dc:	687a      	ldr	r2, [r7, #4]
 80146de:	429a      	cmp	r2, r3
 80146e0:	d903      	bls.n	80146ea <pvPortMalloc+0xaa>
 80146e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146e4:	681b      	ldr	r3, [r3, #0]
 80146e6:	2b00      	cmp	r3, #0
 80146e8:	d1f1      	bne.n	80146ce <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80146ea:	4b37      	ldr	r3, [pc, #220]	@ (80147c8 <pvPortMalloc+0x188>)
 80146ec:	681b      	ldr	r3, [r3, #0]
 80146ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80146f0:	429a      	cmp	r2, r3
 80146f2:	d04e      	beq.n	8014792 <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80146f4:	6a3b      	ldr	r3, [r7, #32]
 80146f6:	681b      	ldr	r3, [r3, #0]
 80146f8:	2208      	movs	r2, #8
 80146fa:	4413      	add	r3, r2
 80146fc:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80146fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014700:	681a      	ldr	r2, [r3, #0]
 8014702:	6a3b      	ldr	r3, [r7, #32]
 8014704:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8014706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014708:	685a      	ldr	r2, [r3, #4]
 801470a:	687b      	ldr	r3, [r7, #4]
 801470c:	1ad2      	subs	r2, r2, r3
 801470e:	2308      	movs	r3, #8
 8014710:	005b      	lsls	r3, r3, #1
 8014712:	429a      	cmp	r2, r3
 8014714:	d922      	bls.n	801475c <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8014716:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014718:	687b      	ldr	r3, [r7, #4]
 801471a:	4413      	add	r3, r2
 801471c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 801471e:	69bb      	ldr	r3, [r7, #24]
 8014720:	f003 0307 	and.w	r3, r3, #7
 8014724:	2b00      	cmp	r3, #0
 8014726:	d00d      	beq.n	8014744 <pvPortMalloc+0x104>
	__asm volatile
 8014728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801472c:	b672      	cpsid	i
 801472e:	f383 8811 	msr	BASEPRI, r3
 8014732:	f3bf 8f6f 	isb	sy
 8014736:	f3bf 8f4f 	dsb	sy
 801473a:	b662      	cpsie	i
 801473c:	613b      	str	r3, [r7, #16]
}
 801473e:	bf00      	nop
 8014740:	bf00      	nop
 8014742:	e7fd      	b.n	8014740 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014746:	685a      	ldr	r2, [r3, #4]
 8014748:	687b      	ldr	r3, [r7, #4]
 801474a:	1ad2      	subs	r2, r2, r3
 801474c:	69bb      	ldr	r3, [r7, #24]
 801474e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8014750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014752:	687a      	ldr	r2, [r7, #4]
 8014754:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8014756:	69b8      	ldr	r0, [r7, #24]
 8014758:	f000 f902 	bl	8014960 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801475c:	4b1c      	ldr	r3, [pc, #112]	@ (80147d0 <pvPortMalloc+0x190>)
 801475e:	681a      	ldr	r2, [r3, #0]
 8014760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014762:	685b      	ldr	r3, [r3, #4]
 8014764:	1ad3      	subs	r3, r2, r3
 8014766:	4a1a      	ldr	r2, [pc, #104]	@ (80147d0 <pvPortMalloc+0x190>)
 8014768:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801476a:	4b19      	ldr	r3, [pc, #100]	@ (80147d0 <pvPortMalloc+0x190>)
 801476c:	681a      	ldr	r2, [r3, #0]
 801476e:	4b1a      	ldr	r3, [pc, #104]	@ (80147d8 <pvPortMalloc+0x198>)
 8014770:	681b      	ldr	r3, [r3, #0]
 8014772:	429a      	cmp	r2, r3
 8014774:	d203      	bcs.n	801477e <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8014776:	4b16      	ldr	r3, [pc, #88]	@ (80147d0 <pvPortMalloc+0x190>)
 8014778:	681b      	ldr	r3, [r3, #0]
 801477a:	4a17      	ldr	r2, [pc, #92]	@ (80147d8 <pvPortMalloc+0x198>)
 801477c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801477e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014780:	685a      	ldr	r2, [r3, #4]
 8014782:	4b12      	ldr	r3, [pc, #72]	@ (80147cc <pvPortMalloc+0x18c>)
 8014784:	681b      	ldr	r3, [r3, #0]
 8014786:	431a      	orrs	r2, r3
 8014788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801478a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 801478c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801478e:	2200      	movs	r2, #0
 8014790:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8014792:	f7fe f9fb 	bl	8012b8c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8014796:	69fb      	ldr	r3, [r7, #28]
 8014798:	f003 0307 	and.w	r3, r3, #7
 801479c:	2b00      	cmp	r3, #0
 801479e:	d00d      	beq.n	80147bc <pvPortMalloc+0x17c>
	__asm volatile
 80147a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80147a4:	b672      	cpsid	i
 80147a6:	f383 8811 	msr	BASEPRI, r3
 80147aa:	f3bf 8f6f 	isb	sy
 80147ae:	f3bf 8f4f 	dsb	sy
 80147b2:	b662      	cpsie	i
 80147b4:	60fb      	str	r3, [r7, #12]
}
 80147b6:	bf00      	nop
 80147b8:	bf00      	nop
 80147ba:	e7fd      	b.n	80147b8 <pvPortMalloc+0x178>
	return pvReturn;
 80147bc:	69fb      	ldr	r3, [r7, #28]
}
 80147be:	4618      	mov	r0, r3
 80147c0:	3728      	adds	r7, #40	@ 0x28
 80147c2:	46bd      	mov	sp, r7
 80147c4:	bd80      	pop	{r7, pc}
 80147c6:	bf00      	nop
 80147c8:	20011adc 	.word	0x20011adc
 80147cc:	20011ae8 	.word	0x20011ae8
 80147d0:	20011ae0 	.word	0x20011ae0
 80147d4:	20011ad4 	.word	0x20011ad4
 80147d8:	20011ae4 	.word	0x20011ae4

080147dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80147dc:	b580      	push	{r7, lr}
 80147de:	b086      	sub	sp, #24
 80147e0:	af00      	add	r7, sp, #0
 80147e2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80147e8:	687b      	ldr	r3, [r7, #4]
 80147ea:	2b00      	cmp	r3, #0
 80147ec:	d04e      	beq.n	801488c <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80147ee:	2308      	movs	r3, #8
 80147f0:	425b      	negs	r3, r3
 80147f2:	697a      	ldr	r2, [r7, #20]
 80147f4:	4413      	add	r3, r2
 80147f6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80147f8:	697b      	ldr	r3, [r7, #20]
 80147fa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80147fc:	693b      	ldr	r3, [r7, #16]
 80147fe:	685a      	ldr	r2, [r3, #4]
 8014800:	4b24      	ldr	r3, [pc, #144]	@ (8014894 <vPortFree+0xb8>)
 8014802:	681b      	ldr	r3, [r3, #0]
 8014804:	4013      	ands	r3, r2
 8014806:	2b00      	cmp	r3, #0
 8014808:	d10d      	bne.n	8014826 <vPortFree+0x4a>
	__asm volatile
 801480a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801480e:	b672      	cpsid	i
 8014810:	f383 8811 	msr	BASEPRI, r3
 8014814:	f3bf 8f6f 	isb	sy
 8014818:	f3bf 8f4f 	dsb	sy
 801481c:	b662      	cpsie	i
 801481e:	60fb      	str	r3, [r7, #12]
}
 8014820:	bf00      	nop
 8014822:	bf00      	nop
 8014824:	e7fd      	b.n	8014822 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014826:	693b      	ldr	r3, [r7, #16]
 8014828:	681b      	ldr	r3, [r3, #0]
 801482a:	2b00      	cmp	r3, #0
 801482c:	d00d      	beq.n	801484a <vPortFree+0x6e>
	__asm volatile
 801482e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014832:	b672      	cpsid	i
 8014834:	f383 8811 	msr	BASEPRI, r3
 8014838:	f3bf 8f6f 	isb	sy
 801483c:	f3bf 8f4f 	dsb	sy
 8014840:	b662      	cpsie	i
 8014842:	60bb      	str	r3, [r7, #8]
}
 8014844:	bf00      	nop
 8014846:	bf00      	nop
 8014848:	e7fd      	b.n	8014846 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801484a:	693b      	ldr	r3, [r7, #16]
 801484c:	685a      	ldr	r2, [r3, #4]
 801484e:	4b11      	ldr	r3, [pc, #68]	@ (8014894 <vPortFree+0xb8>)
 8014850:	681b      	ldr	r3, [r3, #0]
 8014852:	4013      	ands	r3, r2
 8014854:	2b00      	cmp	r3, #0
 8014856:	d019      	beq.n	801488c <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014858:	693b      	ldr	r3, [r7, #16]
 801485a:	681b      	ldr	r3, [r3, #0]
 801485c:	2b00      	cmp	r3, #0
 801485e:	d115      	bne.n	801488c <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014860:	693b      	ldr	r3, [r7, #16]
 8014862:	685a      	ldr	r2, [r3, #4]
 8014864:	4b0b      	ldr	r3, [pc, #44]	@ (8014894 <vPortFree+0xb8>)
 8014866:	681b      	ldr	r3, [r3, #0]
 8014868:	43db      	mvns	r3, r3
 801486a:	401a      	ands	r2, r3
 801486c:	693b      	ldr	r3, [r7, #16]
 801486e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014870:	f7fe f946 	bl	8012b00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014874:	693b      	ldr	r3, [r7, #16]
 8014876:	685a      	ldr	r2, [r3, #4]
 8014878:	4b07      	ldr	r3, [pc, #28]	@ (8014898 <vPortFree+0xbc>)
 801487a:	681b      	ldr	r3, [r3, #0]
 801487c:	4413      	add	r3, r2
 801487e:	4a06      	ldr	r2, [pc, #24]	@ (8014898 <vPortFree+0xbc>)
 8014880:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8014882:	6938      	ldr	r0, [r7, #16]
 8014884:	f000 f86c 	bl	8014960 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8014888:	f7fe f980 	bl	8012b8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801488c:	bf00      	nop
 801488e:	3718      	adds	r7, #24
 8014890:	46bd      	mov	sp, r7
 8014892:	bd80      	pop	{r7, pc}
 8014894:	20011ae8 	.word	0x20011ae8
 8014898:	20011ae0 	.word	0x20011ae0

0801489c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801489c:	b480      	push	{r7}
 801489e:	b085      	sub	sp, #20
 80148a0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80148a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80148a6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80148a8:	4b27      	ldr	r3, [pc, #156]	@ (8014948 <prvHeapInit+0xac>)
 80148aa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80148ac:	68fb      	ldr	r3, [r7, #12]
 80148ae:	f003 0307 	and.w	r3, r3, #7
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	d00c      	beq.n	80148d0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80148b6:	68fb      	ldr	r3, [r7, #12]
 80148b8:	3307      	adds	r3, #7
 80148ba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80148bc:	68fb      	ldr	r3, [r7, #12]
 80148be:	f023 0307 	bic.w	r3, r3, #7
 80148c2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80148c4:	68ba      	ldr	r2, [r7, #8]
 80148c6:	68fb      	ldr	r3, [r7, #12]
 80148c8:	1ad3      	subs	r3, r2, r3
 80148ca:	4a1f      	ldr	r2, [pc, #124]	@ (8014948 <prvHeapInit+0xac>)
 80148cc:	4413      	add	r3, r2
 80148ce:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80148d0:	68fb      	ldr	r3, [r7, #12]
 80148d2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80148d4:	4a1d      	ldr	r2, [pc, #116]	@ (801494c <prvHeapInit+0xb0>)
 80148d6:	687b      	ldr	r3, [r7, #4]
 80148d8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80148da:	4b1c      	ldr	r3, [pc, #112]	@ (801494c <prvHeapInit+0xb0>)
 80148dc:	2200      	movs	r2, #0
 80148de:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80148e0:	687b      	ldr	r3, [r7, #4]
 80148e2:	68ba      	ldr	r2, [r7, #8]
 80148e4:	4413      	add	r3, r2
 80148e6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80148e8:	2208      	movs	r2, #8
 80148ea:	68fb      	ldr	r3, [r7, #12]
 80148ec:	1a9b      	subs	r3, r3, r2
 80148ee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80148f0:	68fb      	ldr	r3, [r7, #12]
 80148f2:	f023 0307 	bic.w	r3, r3, #7
 80148f6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80148f8:	68fb      	ldr	r3, [r7, #12]
 80148fa:	4a15      	ldr	r2, [pc, #84]	@ (8014950 <prvHeapInit+0xb4>)
 80148fc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80148fe:	4b14      	ldr	r3, [pc, #80]	@ (8014950 <prvHeapInit+0xb4>)
 8014900:	681b      	ldr	r3, [r3, #0]
 8014902:	2200      	movs	r2, #0
 8014904:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8014906:	4b12      	ldr	r3, [pc, #72]	@ (8014950 <prvHeapInit+0xb4>)
 8014908:	681b      	ldr	r3, [r3, #0]
 801490a:	2200      	movs	r2, #0
 801490c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014912:	683b      	ldr	r3, [r7, #0]
 8014914:	68fa      	ldr	r2, [r7, #12]
 8014916:	1ad2      	subs	r2, r2, r3
 8014918:	683b      	ldr	r3, [r7, #0]
 801491a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801491c:	4b0c      	ldr	r3, [pc, #48]	@ (8014950 <prvHeapInit+0xb4>)
 801491e:	681a      	ldr	r2, [r3, #0]
 8014920:	683b      	ldr	r3, [r7, #0]
 8014922:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014924:	683b      	ldr	r3, [r7, #0]
 8014926:	685b      	ldr	r3, [r3, #4]
 8014928:	4a0a      	ldr	r2, [pc, #40]	@ (8014954 <prvHeapInit+0xb8>)
 801492a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801492c:	683b      	ldr	r3, [r7, #0]
 801492e:	685b      	ldr	r3, [r3, #4]
 8014930:	4a09      	ldr	r2, [pc, #36]	@ (8014958 <prvHeapInit+0xbc>)
 8014932:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014934:	4b09      	ldr	r3, [pc, #36]	@ (801495c <prvHeapInit+0xc0>)
 8014936:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801493a:	601a      	str	r2, [r3, #0]
}
 801493c:	bf00      	nop
 801493e:	3714      	adds	r7, #20
 8014940:	46bd      	mov	sp, r7
 8014942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014946:	4770      	bx	lr
 8014948:	20001ad4 	.word	0x20001ad4
 801494c:	20011ad4 	.word	0x20011ad4
 8014950:	20011adc 	.word	0x20011adc
 8014954:	20011ae4 	.word	0x20011ae4
 8014958:	20011ae0 	.word	0x20011ae0
 801495c:	20011ae8 	.word	0x20011ae8

08014960 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014960:	b480      	push	{r7}
 8014962:	b085      	sub	sp, #20
 8014964:	af00      	add	r7, sp, #0
 8014966:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014968:	4b28      	ldr	r3, [pc, #160]	@ (8014a0c <prvInsertBlockIntoFreeList+0xac>)
 801496a:	60fb      	str	r3, [r7, #12]
 801496c:	e002      	b.n	8014974 <prvInsertBlockIntoFreeList+0x14>
 801496e:	68fb      	ldr	r3, [r7, #12]
 8014970:	681b      	ldr	r3, [r3, #0]
 8014972:	60fb      	str	r3, [r7, #12]
 8014974:	68fb      	ldr	r3, [r7, #12]
 8014976:	681b      	ldr	r3, [r3, #0]
 8014978:	687a      	ldr	r2, [r7, #4]
 801497a:	429a      	cmp	r2, r3
 801497c:	d8f7      	bhi.n	801496e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801497e:	68fb      	ldr	r3, [r7, #12]
 8014980:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8014982:	68fb      	ldr	r3, [r7, #12]
 8014984:	685b      	ldr	r3, [r3, #4]
 8014986:	68ba      	ldr	r2, [r7, #8]
 8014988:	4413      	add	r3, r2
 801498a:	687a      	ldr	r2, [r7, #4]
 801498c:	429a      	cmp	r2, r3
 801498e:	d108      	bne.n	80149a2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8014990:	68fb      	ldr	r3, [r7, #12]
 8014992:	685a      	ldr	r2, [r3, #4]
 8014994:	687b      	ldr	r3, [r7, #4]
 8014996:	685b      	ldr	r3, [r3, #4]
 8014998:	441a      	add	r2, r3
 801499a:	68fb      	ldr	r3, [r7, #12]
 801499c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801499e:	68fb      	ldr	r3, [r7, #12]
 80149a0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80149a6:	687b      	ldr	r3, [r7, #4]
 80149a8:	685b      	ldr	r3, [r3, #4]
 80149aa:	68ba      	ldr	r2, [r7, #8]
 80149ac:	441a      	add	r2, r3
 80149ae:	68fb      	ldr	r3, [r7, #12]
 80149b0:	681b      	ldr	r3, [r3, #0]
 80149b2:	429a      	cmp	r2, r3
 80149b4:	d118      	bne.n	80149e8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80149b6:	68fb      	ldr	r3, [r7, #12]
 80149b8:	681a      	ldr	r2, [r3, #0]
 80149ba:	4b15      	ldr	r3, [pc, #84]	@ (8014a10 <prvInsertBlockIntoFreeList+0xb0>)
 80149bc:	681b      	ldr	r3, [r3, #0]
 80149be:	429a      	cmp	r2, r3
 80149c0:	d00d      	beq.n	80149de <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	685a      	ldr	r2, [r3, #4]
 80149c6:	68fb      	ldr	r3, [r7, #12]
 80149c8:	681b      	ldr	r3, [r3, #0]
 80149ca:	685b      	ldr	r3, [r3, #4]
 80149cc:	441a      	add	r2, r3
 80149ce:	687b      	ldr	r3, [r7, #4]
 80149d0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80149d2:	68fb      	ldr	r3, [r7, #12]
 80149d4:	681b      	ldr	r3, [r3, #0]
 80149d6:	681a      	ldr	r2, [r3, #0]
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	601a      	str	r2, [r3, #0]
 80149dc:	e008      	b.n	80149f0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80149de:	4b0c      	ldr	r3, [pc, #48]	@ (8014a10 <prvInsertBlockIntoFreeList+0xb0>)
 80149e0:	681a      	ldr	r2, [r3, #0]
 80149e2:	687b      	ldr	r3, [r7, #4]
 80149e4:	601a      	str	r2, [r3, #0]
 80149e6:	e003      	b.n	80149f0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80149e8:	68fb      	ldr	r3, [r7, #12]
 80149ea:	681a      	ldr	r2, [r3, #0]
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80149f0:	68fa      	ldr	r2, [r7, #12]
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	429a      	cmp	r2, r3
 80149f6:	d002      	beq.n	80149fe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80149f8:	68fb      	ldr	r3, [r7, #12]
 80149fa:	687a      	ldr	r2, [r7, #4]
 80149fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80149fe:	bf00      	nop
 8014a00:	3714      	adds	r7, #20
 8014a02:	46bd      	mov	sp, r7
 8014a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a08:	4770      	bx	lr
 8014a0a:	bf00      	nop
 8014a0c:	20011ad4 	.word	0x20011ad4
 8014a10:	20011adc 	.word	0x20011adc

08014a14 <atoi>:
 8014a14:	220a      	movs	r2, #10
 8014a16:	2100      	movs	r1, #0
 8014a18:	f000 b87a 	b.w	8014b10 <strtol>

08014a1c <_strtol_l.isra.0>:
 8014a1c:	2b24      	cmp	r3, #36	@ 0x24
 8014a1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014a22:	4686      	mov	lr, r0
 8014a24:	4690      	mov	r8, r2
 8014a26:	d801      	bhi.n	8014a2c <_strtol_l.isra.0+0x10>
 8014a28:	2b01      	cmp	r3, #1
 8014a2a:	d106      	bne.n	8014a3a <_strtol_l.isra.0+0x1e>
 8014a2c:	f000 ff74 	bl	8015918 <__errno>
 8014a30:	2316      	movs	r3, #22
 8014a32:	6003      	str	r3, [r0, #0]
 8014a34:	2000      	movs	r0, #0
 8014a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014a3a:	4834      	ldr	r0, [pc, #208]	@ (8014b0c <_strtol_l.isra.0+0xf0>)
 8014a3c:	460d      	mov	r5, r1
 8014a3e:	462a      	mov	r2, r5
 8014a40:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014a44:	5d06      	ldrb	r6, [r0, r4]
 8014a46:	f016 0608 	ands.w	r6, r6, #8
 8014a4a:	d1f8      	bne.n	8014a3e <_strtol_l.isra.0+0x22>
 8014a4c:	2c2d      	cmp	r4, #45	@ 0x2d
 8014a4e:	d110      	bne.n	8014a72 <_strtol_l.isra.0+0x56>
 8014a50:	782c      	ldrb	r4, [r5, #0]
 8014a52:	2601      	movs	r6, #1
 8014a54:	1c95      	adds	r5, r2, #2
 8014a56:	f033 0210 	bics.w	r2, r3, #16
 8014a5a:	d115      	bne.n	8014a88 <_strtol_l.isra.0+0x6c>
 8014a5c:	2c30      	cmp	r4, #48	@ 0x30
 8014a5e:	d10d      	bne.n	8014a7c <_strtol_l.isra.0+0x60>
 8014a60:	782a      	ldrb	r2, [r5, #0]
 8014a62:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8014a66:	2a58      	cmp	r2, #88	@ 0x58
 8014a68:	d108      	bne.n	8014a7c <_strtol_l.isra.0+0x60>
 8014a6a:	786c      	ldrb	r4, [r5, #1]
 8014a6c:	3502      	adds	r5, #2
 8014a6e:	2310      	movs	r3, #16
 8014a70:	e00a      	b.n	8014a88 <_strtol_l.isra.0+0x6c>
 8014a72:	2c2b      	cmp	r4, #43	@ 0x2b
 8014a74:	bf04      	itt	eq
 8014a76:	782c      	ldrbeq	r4, [r5, #0]
 8014a78:	1c95      	addeq	r5, r2, #2
 8014a7a:	e7ec      	b.n	8014a56 <_strtol_l.isra.0+0x3a>
 8014a7c:	2b00      	cmp	r3, #0
 8014a7e:	d1f6      	bne.n	8014a6e <_strtol_l.isra.0+0x52>
 8014a80:	2c30      	cmp	r4, #48	@ 0x30
 8014a82:	bf14      	ite	ne
 8014a84:	230a      	movne	r3, #10
 8014a86:	2308      	moveq	r3, #8
 8014a88:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8014a8c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8014a90:	2200      	movs	r2, #0
 8014a92:	fbbc f9f3 	udiv	r9, ip, r3
 8014a96:	4610      	mov	r0, r2
 8014a98:	fb03 ca19 	mls	sl, r3, r9, ip
 8014a9c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8014aa0:	2f09      	cmp	r7, #9
 8014aa2:	d80f      	bhi.n	8014ac4 <_strtol_l.isra.0+0xa8>
 8014aa4:	463c      	mov	r4, r7
 8014aa6:	42a3      	cmp	r3, r4
 8014aa8:	dd1b      	ble.n	8014ae2 <_strtol_l.isra.0+0xc6>
 8014aaa:	1c57      	adds	r7, r2, #1
 8014aac:	d007      	beq.n	8014abe <_strtol_l.isra.0+0xa2>
 8014aae:	4581      	cmp	r9, r0
 8014ab0:	d314      	bcc.n	8014adc <_strtol_l.isra.0+0xc0>
 8014ab2:	d101      	bne.n	8014ab8 <_strtol_l.isra.0+0x9c>
 8014ab4:	45a2      	cmp	sl, r4
 8014ab6:	db11      	blt.n	8014adc <_strtol_l.isra.0+0xc0>
 8014ab8:	fb00 4003 	mla	r0, r0, r3, r4
 8014abc:	2201      	movs	r2, #1
 8014abe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014ac2:	e7eb      	b.n	8014a9c <_strtol_l.isra.0+0x80>
 8014ac4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8014ac8:	2f19      	cmp	r7, #25
 8014aca:	d801      	bhi.n	8014ad0 <_strtol_l.isra.0+0xb4>
 8014acc:	3c37      	subs	r4, #55	@ 0x37
 8014ace:	e7ea      	b.n	8014aa6 <_strtol_l.isra.0+0x8a>
 8014ad0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8014ad4:	2f19      	cmp	r7, #25
 8014ad6:	d804      	bhi.n	8014ae2 <_strtol_l.isra.0+0xc6>
 8014ad8:	3c57      	subs	r4, #87	@ 0x57
 8014ada:	e7e4      	b.n	8014aa6 <_strtol_l.isra.0+0x8a>
 8014adc:	f04f 32ff 	mov.w	r2, #4294967295
 8014ae0:	e7ed      	b.n	8014abe <_strtol_l.isra.0+0xa2>
 8014ae2:	1c53      	adds	r3, r2, #1
 8014ae4:	d108      	bne.n	8014af8 <_strtol_l.isra.0+0xdc>
 8014ae6:	2322      	movs	r3, #34	@ 0x22
 8014ae8:	f8ce 3000 	str.w	r3, [lr]
 8014aec:	4660      	mov	r0, ip
 8014aee:	f1b8 0f00 	cmp.w	r8, #0
 8014af2:	d0a0      	beq.n	8014a36 <_strtol_l.isra.0+0x1a>
 8014af4:	1e69      	subs	r1, r5, #1
 8014af6:	e006      	b.n	8014b06 <_strtol_l.isra.0+0xea>
 8014af8:	b106      	cbz	r6, 8014afc <_strtol_l.isra.0+0xe0>
 8014afa:	4240      	negs	r0, r0
 8014afc:	f1b8 0f00 	cmp.w	r8, #0
 8014b00:	d099      	beq.n	8014a36 <_strtol_l.isra.0+0x1a>
 8014b02:	2a00      	cmp	r2, #0
 8014b04:	d1f6      	bne.n	8014af4 <_strtol_l.isra.0+0xd8>
 8014b06:	f8c8 1000 	str.w	r1, [r8]
 8014b0a:	e794      	b.n	8014a36 <_strtol_l.isra.0+0x1a>
 8014b0c:	08017cd1 	.word	0x08017cd1

08014b10 <strtol>:
 8014b10:	4613      	mov	r3, r2
 8014b12:	460a      	mov	r2, r1
 8014b14:	4601      	mov	r1, r0
 8014b16:	4802      	ldr	r0, [pc, #8]	@ (8014b20 <strtol+0x10>)
 8014b18:	6800      	ldr	r0, [r0, #0]
 8014b1a:	f7ff bf7f 	b.w	8014a1c <_strtol_l.isra.0>
 8014b1e:	bf00      	nop
 8014b20:	20000020 	.word	0x20000020

08014b24 <__cvt>:
 8014b24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014b28:	ec57 6b10 	vmov	r6, r7, d0
 8014b2c:	2f00      	cmp	r7, #0
 8014b2e:	460c      	mov	r4, r1
 8014b30:	4619      	mov	r1, r3
 8014b32:	463b      	mov	r3, r7
 8014b34:	bfbb      	ittet	lt
 8014b36:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8014b3a:	461f      	movlt	r7, r3
 8014b3c:	2300      	movge	r3, #0
 8014b3e:	232d      	movlt	r3, #45	@ 0x2d
 8014b40:	700b      	strb	r3, [r1, #0]
 8014b42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014b44:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8014b48:	4691      	mov	r9, r2
 8014b4a:	f023 0820 	bic.w	r8, r3, #32
 8014b4e:	bfbc      	itt	lt
 8014b50:	4632      	movlt	r2, r6
 8014b52:	4616      	movlt	r6, r2
 8014b54:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014b58:	d005      	beq.n	8014b66 <__cvt+0x42>
 8014b5a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8014b5e:	d100      	bne.n	8014b62 <__cvt+0x3e>
 8014b60:	3401      	adds	r4, #1
 8014b62:	2102      	movs	r1, #2
 8014b64:	e000      	b.n	8014b68 <__cvt+0x44>
 8014b66:	2103      	movs	r1, #3
 8014b68:	ab03      	add	r3, sp, #12
 8014b6a:	9301      	str	r3, [sp, #4]
 8014b6c:	ab02      	add	r3, sp, #8
 8014b6e:	9300      	str	r3, [sp, #0]
 8014b70:	ec47 6b10 	vmov	d0, r6, r7
 8014b74:	4653      	mov	r3, sl
 8014b76:	4622      	mov	r2, r4
 8014b78:	f000 ff92 	bl	8015aa0 <_dtoa_r>
 8014b7c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8014b80:	4605      	mov	r5, r0
 8014b82:	d119      	bne.n	8014bb8 <__cvt+0x94>
 8014b84:	f019 0f01 	tst.w	r9, #1
 8014b88:	d00e      	beq.n	8014ba8 <__cvt+0x84>
 8014b8a:	eb00 0904 	add.w	r9, r0, r4
 8014b8e:	2200      	movs	r2, #0
 8014b90:	2300      	movs	r3, #0
 8014b92:	4630      	mov	r0, r6
 8014b94:	4639      	mov	r1, r7
 8014b96:	f7eb ffb7 	bl	8000b08 <__aeabi_dcmpeq>
 8014b9a:	b108      	cbz	r0, 8014ba0 <__cvt+0x7c>
 8014b9c:	f8cd 900c 	str.w	r9, [sp, #12]
 8014ba0:	2230      	movs	r2, #48	@ 0x30
 8014ba2:	9b03      	ldr	r3, [sp, #12]
 8014ba4:	454b      	cmp	r3, r9
 8014ba6:	d31e      	bcc.n	8014be6 <__cvt+0xc2>
 8014ba8:	9b03      	ldr	r3, [sp, #12]
 8014baa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014bac:	1b5b      	subs	r3, r3, r5
 8014bae:	4628      	mov	r0, r5
 8014bb0:	6013      	str	r3, [r2, #0]
 8014bb2:	b004      	add	sp, #16
 8014bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014bb8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014bbc:	eb00 0904 	add.w	r9, r0, r4
 8014bc0:	d1e5      	bne.n	8014b8e <__cvt+0x6a>
 8014bc2:	7803      	ldrb	r3, [r0, #0]
 8014bc4:	2b30      	cmp	r3, #48	@ 0x30
 8014bc6:	d10a      	bne.n	8014bde <__cvt+0xba>
 8014bc8:	2200      	movs	r2, #0
 8014bca:	2300      	movs	r3, #0
 8014bcc:	4630      	mov	r0, r6
 8014bce:	4639      	mov	r1, r7
 8014bd0:	f7eb ff9a 	bl	8000b08 <__aeabi_dcmpeq>
 8014bd4:	b918      	cbnz	r0, 8014bde <__cvt+0xba>
 8014bd6:	f1c4 0401 	rsb	r4, r4, #1
 8014bda:	f8ca 4000 	str.w	r4, [sl]
 8014bde:	f8da 3000 	ldr.w	r3, [sl]
 8014be2:	4499      	add	r9, r3
 8014be4:	e7d3      	b.n	8014b8e <__cvt+0x6a>
 8014be6:	1c59      	adds	r1, r3, #1
 8014be8:	9103      	str	r1, [sp, #12]
 8014bea:	701a      	strb	r2, [r3, #0]
 8014bec:	e7d9      	b.n	8014ba2 <__cvt+0x7e>

08014bee <__exponent>:
 8014bee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014bf0:	2900      	cmp	r1, #0
 8014bf2:	bfba      	itte	lt
 8014bf4:	4249      	neglt	r1, r1
 8014bf6:	232d      	movlt	r3, #45	@ 0x2d
 8014bf8:	232b      	movge	r3, #43	@ 0x2b
 8014bfa:	2909      	cmp	r1, #9
 8014bfc:	7002      	strb	r2, [r0, #0]
 8014bfe:	7043      	strb	r3, [r0, #1]
 8014c00:	dd29      	ble.n	8014c56 <__exponent+0x68>
 8014c02:	f10d 0307 	add.w	r3, sp, #7
 8014c06:	461d      	mov	r5, r3
 8014c08:	270a      	movs	r7, #10
 8014c0a:	461a      	mov	r2, r3
 8014c0c:	fbb1 f6f7 	udiv	r6, r1, r7
 8014c10:	fb07 1416 	mls	r4, r7, r6, r1
 8014c14:	3430      	adds	r4, #48	@ 0x30
 8014c16:	f802 4c01 	strb.w	r4, [r2, #-1]
 8014c1a:	460c      	mov	r4, r1
 8014c1c:	2c63      	cmp	r4, #99	@ 0x63
 8014c1e:	f103 33ff 	add.w	r3, r3, #4294967295
 8014c22:	4631      	mov	r1, r6
 8014c24:	dcf1      	bgt.n	8014c0a <__exponent+0x1c>
 8014c26:	3130      	adds	r1, #48	@ 0x30
 8014c28:	1e94      	subs	r4, r2, #2
 8014c2a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014c2e:	1c41      	adds	r1, r0, #1
 8014c30:	4623      	mov	r3, r4
 8014c32:	42ab      	cmp	r3, r5
 8014c34:	d30a      	bcc.n	8014c4c <__exponent+0x5e>
 8014c36:	f10d 0309 	add.w	r3, sp, #9
 8014c3a:	1a9b      	subs	r3, r3, r2
 8014c3c:	42ac      	cmp	r4, r5
 8014c3e:	bf88      	it	hi
 8014c40:	2300      	movhi	r3, #0
 8014c42:	3302      	adds	r3, #2
 8014c44:	4403      	add	r3, r0
 8014c46:	1a18      	subs	r0, r3, r0
 8014c48:	b003      	add	sp, #12
 8014c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014c4c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8014c50:	f801 6f01 	strb.w	r6, [r1, #1]!
 8014c54:	e7ed      	b.n	8014c32 <__exponent+0x44>
 8014c56:	2330      	movs	r3, #48	@ 0x30
 8014c58:	3130      	adds	r1, #48	@ 0x30
 8014c5a:	7083      	strb	r3, [r0, #2]
 8014c5c:	70c1      	strb	r1, [r0, #3]
 8014c5e:	1d03      	adds	r3, r0, #4
 8014c60:	e7f1      	b.n	8014c46 <__exponent+0x58>
	...

08014c64 <_printf_float>:
 8014c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c68:	b08d      	sub	sp, #52	@ 0x34
 8014c6a:	460c      	mov	r4, r1
 8014c6c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8014c70:	4616      	mov	r6, r2
 8014c72:	461f      	mov	r7, r3
 8014c74:	4605      	mov	r5, r0
 8014c76:	f000 fe05 	bl	8015884 <_localeconv_r>
 8014c7a:	6803      	ldr	r3, [r0, #0]
 8014c7c:	9304      	str	r3, [sp, #16]
 8014c7e:	4618      	mov	r0, r3
 8014c80:	f7eb fb16 	bl	80002b0 <strlen>
 8014c84:	2300      	movs	r3, #0
 8014c86:	930a      	str	r3, [sp, #40]	@ 0x28
 8014c88:	f8d8 3000 	ldr.w	r3, [r8]
 8014c8c:	9005      	str	r0, [sp, #20]
 8014c8e:	3307      	adds	r3, #7
 8014c90:	f023 0307 	bic.w	r3, r3, #7
 8014c94:	f103 0208 	add.w	r2, r3, #8
 8014c98:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014c9c:	f8d4 b000 	ldr.w	fp, [r4]
 8014ca0:	f8c8 2000 	str.w	r2, [r8]
 8014ca4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014ca8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8014cac:	9307      	str	r3, [sp, #28]
 8014cae:	f8cd 8018 	str.w	r8, [sp, #24]
 8014cb2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8014cb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014cba:	4b9c      	ldr	r3, [pc, #624]	@ (8014f2c <_printf_float+0x2c8>)
 8014cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8014cc0:	f7eb ff54 	bl	8000b6c <__aeabi_dcmpun>
 8014cc4:	bb70      	cbnz	r0, 8014d24 <_printf_float+0xc0>
 8014cc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014cca:	4b98      	ldr	r3, [pc, #608]	@ (8014f2c <_printf_float+0x2c8>)
 8014ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8014cd0:	f7eb ff2e 	bl	8000b30 <__aeabi_dcmple>
 8014cd4:	bb30      	cbnz	r0, 8014d24 <_printf_float+0xc0>
 8014cd6:	2200      	movs	r2, #0
 8014cd8:	2300      	movs	r3, #0
 8014cda:	4640      	mov	r0, r8
 8014cdc:	4649      	mov	r1, r9
 8014cde:	f7eb ff1d 	bl	8000b1c <__aeabi_dcmplt>
 8014ce2:	b110      	cbz	r0, 8014cea <_printf_float+0x86>
 8014ce4:	232d      	movs	r3, #45	@ 0x2d
 8014ce6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014cea:	4a91      	ldr	r2, [pc, #580]	@ (8014f30 <_printf_float+0x2cc>)
 8014cec:	4b91      	ldr	r3, [pc, #580]	@ (8014f34 <_printf_float+0x2d0>)
 8014cee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8014cf2:	bf8c      	ite	hi
 8014cf4:	4690      	movhi	r8, r2
 8014cf6:	4698      	movls	r8, r3
 8014cf8:	2303      	movs	r3, #3
 8014cfa:	6123      	str	r3, [r4, #16]
 8014cfc:	f02b 0304 	bic.w	r3, fp, #4
 8014d00:	6023      	str	r3, [r4, #0]
 8014d02:	f04f 0900 	mov.w	r9, #0
 8014d06:	9700      	str	r7, [sp, #0]
 8014d08:	4633      	mov	r3, r6
 8014d0a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8014d0c:	4621      	mov	r1, r4
 8014d0e:	4628      	mov	r0, r5
 8014d10:	f000 f9d2 	bl	80150b8 <_printf_common>
 8014d14:	3001      	adds	r0, #1
 8014d16:	f040 808d 	bne.w	8014e34 <_printf_float+0x1d0>
 8014d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8014d1e:	b00d      	add	sp, #52	@ 0x34
 8014d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d24:	4642      	mov	r2, r8
 8014d26:	464b      	mov	r3, r9
 8014d28:	4640      	mov	r0, r8
 8014d2a:	4649      	mov	r1, r9
 8014d2c:	f7eb ff1e 	bl	8000b6c <__aeabi_dcmpun>
 8014d30:	b140      	cbz	r0, 8014d44 <_printf_float+0xe0>
 8014d32:	464b      	mov	r3, r9
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	bfbc      	itt	lt
 8014d38:	232d      	movlt	r3, #45	@ 0x2d
 8014d3a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8014d3e:	4a7e      	ldr	r2, [pc, #504]	@ (8014f38 <_printf_float+0x2d4>)
 8014d40:	4b7e      	ldr	r3, [pc, #504]	@ (8014f3c <_printf_float+0x2d8>)
 8014d42:	e7d4      	b.n	8014cee <_printf_float+0x8a>
 8014d44:	6863      	ldr	r3, [r4, #4]
 8014d46:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8014d4a:	9206      	str	r2, [sp, #24]
 8014d4c:	1c5a      	adds	r2, r3, #1
 8014d4e:	d13b      	bne.n	8014dc8 <_printf_float+0x164>
 8014d50:	2306      	movs	r3, #6
 8014d52:	6063      	str	r3, [r4, #4]
 8014d54:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8014d58:	2300      	movs	r3, #0
 8014d5a:	6022      	str	r2, [r4, #0]
 8014d5c:	9303      	str	r3, [sp, #12]
 8014d5e:	ab0a      	add	r3, sp, #40	@ 0x28
 8014d60:	e9cd a301 	strd	sl, r3, [sp, #4]
 8014d64:	ab09      	add	r3, sp, #36	@ 0x24
 8014d66:	9300      	str	r3, [sp, #0]
 8014d68:	6861      	ldr	r1, [r4, #4]
 8014d6a:	ec49 8b10 	vmov	d0, r8, r9
 8014d6e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8014d72:	4628      	mov	r0, r5
 8014d74:	f7ff fed6 	bl	8014b24 <__cvt>
 8014d78:	9b06      	ldr	r3, [sp, #24]
 8014d7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014d7c:	2b47      	cmp	r3, #71	@ 0x47
 8014d7e:	4680      	mov	r8, r0
 8014d80:	d129      	bne.n	8014dd6 <_printf_float+0x172>
 8014d82:	1cc8      	adds	r0, r1, #3
 8014d84:	db02      	blt.n	8014d8c <_printf_float+0x128>
 8014d86:	6863      	ldr	r3, [r4, #4]
 8014d88:	4299      	cmp	r1, r3
 8014d8a:	dd41      	ble.n	8014e10 <_printf_float+0x1ac>
 8014d8c:	f1aa 0a02 	sub.w	sl, sl, #2
 8014d90:	fa5f fa8a 	uxtb.w	sl, sl
 8014d94:	3901      	subs	r1, #1
 8014d96:	4652      	mov	r2, sl
 8014d98:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014d9c:	9109      	str	r1, [sp, #36]	@ 0x24
 8014d9e:	f7ff ff26 	bl	8014bee <__exponent>
 8014da2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014da4:	1813      	adds	r3, r2, r0
 8014da6:	2a01      	cmp	r2, #1
 8014da8:	4681      	mov	r9, r0
 8014daa:	6123      	str	r3, [r4, #16]
 8014dac:	dc02      	bgt.n	8014db4 <_printf_float+0x150>
 8014dae:	6822      	ldr	r2, [r4, #0]
 8014db0:	07d2      	lsls	r2, r2, #31
 8014db2:	d501      	bpl.n	8014db8 <_printf_float+0x154>
 8014db4:	3301      	adds	r3, #1
 8014db6:	6123      	str	r3, [r4, #16]
 8014db8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8014dbc:	2b00      	cmp	r3, #0
 8014dbe:	d0a2      	beq.n	8014d06 <_printf_float+0xa2>
 8014dc0:	232d      	movs	r3, #45	@ 0x2d
 8014dc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014dc6:	e79e      	b.n	8014d06 <_printf_float+0xa2>
 8014dc8:	9a06      	ldr	r2, [sp, #24]
 8014dca:	2a47      	cmp	r2, #71	@ 0x47
 8014dcc:	d1c2      	bne.n	8014d54 <_printf_float+0xf0>
 8014dce:	2b00      	cmp	r3, #0
 8014dd0:	d1c0      	bne.n	8014d54 <_printf_float+0xf0>
 8014dd2:	2301      	movs	r3, #1
 8014dd4:	e7bd      	b.n	8014d52 <_printf_float+0xee>
 8014dd6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8014dda:	d9db      	bls.n	8014d94 <_printf_float+0x130>
 8014ddc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8014de0:	d118      	bne.n	8014e14 <_printf_float+0x1b0>
 8014de2:	2900      	cmp	r1, #0
 8014de4:	6863      	ldr	r3, [r4, #4]
 8014de6:	dd0b      	ble.n	8014e00 <_printf_float+0x19c>
 8014de8:	6121      	str	r1, [r4, #16]
 8014dea:	b913      	cbnz	r3, 8014df2 <_printf_float+0x18e>
 8014dec:	6822      	ldr	r2, [r4, #0]
 8014dee:	07d0      	lsls	r0, r2, #31
 8014df0:	d502      	bpl.n	8014df8 <_printf_float+0x194>
 8014df2:	3301      	adds	r3, #1
 8014df4:	440b      	add	r3, r1
 8014df6:	6123      	str	r3, [r4, #16]
 8014df8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8014dfa:	f04f 0900 	mov.w	r9, #0
 8014dfe:	e7db      	b.n	8014db8 <_printf_float+0x154>
 8014e00:	b913      	cbnz	r3, 8014e08 <_printf_float+0x1a4>
 8014e02:	6822      	ldr	r2, [r4, #0]
 8014e04:	07d2      	lsls	r2, r2, #31
 8014e06:	d501      	bpl.n	8014e0c <_printf_float+0x1a8>
 8014e08:	3302      	adds	r3, #2
 8014e0a:	e7f4      	b.n	8014df6 <_printf_float+0x192>
 8014e0c:	2301      	movs	r3, #1
 8014e0e:	e7f2      	b.n	8014df6 <_printf_float+0x192>
 8014e10:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8014e14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014e16:	4299      	cmp	r1, r3
 8014e18:	db05      	blt.n	8014e26 <_printf_float+0x1c2>
 8014e1a:	6823      	ldr	r3, [r4, #0]
 8014e1c:	6121      	str	r1, [r4, #16]
 8014e1e:	07d8      	lsls	r0, r3, #31
 8014e20:	d5ea      	bpl.n	8014df8 <_printf_float+0x194>
 8014e22:	1c4b      	adds	r3, r1, #1
 8014e24:	e7e7      	b.n	8014df6 <_printf_float+0x192>
 8014e26:	2900      	cmp	r1, #0
 8014e28:	bfd4      	ite	le
 8014e2a:	f1c1 0202 	rsble	r2, r1, #2
 8014e2e:	2201      	movgt	r2, #1
 8014e30:	4413      	add	r3, r2
 8014e32:	e7e0      	b.n	8014df6 <_printf_float+0x192>
 8014e34:	6823      	ldr	r3, [r4, #0]
 8014e36:	055a      	lsls	r2, r3, #21
 8014e38:	d407      	bmi.n	8014e4a <_printf_float+0x1e6>
 8014e3a:	6923      	ldr	r3, [r4, #16]
 8014e3c:	4642      	mov	r2, r8
 8014e3e:	4631      	mov	r1, r6
 8014e40:	4628      	mov	r0, r5
 8014e42:	47b8      	blx	r7
 8014e44:	3001      	adds	r0, #1
 8014e46:	d12b      	bne.n	8014ea0 <_printf_float+0x23c>
 8014e48:	e767      	b.n	8014d1a <_printf_float+0xb6>
 8014e4a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8014e4e:	f240 80dd 	bls.w	801500c <_printf_float+0x3a8>
 8014e52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8014e56:	2200      	movs	r2, #0
 8014e58:	2300      	movs	r3, #0
 8014e5a:	f7eb fe55 	bl	8000b08 <__aeabi_dcmpeq>
 8014e5e:	2800      	cmp	r0, #0
 8014e60:	d033      	beq.n	8014eca <_printf_float+0x266>
 8014e62:	4a37      	ldr	r2, [pc, #220]	@ (8014f40 <_printf_float+0x2dc>)
 8014e64:	2301      	movs	r3, #1
 8014e66:	4631      	mov	r1, r6
 8014e68:	4628      	mov	r0, r5
 8014e6a:	47b8      	blx	r7
 8014e6c:	3001      	adds	r0, #1
 8014e6e:	f43f af54 	beq.w	8014d1a <_printf_float+0xb6>
 8014e72:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8014e76:	4543      	cmp	r3, r8
 8014e78:	db02      	blt.n	8014e80 <_printf_float+0x21c>
 8014e7a:	6823      	ldr	r3, [r4, #0]
 8014e7c:	07d8      	lsls	r0, r3, #31
 8014e7e:	d50f      	bpl.n	8014ea0 <_printf_float+0x23c>
 8014e80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014e84:	4631      	mov	r1, r6
 8014e86:	4628      	mov	r0, r5
 8014e88:	47b8      	blx	r7
 8014e8a:	3001      	adds	r0, #1
 8014e8c:	f43f af45 	beq.w	8014d1a <_printf_float+0xb6>
 8014e90:	f04f 0900 	mov.w	r9, #0
 8014e94:	f108 38ff 	add.w	r8, r8, #4294967295
 8014e98:	f104 0a1a 	add.w	sl, r4, #26
 8014e9c:	45c8      	cmp	r8, r9
 8014e9e:	dc09      	bgt.n	8014eb4 <_printf_float+0x250>
 8014ea0:	6823      	ldr	r3, [r4, #0]
 8014ea2:	079b      	lsls	r3, r3, #30
 8014ea4:	f100 8103 	bmi.w	80150ae <_printf_float+0x44a>
 8014ea8:	68e0      	ldr	r0, [r4, #12]
 8014eaa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014eac:	4298      	cmp	r0, r3
 8014eae:	bfb8      	it	lt
 8014eb0:	4618      	movlt	r0, r3
 8014eb2:	e734      	b.n	8014d1e <_printf_float+0xba>
 8014eb4:	2301      	movs	r3, #1
 8014eb6:	4652      	mov	r2, sl
 8014eb8:	4631      	mov	r1, r6
 8014eba:	4628      	mov	r0, r5
 8014ebc:	47b8      	blx	r7
 8014ebe:	3001      	adds	r0, #1
 8014ec0:	f43f af2b 	beq.w	8014d1a <_printf_float+0xb6>
 8014ec4:	f109 0901 	add.w	r9, r9, #1
 8014ec8:	e7e8      	b.n	8014e9c <_printf_float+0x238>
 8014eca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014ecc:	2b00      	cmp	r3, #0
 8014ece:	dc39      	bgt.n	8014f44 <_printf_float+0x2e0>
 8014ed0:	4a1b      	ldr	r2, [pc, #108]	@ (8014f40 <_printf_float+0x2dc>)
 8014ed2:	2301      	movs	r3, #1
 8014ed4:	4631      	mov	r1, r6
 8014ed6:	4628      	mov	r0, r5
 8014ed8:	47b8      	blx	r7
 8014eda:	3001      	adds	r0, #1
 8014edc:	f43f af1d 	beq.w	8014d1a <_printf_float+0xb6>
 8014ee0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8014ee4:	ea59 0303 	orrs.w	r3, r9, r3
 8014ee8:	d102      	bne.n	8014ef0 <_printf_float+0x28c>
 8014eea:	6823      	ldr	r3, [r4, #0]
 8014eec:	07d9      	lsls	r1, r3, #31
 8014eee:	d5d7      	bpl.n	8014ea0 <_printf_float+0x23c>
 8014ef0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014ef4:	4631      	mov	r1, r6
 8014ef6:	4628      	mov	r0, r5
 8014ef8:	47b8      	blx	r7
 8014efa:	3001      	adds	r0, #1
 8014efc:	f43f af0d 	beq.w	8014d1a <_printf_float+0xb6>
 8014f00:	f04f 0a00 	mov.w	sl, #0
 8014f04:	f104 0b1a 	add.w	fp, r4, #26
 8014f08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014f0a:	425b      	negs	r3, r3
 8014f0c:	4553      	cmp	r3, sl
 8014f0e:	dc01      	bgt.n	8014f14 <_printf_float+0x2b0>
 8014f10:	464b      	mov	r3, r9
 8014f12:	e793      	b.n	8014e3c <_printf_float+0x1d8>
 8014f14:	2301      	movs	r3, #1
 8014f16:	465a      	mov	r2, fp
 8014f18:	4631      	mov	r1, r6
 8014f1a:	4628      	mov	r0, r5
 8014f1c:	47b8      	blx	r7
 8014f1e:	3001      	adds	r0, #1
 8014f20:	f43f aefb 	beq.w	8014d1a <_printf_float+0xb6>
 8014f24:	f10a 0a01 	add.w	sl, sl, #1
 8014f28:	e7ee      	b.n	8014f08 <_printf_float+0x2a4>
 8014f2a:	bf00      	nop
 8014f2c:	7fefffff 	.word	0x7fefffff
 8014f30:	08017dd5 	.word	0x08017dd5
 8014f34:	08017dd1 	.word	0x08017dd1
 8014f38:	08017ddd 	.word	0x08017ddd
 8014f3c:	08017dd9 	.word	0x08017dd9
 8014f40:	08017de1 	.word	0x08017de1
 8014f44:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014f46:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8014f4a:	4553      	cmp	r3, sl
 8014f4c:	bfa8      	it	ge
 8014f4e:	4653      	movge	r3, sl
 8014f50:	2b00      	cmp	r3, #0
 8014f52:	4699      	mov	r9, r3
 8014f54:	dc36      	bgt.n	8014fc4 <_printf_float+0x360>
 8014f56:	f04f 0b00 	mov.w	fp, #0
 8014f5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014f5e:	f104 021a 	add.w	r2, r4, #26
 8014f62:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014f64:	9306      	str	r3, [sp, #24]
 8014f66:	eba3 0309 	sub.w	r3, r3, r9
 8014f6a:	455b      	cmp	r3, fp
 8014f6c:	dc31      	bgt.n	8014fd2 <_printf_float+0x36e>
 8014f6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014f70:	459a      	cmp	sl, r3
 8014f72:	dc3a      	bgt.n	8014fea <_printf_float+0x386>
 8014f74:	6823      	ldr	r3, [r4, #0]
 8014f76:	07da      	lsls	r2, r3, #31
 8014f78:	d437      	bmi.n	8014fea <_printf_float+0x386>
 8014f7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014f7c:	ebaa 0903 	sub.w	r9, sl, r3
 8014f80:	9b06      	ldr	r3, [sp, #24]
 8014f82:	ebaa 0303 	sub.w	r3, sl, r3
 8014f86:	4599      	cmp	r9, r3
 8014f88:	bfa8      	it	ge
 8014f8a:	4699      	movge	r9, r3
 8014f8c:	f1b9 0f00 	cmp.w	r9, #0
 8014f90:	dc33      	bgt.n	8014ffa <_printf_float+0x396>
 8014f92:	f04f 0800 	mov.w	r8, #0
 8014f96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014f9a:	f104 0b1a 	add.w	fp, r4, #26
 8014f9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014fa0:	ebaa 0303 	sub.w	r3, sl, r3
 8014fa4:	eba3 0309 	sub.w	r3, r3, r9
 8014fa8:	4543      	cmp	r3, r8
 8014faa:	f77f af79 	ble.w	8014ea0 <_printf_float+0x23c>
 8014fae:	2301      	movs	r3, #1
 8014fb0:	465a      	mov	r2, fp
 8014fb2:	4631      	mov	r1, r6
 8014fb4:	4628      	mov	r0, r5
 8014fb6:	47b8      	blx	r7
 8014fb8:	3001      	adds	r0, #1
 8014fba:	f43f aeae 	beq.w	8014d1a <_printf_float+0xb6>
 8014fbe:	f108 0801 	add.w	r8, r8, #1
 8014fc2:	e7ec      	b.n	8014f9e <_printf_float+0x33a>
 8014fc4:	4642      	mov	r2, r8
 8014fc6:	4631      	mov	r1, r6
 8014fc8:	4628      	mov	r0, r5
 8014fca:	47b8      	blx	r7
 8014fcc:	3001      	adds	r0, #1
 8014fce:	d1c2      	bne.n	8014f56 <_printf_float+0x2f2>
 8014fd0:	e6a3      	b.n	8014d1a <_printf_float+0xb6>
 8014fd2:	2301      	movs	r3, #1
 8014fd4:	4631      	mov	r1, r6
 8014fd6:	4628      	mov	r0, r5
 8014fd8:	9206      	str	r2, [sp, #24]
 8014fda:	47b8      	blx	r7
 8014fdc:	3001      	adds	r0, #1
 8014fde:	f43f ae9c 	beq.w	8014d1a <_printf_float+0xb6>
 8014fe2:	9a06      	ldr	r2, [sp, #24]
 8014fe4:	f10b 0b01 	add.w	fp, fp, #1
 8014fe8:	e7bb      	b.n	8014f62 <_printf_float+0x2fe>
 8014fea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014fee:	4631      	mov	r1, r6
 8014ff0:	4628      	mov	r0, r5
 8014ff2:	47b8      	blx	r7
 8014ff4:	3001      	adds	r0, #1
 8014ff6:	d1c0      	bne.n	8014f7a <_printf_float+0x316>
 8014ff8:	e68f      	b.n	8014d1a <_printf_float+0xb6>
 8014ffa:	9a06      	ldr	r2, [sp, #24]
 8014ffc:	464b      	mov	r3, r9
 8014ffe:	4442      	add	r2, r8
 8015000:	4631      	mov	r1, r6
 8015002:	4628      	mov	r0, r5
 8015004:	47b8      	blx	r7
 8015006:	3001      	adds	r0, #1
 8015008:	d1c3      	bne.n	8014f92 <_printf_float+0x32e>
 801500a:	e686      	b.n	8014d1a <_printf_float+0xb6>
 801500c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8015010:	f1ba 0f01 	cmp.w	sl, #1
 8015014:	dc01      	bgt.n	801501a <_printf_float+0x3b6>
 8015016:	07db      	lsls	r3, r3, #31
 8015018:	d536      	bpl.n	8015088 <_printf_float+0x424>
 801501a:	2301      	movs	r3, #1
 801501c:	4642      	mov	r2, r8
 801501e:	4631      	mov	r1, r6
 8015020:	4628      	mov	r0, r5
 8015022:	47b8      	blx	r7
 8015024:	3001      	adds	r0, #1
 8015026:	f43f ae78 	beq.w	8014d1a <_printf_float+0xb6>
 801502a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801502e:	4631      	mov	r1, r6
 8015030:	4628      	mov	r0, r5
 8015032:	47b8      	blx	r7
 8015034:	3001      	adds	r0, #1
 8015036:	f43f ae70 	beq.w	8014d1a <_printf_float+0xb6>
 801503a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801503e:	2200      	movs	r2, #0
 8015040:	2300      	movs	r3, #0
 8015042:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015046:	f7eb fd5f 	bl	8000b08 <__aeabi_dcmpeq>
 801504a:	b9c0      	cbnz	r0, 801507e <_printf_float+0x41a>
 801504c:	4653      	mov	r3, sl
 801504e:	f108 0201 	add.w	r2, r8, #1
 8015052:	4631      	mov	r1, r6
 8015054:	4628      	mov	r0, r5
 8015056:	47b8      	blx	r7
 8015058:	3001      	adds	r0, #1
 801505a:	d10c      	bne.n	8015076 <_printf_float+0x412>
 801505c:	e65d      	b.n	8014d1a <_printf_float+0xb6>
 801505e:	2301      	movs	r3, #1
 8015060:	465a      	mov	r2, fp
 8015062:	4631      	mov	r1, r6
 8015064:	4628      	mov	r0, r5
 8015066:	47b8      	blx	r7
 8015068:	3001      	adds	r0, #1
 801506a:	f43f ae56 	beq.w	8014d1a <_printf_float+0xb6>
 801506e:	f108 0801 	add.w	r8, r8, #1
 8015072:	45d0      	cmp	r8, sl
 8015074:	dbf3      	blt.n	801505e <_printf_float+0x3fa>
 8015076:	464b      	mov	r3, r9
 8015078:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801507c:	e6df      	b.n	8014e3e <_printf_float+0x1da>
 801507e:	f04f 0800 	mov.w	r8, #0
 8015082:	f104 0b1a 	add.w	fp, r4, #26
 8015086:	e7f4      	b.n	8015072 <_printf_float+0x40e>
 8015088:	2301      	movs	r3, #1
 801508a:	4642      	mov	r2, r8
 801508c:	e7e1      	b.n	8015052 <_printf_float+0x3ee>
 801508e:	2301      	movs	r3, #1
 8015090:	464a      	mov	r2, r9
 8015092:	4631      	mov	r1, r6
 8015094:	4628      	mov	r0, r5
 8015096:	47b8      	blx	r7
 8015098:	3001      	adds	r0, #1
 801509a:	f43f ae3e 	beq.w	8014d1a <_printf_float+0xb6>
 801509e:	f108 0801 	add.w	r8, r8, #1
 80150a2:	68e3      	ldr	r3, [r4, #12]
 80150a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80150a6:	1a5b      	subs	r3, r3, r1
 80150a8:	4543      	cmp	r3, r8
 80150aa:	dcf0      	bgt.n	801508e <_printf_float+0x42a>
 80150ac:	e6fc      	b.n	8014ea8 <_printf_float+0x244>
 80150ae:	f04f 0800 	mov.w	r8, #0
 80150b2:	f104 0919 	add.w	r9, r4, #25
 80150b6:	e7f4      	b.n	80150a2 <_printf_float+0x43e>

080150b8 <_printf_common>:
 80150b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80150bc:	4616      	mov	r6, r2
 80150be:	4698      	mov	r8, r3
 80150c0:	688a      	ldr	r2, [r1, #8]
 80150c2:	690b      	ldr	r3, [r1, #16]
 80150c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80150c8:	4293      	cmp	r3, r2
 80150ca:	bfb8      	it	lt
 80150cc:	4613      	movlt	r3, r2
 80150ce:	6033      	str	r3, [r6, #0]
 80150d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80150d4:	4607      	mov	r7, r0
 80150d6:	460c      	mov	r4, r1
 80150d8:	b10a      	cbz	r2, 80150de <_printf_common+0x26>
 80150da:	3301      	adds	r3, #1
 80150dc:	6033      	str	r3, [r6, #0]
 80150de:	6823      	ldr	r3, [r4, #0]
 80150e0:	0699      	lsls	r1, r3, #26
 80150e2:	bf42      	ittt	mi
 80150e4:	6833      	ldrmi	r3, [r6, #0]
 80150e6:	3302      	addmi	r3, #2
 80150e8:	6033      	strmi	r3, [r6, #0]
 80150ea:	6825      	ldr	r5, [r4, #0]
 80150ec:	f015 0506 	ands.w	r5, r5, #6
 80150f0:	d106      	bne.n	8015100 <_printf_common+0x48>
 80150f2:	f104 0a19 	add.w	sl, r4, #25
 80150f6:	68e3      	ldr	r3, [r4, #12]
 80150f8:	6832      	ldr	r2, [r6, #0]
 80150fa:	1a9b      	subs	r3, r3, r2
 80150fc:	42ab      	cmp	r3, r5
 80150fe:	dc26      	bgt.n	801514e <_printf_common+0x96>
 8015100:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8015104:	6822      	ldr	r2, [r4, #0]
 8015106:	3b00      	subs	r3, #0
 8015108:	bf18      	it	ne
 801510a:	2301      	movne	r3, #1
 801510c:	0692      	lsls	r2, r2, #26
 801510e:	d42b      	bmi.n	8015168 <_printf_common+0xb0>
 8015110:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8015114:	4641      	mov	r1, r8
 8015116:	4638      	mov	r0, r7
 8015118:	47c8      	blx	r9
 801511a:	3001      	adds	r0, #1
 801511c:	d01e      	beq.n	801515c <_printf_common+0xa4>
 801511e:	6823      	ldr	r3, [r4, #0]
 8015120:	6922      	ldr	r2, [r4, #16]
 8015122:	f003 0306 	and.w	r3, r3, #6
 8015126:	2b04      	cmp	r3, #4
 8015128:	bf02      	ittt	eq
 801512a:	68e5      	ldreq	r5, [r4, #12]
 801512c:	6833      	ldreq	r3, [r6, #0]
 801512e:	1aed      	subeq	r5, r5, r3
 8015130:	68a3      	ldr	r3, [r4, #8]
 8015132:	bf0c      	ite	eq
 8015134:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015138:	2500      	movne	r5, #0
 801513a:	4293      	cmp	r3, r2
 801513c:	bfc4      	itt	gt
 801513e:	1a9b      	subgt	r3, r3, r2
 8015140:	18ed      	addgt	r5, r5, r3
 8015142:	2600      	movs	r6, #0
 8015144:	341a      	adds	r4, #26
 8015146:	42b5      	cmp	r5, r6
 8015148:	d11a      	bne.n	8015180 <_printf_common+0xc8>
 801514a:	2000      	movs	r0, #0
 801514c:	e008      	b.n	8015160 <_printf_common+0xa8>
 801514e:	2301      	movs	r3, #1
 8015150:	4652      	mov	r2, sl
 8015152:	4641      	mov	r1, r8
 8015154:	4638      	mov	r0, r7
 8015156:	47c8      	blx	r9
 8015158:	3001      	adds	r0, #1
 801515a:	d103      	bne.n	8015164 <_printf_common+0xac>
 801515c:	f04f 30ff 	mov.w	r0, #4294967295
 8015160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015164:	3501      	adds	r5, #1
 8015166:	e7c6      	b.n	80150f6 <_printf_common+0x3e>
 8015168:	18e1      	adds	r1, r4, r3
 801516a:	1c5a      	adds	r2, r3, #1
 801516c:	2030      	movs	r0, #48	@ 0x30
 801516e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8015172:	4422      	add	r2, r4
 8015174:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8015178:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801517c:	3302      	adds	r3, #2
 801517e:	e7c7      	b.n	8015110 <_printf_common+0x58>
 8015180:	2301      	movs	r3, #1
 8015182:	4622      	mov	r2, r4
 8015184:	4641      	mov	r1, r8
 8015186:	4638      	mov	r0, r7
 8015188:	47c8      	blx	r9
 801518a:	3001      	adds	r0, #1
 801518c:	d0e6      	beq.n	801515c <_printf_common+0xa4>
 801518e:	3601      	adds	r6, #1
 8015190:	e7d9      	b.n	8015146 <_printf_common+0x8e>
	...

08015194 <_printf_i>:
 8015194:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015198:	7e0f      	ldrb	r7, [r1, #24]
 801519a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801519c:	2f78      	cmp	r7, #120	@ 0x78
 801519e:	4691      	mov	r9, r2
 80151a0:	4680      	mov	r8, r0
 80151a2:	460c      	mov	r4, r1
 80151a4:	469a      	mov	sl, r3
 80151a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80151aa:	d807      	bhi.n	80151bc <_printf_i+0x28>
 80151ac:	2f62      	cmp	r7, #98	@ 0x62
 80151ae:	d80a      	bhi.n	80151c6 <_printf_i+0x32>
 80151b0:	2f00      	cmp	r7, #0
 80151b2:	f000 80d1 	beq.w	8015358 <_printf_i+0x1c4>
 80151b6:	2f58      	cmp	r7, #88	@ 0x58
 80151b8:	f000 80b8 	beq.w	801532c <_printf_i+0x198>
 80151bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80151c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80151c4:	e03a      	b.n	801523c <_printf_i+0xa8>
 80151c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80151ca:	2b15      	cmp	r3, #21
 80151cc:	d8f6      	bhi.n	80151bc <_printf_i+0x28>
 80151ce:	a101      	add	r1, pc, #4	@ (adr r1, 80151d4 <_printf_i+0x40>)
 80151d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80151d4:	0801522d 	.word	0x0801522d
 80151d8:	08015241 	.word	0x08015241
 80151dc:	080151bd 	.word	0x080151bd
 80151e0:	080151bd 	.word	0x080151bd
 80151e4:	080151bd 	.word	0x080151bd
 80151e8:	080151bd 	.word	0x080151bd
 80151ec:	08015241 	.word	0x08015241
 80151f0:	080151bd 	.word	0x080151bd
 80151f4:	080151bd 	.word	0x080151bd
 80151f8:	080151bd 	.word	0x080151bd
 80151fc:	080151bd 	.word	0x080151bd
 8015200:	0801533f 	.word	0x0801533f
 8015204:	0801526b 	.word	0x0801526b
 8015208:	080152f9 	.word	0x080152f9
 801520c:	080151bd 	.word	0x080151bd
 8015210:	080151bd 	.word	0x080151bd
 8015214:	08015361 	.word	0x08015361
 8015218:	080151bd 	.word	0x080151bd
 801521c:	0801526b 	.word	0x0801526b
 8015220:	080151bd 	.word	0x080151bd
 8015224:	080151bd 	.word	0x080151bd
 8015228:	08015301 	.word	0x08015301
 801522c:	6833      	ldr	r3, [r6, #0]
 801522e:	1d1a      	adds	r2, r3, #4
 8015230:	681b      	ldr	r3, [r3, #0]
 8015232:	6032      	str	r2, [r6, #0]
 8015234:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015238:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801523c:	2301      	movs	r3, #1
 801523e:	e09c      	b.n	801537a <_printf_i+0x1e6>
 8015240:	6833      	ldr	r3, [r6, #0]
 8015242:	6820      	ldr	r0, [r4, #0]
 8015244:	1d19      	adds	r1, r3, #4
 8015246:	6031      	str	r1, [r6, #0]
 8015248:	0606      	lsls	r6, r0, #24
 801524a:	d501      	bpl.n	8015250 <_printf_i+0xbc>
 801524c:	681d      	ldr	r5, [r3, #0]
 801524e:	e003      	b.n	8015258 <_printf_i+0xc4>
 8015250:	0645      	lsls	r5, r0, #25
 8015252:	d5fb      	bpl.n	801524c <_printf_i+0xb8>
 8015254:	f9b3 5000 	ldrsh.w	r5, [r3]
 8015258:	2d00      	cmp	r5, #0
 801525a:	da03      	bge.n	8015264 <_printf_i+0xd0>
 801525c:	232d      	movs	r3, #45	@ 0x2d
 801525e:	426d      	negs	r5, r5
 8015260:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015264:	4858      	ldr	r0, [pc, #352]	@ (80153c8 <_printf_i+0x234>)
 8015266:	230a      	movs	r3, #10
 8015268:	e011      	b.n	801528e <_printf_i+0xfa>
 801526a:	6821      	ldr	r1, [r4, #0]
 801526c:	6833      	ldr	r3, [r6, #0]
 801526e:	0608      	lsls	r0, r1, #24
 8015270:	f853 5b04 	ldr.w	r5, [r3], #4
 8015274:	d402      	bmi.n	801527c <_printf_i+0xe8>
 8015276:	0649      	lsls	r1, r1, #25
 8015278:	bf48      	it	mi
 801527a:	b2ad      	uxthmi	r5, r5
 801527c:	2f6f      	cmp	r7, #111	@ 0x6f
 801527e:	4852      	ldr	r0, [pc, #328]	@ (80153c8 <_printf_i+0x234>)
 8015280:	6033      	str	r3, [r6, #0]
 8015282:	bf14      	ite	ne
 8015284:	230a      	movne	r3, #10
 8015286:	2308      	moveq	r3, #8
 8015288:	2100      	movs	r1, #0
 801528a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801528e:	6866      	ldr	r6, [r4, #4]
 8015290:	60a6      	str	r6, [r4, #8]
 8015292:	2e00      	cmp	r6, #0
 8015294:	db05      	blt.n	80152a2 <_printf_i+0x10e>
 8015296:	6821      	ldr	r1, [r4, #0]
 8015298:	432e      	orrs	r6, r5
 801529a:	f021 0104 	bic.w	r1, r1, #4
 801529e:	6021      	str	r1, [r4, #0]
 80152a0:	d04b      	beq.n	801533a <_printf_i+0x1a6>
 80152a2:	4616      	mov	r6, r2
 80152a4:	fbb5 f1f3 	udiv	r1, r5, r3
 80152a8:	fb03 5711 	mls	r7, r3, r1, r5
 80152ac:	5dc7      	ldrb	r7, [r0, r7]
 80152ae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80152b2:	462f      	mov	r7, r5
 80152b4:	42bb      	cmp	r3, r7
 80152b6:	460d      	mov	r5, r1
 80152b8:	d9f4      	bls.n	80152a4 <_printf_i+0x110>
 80152ba:	2b08      	cmp	r3, #8
 80152bc:	d10b      	bne.n	80152d6 <_printf_i+0x142>
 80152be:	6823      	ldr	r3, [r4, #0]
 80152c0:	07df      	lsls	r7, r3, #31
 80152c2:	d508      	bpl.n	80152d6 <_printf_i+0x142>
 80152c4:	6923      	ldr	r3, [r4, #16]
 80152c6:	6861      	ldr	r1, [r4, #4]
 80152c8:	4299      	cmp	r1, r3
 80152ca:	bfde      	ittt	le
 80152cc:	2330      	movle	r3, #48	@ 0x30
 80152ce:	f806 3c01 	strble.w	r3, [r6, #-1]
 80152d2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80152d6:	1b92      	subs	r2, r2, r6
 80152d8:	6122      	str	r2, [r4, #16]
 80152da:	f8cd a000 	str.w	sl, [sp]
 80152de:	464b      	mov	r3, r9
 80152e0:	aa03      	add	r2, sp, #12
 80152e2:	4621      	mov	r1, r4
 80152e4:	4640      	mov	r0, r8
 80152e6:	f7ff fee7 	bl	80150b8 <_printf_common>
 80152ea:	3001      	adds	r0, #1
 80152ec:	d14a      	bne.n	8015384 <_printf_i+0x1f0>
 80152ee:	f04f 30ff 	mov.w	r0, #4294967295
 80152f2:	b004      	add	sp, #16
 80152f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80152f8:	6823      	ldr	r3, [r4, #0]
 80152fa:	f043 0320 	orr.w	r3, r3, #32
 80152fe:	6023      	str	r3, [r4, #0]
 8015300:	4832      	ldr	r0, [pc, #200]	@ (80153cc <_printf_i+0x238>)
 8015302:	2778      	movs	r7, #120	@ 0x78
 8015304:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8015308:	6823      	ldr	r3, [r4, #0]
 801530a:	6831      	ldr	r1, [r6, #0]
 801530c:	061f      	lsls	r7, r3, #24
 801530e:	f851 5b04 	ldr.w	r5, [r1], #4
 8015312:	d402      	bmi.n	801531a <_printf_i+0x186>
 8015314:	065f      	lsls	r7, r3, #25
 8015316:	bf48      	it	mi
 8015318:	b2ad      	uxthmi	r5, r5
 801531a:	6031      	str	r1, [r6, #0]
 801531c:	07d9      	lsls	r1, r3, #31
 801531e:	bf44      	itt	mi
 8015320:	f043 0320 	orrmi.w	r3, r3, #32
 8015324:	6023      	strmi	r3, [r4, #0]
 8015326:	b11d      	cbz	r5, 8015330 <_printf_i+0x19c>
 8015328:	2310      	movs	r3, #16
 801532a:	e7ad      	b.n	8015288 <_printf_i+0xf4>
 801532c:	4826      	ldr	r0, [pc, #152]	@ (80153c8 <_printf_i+0x234>)
 801532e:	e7e9      	b.n	8015304 <_printf_i+0x170>
 8015330:	6823      	ldr	r3, [r4, #0]
 8015332:	f023 0320 	bic.w	r3, r3, #32
 8015336:	6023      	str	r3, [r4, #0]
 8015338:	e7f6      	b.n	8015328 <_printf_i+0x194>
 801533a:	4616      	mov	r6, r2
 801533c:	e7bd      	b.n	80152ba <_printf_i+0x126>
 801533e:	6833      	ldr	r3, [r6, #0]
 8015340:	6825      	ldr	r5, [r4, #0]
 8015342:	6961      	ldr	r1, [r4, #20]
 8015344:	1d18      	adds	r0, r3, #4
 8015346:	6030      	str	r0, [r6, #0]
 8015348:	062e      	lsls	r6, r5, #24
 801534a:	681b      	ldr	r3, [r3, #0]
 801534c:	d501      	bpl.n	8015352 <_printf_i+0x1be>
 801534e:	6019      	str	r1, [r3, #0]
 8015350:	e002      	b.n	8015358 <_printf_i+0x1c4>
 8015352:	0668      	lsls	r0, r5, #25
 8015354:	d5fb      	bpl.n	801534e <_printf_i+0x1ba>
 8015356:	8019      	strh	r1, [r3, #0]
 8015358:	2300      	movs	r3, #0
 801535a:	6123      	str	r3, [r4, #16]
 801535c:	4616      	mov	r6, r2
 801535e:	e7bc      	b.n	80152da <_printf_i+0x146>
 8015360:	6833      	ldr	r3, [r6, #0]
 8015362:	1d1a      	adds	r2, r3, #4
 8015364:	6032      	str	r2, [r6, #0]
 8015366:	681e      	ldr	r6, [r3, #0]
 8015368:	6862      	ldr	r2, [r4, #4]
 801536a:	2100      	movs	r1, #0
 801536c:	4630      	mov	r0, r6
 801536e:	f7ea ff4f 	bl	8000210 <memchr>
 8015372:	b108      	cbz	r0, 8015378 <_printf_i+0x1e4>
 8015374:	1b80      	subs	r0, r0, r6
 8015376:	6060      	str	r0, [r4, #4]
 8015378:	6863      	ldr	r3, [r4, #4]
 801537a:	6123      	str	r3, [r4, #16]
 801537c:	2300      	movs	r3, #0
 801537e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015382:	e7aa      	b.n	80152da <_printf_i+0x146>
 8015384:	6923      	ldr	r3, [r4, #16]
 8015386:	4632      	mov	r2, r6
 8015388:	4649      	mov	r1, r9
 801538a:	4640      	mov	r0, r8
 801538c:	47d0      	blx	sl
 801538e:	3001      	adds	r0, #1
 8015390:	d0ad      	beq.n	80152ee <_printf_i+0x15a>
 8015392:	6823      	ldr	r3, [r4, #0]
 8015394:	079b      	lsls	r3, r3, #30
 8015396:	d413      	bmi.n	80153c0 <_printf_i+0x22c>
 8015398:	68e0      	ldr	r0, [r4, #12]
 801539a:	9b03      	ldr	r3, [sp, #12]
 801539c:	4298      	cmp	r0, r3
 801539e:	bfb8      	it	lt
 80153a0:	4618      	movlt	r0, r3
 80153a2:	e7a6      	b.n	80152f2 <_printf_i+0x15e>
 80153a4:	2301      	movs	r3, #1
 80153a6:	4632      	mov	r2, r6
 80153a8:	4649      	mov	r1, r9
 80153aa:	4640      	mov	r0, r8
 80153ac:	47d0      	blx	sl
 80153ae:	3001      	adds	r0, #1
 80153b0:	d09d      	beq.n	80152ee <_printf_i+0x15a>
 80153b2:	3501      	adds	r5, #1
 80153b4:	68e3      	ldr	r3, [r4, #12]
 80153b6:	9903      	ldr	r1, [sp, #12]
 80153b8:	1a5b      	subs	r3, r3, r1
 80153ba:	42ab      	cmp	r3, r5
 80153bc:	dcf2      	bgt.n	80153a4 <_printf_i+0x210>
 80153be:	e7eb      	b.n	8015398 <_printf_i+0x204>
 80153c0:	2500      	movs	r5, #0
 80153c2:	f104 0619 	add.w	r6, r4, #25
 80153c6:	e7f5      	b.n	80153b4 <_printf_i+0x220>
 80153c8:	08017de3 	.word	0x08017de3
 80153cc:	08017df4 	.word	0x08017df4

080153d0 <std>:
 80153d0:	2300      	movs	r3, #0
 80153d2:	b510      	push	{r4, lr}
 80153d4:	4604      	mov	r4, r0
 80153d6:	e9c0 3300 	strd	r3, r3, [r0]
 80153da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80153de:	6083      	str	r3, [r0, #8]
 80153e0:	8181      	strh	r1, [r0, #12]
 80153e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80153e4:	81c2      	strh	r2, [r0, #14]
 80153e6:	6183      	str	r3, [r0, #24]
 80153e8:	4619      	mov	r1, r3
 80153ea:	2208      	movs	r2, #8
 80153ec:	305c      	adds	r0, #92	@ 0x5c
 80153ee:	f000 fa2f 	bl	8015850 <memset>
 80153f2:	4b0d      	ldr	r3, [pc, #52]	@ (8015428 <std+0x58>)
 80153f4:	6263      	str	r3, [r4, #36]	@ 0x24
 80153f6:	4b0d      	ldr	r3, [pc, #52]	@ (801542c <std+0x5c>)
 80153f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80153fa:	4b0d      	ldr	r3, [pc, #52]	@ (8015430 <std+0x60>)
 80153fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80153fe:	4b0d      	ldr	r3, [pc, #52]	@ (8015434 <std+0x64>)
 8015400:	6323      	str	r3, [r4, #48]	@ 0x30
 8015402:	4b0d      	ldr	r3, [pc, #52]	@ (8015438 <std+0x68>)
 8015404:	6224      	str	r4, [r4, #32]
 8015406:	429c      	cmp	r4, r3
 8015408:	d006      	beq.n	8015418 <std+0x48>
 801540a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801540e:	4294      	cmp	r4, r2
 8015410:	d002      	beq.n	8015418 <std+0x48>
 8015412:	33d0      	adds	r3, #208	@ 0xd0
 8015414:	429c      	cmp	r4, r3
 8015416:	d105      	bne.n	8015424 <std+0x54>
 8015418:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801541c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015420:	f000 baa4 	b.w	801596c <__retarget_lock_init_recursive>
 8015424:	bd10      	pop	{r4, pc}
 8015426:	bf00      	nop
 8015428:	080156a1 	.word	0x080156a1
 801542c:	080156c3 	.word	0x080156c3
 8015430:	080156fb 	.word	0x080156fb
 8015434:	0801571f 	.word	0x0801571f
 8015438:	20011aec 	.word	0x20011aec

0801543c <stdio_exit_handler>:
 801543c:	4a02      	ldr	r2, [pc, #8]	@ (8015448 <stdio_exit_handler+0xc>)
 801543e:	4903      	ldr	r1, [pc, #12]	@ (801544c <stdio_exit_handler+0x10>)
 8015440:	4803      	ldr	r0, [pc, #12]	@ (8015450 <stdio_exit_handler+0x14>)
 8015442:	f000 b869 	b.w	8015518 <_fwalk_sglue>
 8015446:	bf00      	nop
 8015448:	20000014 	.word	0x20000014
 801544c:	08017571 	.word	0x08017571
 8015450:	20000024 	.word	0x20000024

08015454 <cleanup_stdio>:
 8015454:	6841      	ldr	r1, [r0, #4]
 8015456:	4b0c      	ldr	r3, [pc, #48]	@ (8015488 <cleanup_stdio+0x34>)
 8015458:	4299      	cmp	r1, r3
 801545a:	b510      	push	{r4, lr}
 801545c:	4604      	mov	r4, r0
 801545e:	d001      	beq.n	8015464 <cleanup_stdio+0x10>
 8015460:	f002 f886 	bl	8017570 <_fflush_r>
 8015464:	68a1      	ldr	r1, [r4, #8]
 8015466:	4b09      	ldr	r3, [pc, #36]	@ (801548c <cleanup_stdio+0x38>)
 8015468:	4299      	cmp	r1, r3
 801546a:	d002      	beq.n	8015472 <cleanup_stdio+0x1e>
 801546c:	4620      	mov	r0, r4
 801546e:	f002 f87f 	bl	8017570 <_fflush_r>
 8015472:	68e1      	ldr	r1, [r4, #12]
 8015474:	4b06      	ldr	r3, [pc, #24]	@ (8015490 <cleanup_stdio+0x3c>)
 8015476:	4299      	cmp	r1, r3
 8015478:	d004      	beq.n	8015484 <cleanup_stdio+0x30>
 801547a:	4620      	mov	r0, r4
 801547c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015480:	f002 b876 	b.w	8017570 <_fflush_r>
 8015484:	bd10      	pop	{r4, pc}
 8015486:	bf00      	nop
 8015488:	20011aec 	.word	0x20011aec
 801548c:	20011b54 	.word	0x20011b54
 8015490:	20011bbc 	.word	0x20011bbc

08015494 <global_stdio_init.part.0>:
 8015494:	b510      	push	{r4, lr}
 8015496:	4b0b      	ldr	r3, [pc, #44]	@ (80154c4 <global_stdio_init.part.0+0x30>)
 8015498:	4c0b      	ldr	r4, [pc, #44]	@ (80154c8 <global_stdio_init.part.0+0x34>)
 801549a:	4a0c      	ldr	r2, [pc, #48]	@ (80154cc <global_stdio_init.part.0+0x38>)
 801549c:	601a      	str	r2, [r3, #0]
 801549e:	4620      	mov	r0, r4
 80154a0:	2200      	movs	r2, #0
 80154a2:	2104      	movs	r1, #4
 80154a4:	f7ff ff94 	bl	80153d0 <std>
 80154a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80154ac:	2201      	movs	r2, #1
 80154ae:	2109      	movs	r1, #9
 80154b0:	f7ff ff8e 	bl	80153d0 <std>
 80154b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80154b8:	2202      	movs	r2, #2
 80154ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80154be:	2112      	movs	r1, #18
 80154c0:	f7ff bf86 	b.w	80153d0 <std>
 80154c4:	20011c24 	.word	0x20011c24
 80154c8:	20011aec 	.word	0x20011aec
 80154cc:	0801543d 	.word	0x0801543d

080154d0 <__sfp_lock_acquire>:
 80154d0:	4801      	ldr	r0, [pc, #4]	@ (80154d8 <__sfp_lock_acquire+0x8>)
 80154d2:	f000 ba4c 	b.w	801596e <__retarget_lock_acquire_recursive>
 80154d6:	bf00      	nop
 80154d8:	20011c2d 	.word	0x20011c2d

080154dc <__sfp_lock_release>:
 80154dc:	4801      	ldr	r0, [pc, #4]	@ (80154e4 <__sfp_lock_release+0x8>)
 80154de:	f000 ba47 	b.w	8015970 <__retarget_lock_release_recursive>
 80154e2:	bf00      	nop
 80154e4:	20011c2d 	.word	0x20011c2d

080154e8 <__sinit>:
 80154e8:	b510      	push	{r4, lr}
 80154ea:	4604      	mov	r4, r0
 80154ec:	f7ff fff0 	bl	80154d0 <__sfp_lock_acquire>
 80154f0:	6a23      	ldr	r3, [r4, #32]
 80154f2:	b11b      	cbz	r3, 80154fc <__sinit+0x14>
 80154f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80154f8:	f7ff bff0 	b.w	80154dc <__sfp_lock_release>
 80154fc:	4b04      	ldr	r3, [pc, #16]	@ (8015510 <__sinit+0x28>)
 80154fe:	6223      	str	r3, [r4, #32]
 8015500:	4b04      	ldr	r3, [pc, #16]	@ (8015514 <__sinit+0x2c>)
 8015502:	681b      	ldr	r3, [r3, #0]
 8015504:	2b00      	cmp	r3, #0
 8015506:	d1f5      	bne.n	80154f4 <__sinit+0xc>
 8015508:	f7ff ffc4 	bl	8015494 <global_stdio_init.part.0>
 801550c:	e7f2      	b.n	80154f4 <__sinit+0xc>
 801550e:	bf00      	nop
 8015510:	08015455 	.word	0x08015455
 8015514:	20011c24 	.word	0x20011c24

08015518 <_fwalk_sglue>:
 8015518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801551c:	4607      	mov	r7, r0
 801551e:	4688      	mov	r8, r1
 8015520:	4614      	mov	r4, r2
 8015522:	2600      	movs	r6, #0
 8015524:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015528:	f1b9 0901 	subs.w	r9, r9, #1
 801552c:	d505      	bpl.n	801553a <_fwalk_sglue+0x22>
 801552e:	6824      	ldr	r4, [r4, #0]
 8015530:	2c00      	cmp	r4, #0
 8015532:	d1f7      	bne.n	8015524 <_fwalk_sglue+0xc>
 8015534:	4630      	mov	r0, r6
 8015536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801553a:	89ab      	ldrh	r3, [r5, #12]
 801553c:	2b01      	cmp	r3, #1
 801553e:	d907      	bls.n	8015550 <_fwalk_sglue+0x38>
 8015540:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015544:	3301      	adds	r3, #1
 8015546:	d003      	beq.n	8015550 <_fwalk_sglue+0x38>
 8015548:	4629      	mov	r1, r5
 801554a:	4638      	mov	r0, r7
 801554c:	47c0      	blx	r8
 801554e:	4306      	orrs	r6, r0
 8015550:	3568      	adds	r5, #104	@ 0x68
 8015552:	e7e9      	b.n	8015528 <_fwalk_sglue+0x10>

08015554 <iprintf>:
 8015554:	b40f      	push	{r0, r1, r2, r3}
 8015556:	b507      	push	{r0, r1, r2, lr}
 8015558:	4906      	ldr	r1, [pc, #24]	@ (8015574 <iprintf+0x20>)
 801555a:	ab04      	add	r3, sp, #16
 801555c:	6808      	ldr	r0, [r1, #0]
 801555e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015562:	6881      	ldr	r1, [r0, #8]
 8015564:	9301      	str	r3, [sp, #4]
 8015566:	f001 fe67 	bl	8017238 <_vfiprintf_r>
 801556a:	b003      	add	sp, #12
 801556c:	f85d eb04 	ldr.w	lr, [sp], #4
 8015570:	b004      	add	sp, #16
 8015572:	4770      	bx	lr
 8015574:	20000020 	.word	0x20000020

08015578 <_puts_r>:
 8015578:	6a03      	ldr	r3, [r0, #32]
 801557a:	b570      	push	{r4, r5, r6, lr}
 801557c:	6884      	ldr	r4, [r0, #8]
 801557e:	4605      	mov	r5, r0
 8015580:	460e      	mov	r6, r1
 8015582:	b90b      	cbnz	r3, 8015588 <_puts_r+0x10>
 8015584:	f7ff ffb0 	bl	80154e8 <__sinit>
 8015588:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801558a:	07db      	lsls	r3, r3, #31
 801558c:	d405      	bmi.n	801559a <_puts_r+0x22>
 801558e:	89a3      	ldrh	r3, [r4, #12]
 8015590:	0598      	lsls	r0, r3, #22
 8015592:	d402      	bmi.n	801559a <_puts_r+0x22>
 8015594:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015596:	f000 f9ea 	bl	801596e <__retarget_lock_acquire_recursive>
 801559a:	89a3      	ldrh	r3, [r4, #12]
 801559c:	0719      	lsls	r1, r3, #28
 801559e:	d502      	bpl.n	80155a6 <_puts_r+0x2e>
 80155a0:	6923      	ldr	r3, [r4, #16]
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	d135      	bne.n	8015612 <_puts_r+0x9a>
 80155a6:	4621      	mov	r1, r4
 80155a8:	4628      	mov	r0, r5
 80155aa:	f000 f8fb 	bl	80157a4 <__swsetup_r>
 80155ae:	b380      	cbz	r0, 8015612 <_puts_r+0x9a>
 80155b0:	f04f 35ff 	mov.w	r5, #4294967295
 80155b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80155b6:	07da      	lsls	r2, r3, #31
 80155b8:	d405      	bmi.n	80155c6 <_puts_r+0x4e>
 80155ba:	89a3      	ldrh	r3, [r4, #12]
 80155bc:	059b      	lsls	r3, r3, #22
 80155be:	d402      	bmi.n	80155c6 <_puts_r+0x4e>
 80155c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80155c2:	f000 f9d5 	bl	8015970 <__retarget_lock_release_recursive>
 80155c6:	4628      	mov	r0, r5
 80155c8:	bd70      	pop	{r4, r5, r6, pc}
 80155ca:	2b00      	cmp	r3, #0
 80155cc:	da04      	bge.n	80155d8 <_puts_r+0x60>
 80155ce:	69a2      	ldr	r2, [r4, #24]
 80155d0:	429a      	cmp	r2, r3
 80155d2:	dc17      	bgt.n	8015604 <_puts_r+0x8c>
 80155d4:	290a      	cmp	r1, #10
 80155d6:	d015      	beq.n	8015604 <_puts_r+0x8c>
 80155d8:	6823      	ldr	r3, [r4, #0]
 80155da:	1c5a      	adds	r2, r3, #1
 80155dc:	6022      	str	r2, [r4, #0]
 80155de:	7019      	strb	r1, [r3, #0]
 80155e0:	68a3      	ldr	r3, [r4, #8]
 80155e2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80155e6:	3b01      	subs	r3, #1
 80155e8:	60a3      	str	r3, [r4, #8]
 80155ea:	2900      	cmp	r1, #0
 80155ec:	d1ed      	bne.n	80155ca <_puts_r+0x52>
 80155ee:	2b00      	cmp	r3, #0
 80155f0:	da11      	bge.n	8015616 <_puts_r+0x9e>
 80155f2:	4622      	mov	r2, r4
 80155f4:	210a      	movs	r1, #10
 80155f6:	4628      	mov	r0, r5
 80155f8:	f000 f895 	bl	8015726 <__swbuf_r>
 80155fc:	3001      	adds	r0, #1
 80155fe:	d0d7      	beq.n	80155b0 <_puts_r+0x38>
 8015600:	250a      	movs	r5, #10
 8015602:	e7d7      	b.n	80155b4 <_puts_r+0x3c>
 8015604:	4622      	mov	r2, r4
 8015606:	4628      	mov	r0, r5
 8015608:	f000 f88d 	bl	8015726 <__swbuf_r>
 801560c:	3001      	adds	r0, #1
 801560e:	d1e7      	bne.n	80155e0 <_puts_r+0x68>
 8015610:	e7ce      	b.n	80155b0 <_puts_r+0x38>
 8015612:	3e01      	subs	r6, #1
 8015614:	e7e4      	b.n	80155e0 <_puts_r+0x68>
 8015616:	6823      	ldr	r3, [r4, #0]
 8015618:	1c5a      	adds	r2, r3, #1
 801561a:	6022      	str	r2, [r4, #0]
 801561c:	220a      	movs	r2, #10
 801561e:	701a      	strb	r2, [r3, #0]
 8015620:	e7ee      	b.n	8015600 <_puts_r+0x88>
	...

08015624 <puts>:
 8015624:	4b02      	ldr	r3, [pc, #8]	@ (8015630 <puts+0xc>)
 8015626:	4601      	mov	r1, r0
 8015628:	6818      	ldr	r0, [r3, #0]
 801562a:	f7ff bfa5 	b.w	8015578 <_puts_r>
 801562e:	bf00      	nop
 8015630:	20000020 	.word	0x20000020

08015634 <sniprintf>:
 8015634:	b40c      	push	{r2, r3}
 8015636:	b530      	push	{r4, r5, lr}
 8015638:	4b18      	ldr	r3, [pc, #96]	@ (801569c <sniprintf+0x68>)
 801563a:	1e0c      	subs	r4, r1, #0
 801563c:	681d      	ldr	r5, [r3, #0]
 801563e:	b09d      	sub	sp, #116	@ 0x74
 8015640:	da08      	bge.n	8015654 <sniprintf+0x20>
 8015642:	238b      	movs	r3, #139	@ 0x8b
 8015644:	602b      	str	r3, [r5, #0]
 8015646:	f04f 30ff 	mov.w	r0, #4294967295
 801564a:	b01d      	add	sp, #116	@ 0x74
 801564c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015650:	b002      	add	sp, #8
 8015652:	4770      	bx	lr
 8015654:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8015658:	f8ad 3014 	strh.w	r3, [sp, #20]
 801565c:	f04f 0300 	mov.w	r3, #0
 8015660:	931b      	str	r3, [sp, #108]	@ 0x6c
 8015662:	bf14      	ite	ne
 8015664:	f104 33ff 	addne.w	r3, r4, #4294967295
 8015668:	4623      	moveq	r3, r4
 801566a:	9304      	str	r3, [sp, #16]
 801566c:	9307      	str	r3, [sp, #28]
 801566e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8015672:	9002      	str	r0, [sp, #8]
 8015674:	9006      	str	r0, [sp, #24]
 8015676:	f8ad 3016 	strh.w	r3, [sp, #22]
 801567a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801567c:	ab21      	add	r3, sp, #132	@ 0x84
 801567e:	a902      	add	r1, sp, #8
 8015680:	4628      	mov	r0, r5
 8015682:	9301      	str	r3, [sp, #4]
 8015684:	f001 fcb2 	bl	8016fec <_svfiprintf_r>
 8015688:	1c43      	adds	r3, r0, #1
 801568a:	bfbc      	itt	lt
 801568c:	238b      	movlt	r3, #139	@ 0x8b
 801568e:	602b      	strlt	r3, [r5, #0]
 8015690:	2c00      	cmp	r4, #0
 8015692:	d0da      	beq.n	801564a <sniprintf+0x16>
 8015694:	9b02      	ldr	r3, [sp, #8]
 8015696:	2200      	movs	r2, #0
 8015698:	701a      	strb	r2, [r3, #0]
 801569a:	e7d6      	b.n	801564a <sniprintf+0x16>
 801569c:	20000020 	.word	0x20000020

080156a0 <__sread>:
 80156a0:	b510      	push	{r4, lr}
 80156a2:	460c      	mov	r4, r1
 80156a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80156a8:	f000 f912 	bl	80158d0 <_read_r>
 80156ac:	2800      	cmp	r0, #0
 80156ae:	bfab      	itete	ge
 80156b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80156b2:	89a3      	ldrhlt	r3, [r4, #12]
 80156b4:	181b      	addge	r3, r3, r0
 80156b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80156ba:	bfac      	ite	ge
 80156bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80156be:	81a3      	strhlt	r3, [r4, #12]
 80156c0:	bd10      	pop	{r4, pc}

080156c2 <__swrite>:
 80156c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80156c6:	461f      	mov	r7, r3
 80156c8:	898b      	ldrh	r3, [r1, #12]
 80156ca:	05db      	lsls	r3, r3, #23
 80156cc:	4605      	mov	r5, r0
 80156ce:	460c      	mov	r4, r1
 80156d0:	4616      	mov	r6, r2
 80156d2:	d505      	bpl.n	80156e0 <__swrite+0x1e>
 80156d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80156d8:	2302      	movs	r3, #2
 80156da:	2200      	movs	r2, #0
 80156dc:	f000 f8e6 	bl	80158ac <_lseek_r>
 80156e0:	89a3      	ldrh	r3, [r4, #12]
 80156e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80156e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80156ea:	81a3      	strh	r3, [r4, #12]
 80156ec:	4632      	mov	r2, r6
 80156ee:	463b      	mov	r3, r7
 80156f0:	4628      	mov	r0, r5
 80156f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80156f6:	f000 b8fd 	b.w	80158f4 <_write_r>

080156fa <__sseek>:
 80156fa:	b510      	push	{r4, lr}
 80156fc:	460c      	mov	r4, r1
 80156fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015702:	f000 f8d3 	bl	80158ac <_lseek_r>
 8015706:	1c43      	adds	r3, r0, #1
 8015708:	89a3      	ldrh	r3, [r4, #12]
 801570a:	bf15      	itete	ne
 801570c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801570e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8015712:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8015716:	81a3      	strheq	r3, [r4, #12]
 8015718:	bf18      	it	ne
 801571a:	81a3      	strhne	r3, [r4, #12]
 801571c:	bd10      	pop	{r4, pc}

0801571e <__sclose>:
 801571e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015722:	f000 b8b3 	b.w	801588c <_close_r>

08015726 <__swbuf_r>:
 8015726:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015728:	460e      	mov	r6, r1
 801572a:	4614      	mov	r4, r2
 801572c:	4605      	mov	r5, r0
 801572e:	b118      	cbz	r0, 8015738 <__swbuf_r+0x12>
 8015730:	6a03      	ldr	r3, [r0, #32]
 8015732:	b90b      	cbnz	r3, 8015738 <__swbuf_r+0x12>
 8015734:	f7ff fed8 	bl	80154e8 <__sinit>
 8015738:	69a3      	ldr	r3, [r4, #24]
 801573a:	60a3      	str	r3, [r4, #8]
 801573c:	89a3      	ldrh	r3, [r4, #12]
 801573e:	071a      	lsls	r2, r3, #28
 8015740:	d501      	bpl.n	8015746 <__swbuf_r+0x20>
 8015742:	6923      	ldr	r3, [r4, #16]
 8015744:	b943      	cbnz	r3, 8015758 <__swbuf_r+0x32>
 8015746:	4621      	mov	r1, r4
 8015748:	4628      	mov	r0, r5
 801574a:	f000 f82b 	bl	80157a4 <__swsetup_r>
 801574e:	b118      	cbz	r0, 8015758 <__swbuf_r+0x32>
 8015750:	f04f 37ff 	mov.w	r7, #4294967295
 8015754:	4638      	mov	r0, r7
 8015756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015758:	6823      	ldr	r3, [r4, #0]
 801575a:	6922      	ldr	r2, [r4, #16]
 801575c:	1a98      	subs	r0, r3, r2
 801575e:	6963      	ldr	r3, [r4, #20]
 8015760:	b2f6      	uxtb	r6, r6
 8015762:	4283      	cmp	r3, r0
 8015764:	4637      	mov	r7, r6
 8015766:	dc05      	bgt.n	8015774 <__swbuf_r+0x4e>
 8015768:	4621      	mov	r1, r4
 801576a:	4628      	mov	r0, r5
 801576c:	f001 ff00 	bl	8017570 <_fflush_r>
 8015770:	2800      	cmp	r0, #0
 8015772:	d1ed      	bne.n	8015750 <__swbuf_r+0x2a>
 8015774:	68a3      	ldr	r3, [r4, #8]
 8015776:	3b01      	subs	r3, #1
 8015778:	60a3      	str	r3, [r4, #8]
 801577a:	6823      	ldr	r3, [r4, #0]
 801577c:	1c5a      	adds	r2, r3, #1
 801577e:	6022      	str	r2, [r4, #0]
 8015780:	701e      	strb	r6, [r3, #0]
 8015782:	6962      	ldr	r2, [r4, #20]
 8015784:	1c43      	adds	r3, r0, #1
 8015786:	429a      	cmp	r2, r3
 8015788:	d004      	beq.n	8015794 <__swbuf_r+0x6e>
 801578a:	89a3      	ldrh	r3, [r4, #12]
 801578c:	07db      	lsls	r3, r3, #31
 801578e:	d5e1      	bpl.n	8015754 <__swbuf_r+0x2e>
 8015790:	2e0a      	cmp	r6, #10
 8015792:	d1df      	bne.n	8015754 <__swbuf_r+0x2e>
 8015794:	4621      	mov	r1, r4
 8015796:	4628      	mov	r0, r5
 8015798:	f001 feea 	bl	8017570 <_fflush_r>
 801579c:	2800      	cmp	r0, #0
 801579e:	d0d9      	beq.n	8015754 <__swbuf_r+0x2e>
 80157a0:	e7d6      	b.n	8015750 <__swbuf_r+0x2a>
	...

080157a4 <__swsetup_r>:
 80157a4:	b538      	push	{r3, r4, r5, lr}
 80157a6:	4b29      	ldr	r3, [pc, #164]	@ (801584c <__swsetup_r+0xa8>)
 80157a8:	4605      	mov	r5, r0
 80157aa:	6818      	ldr	r0, [r3, #0]
 80157ac:	460c      	mov	r4, r1
 80157ae:	b118      	cbz	r0, 80157b8 <__swsetup_r+0x14>
 80157b0:	6a03      	ldr	r3, [r0, #32]
 80157b2:	b90b      	cbnz	r3, 80157b8 <__swsetup_r+0x14>
 80157b4:	f7ff fe98 	bl	80154e8 <__sinit>
 80157b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80157bc:	0719      	lsls	r1, r3, #28
 80157be:	d422      	bmi.n	8015806 <__swsetup_r+0x62>
 80157c0:	06da      	lsls	r2, r3, #27
 80157c2:	d407      	bmi.n	80157d4 <__swsetup_r+0x30>
 80157c4:	2209      	movs	r2, #9
 80157c6:	602a      	str	r2, [r5, #0]
 80157c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80157cc:	81a3      	strh	r3, [r4, #12]
 80157ce:	f04f 30ff 	mov.w	r0, #4294967295
 80157d2:	e033      	b.n	801583c <__swsetup_r+0x98>
 80157d4:	0758      	lsls	r0, r3, #29
 80157d6:	d512      	bpl.n	80157fe <__swsetup_r+0x5a>
 80157d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80157da:	b141      	cbz	r1, 80157ee <__swsetup_r+0x4a>
 80157dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80157e0:	4299      	cmp	r1, r3
 80157e2:	d002      	beq.n	80157ea <__swsetup_r+0x46>
 80157e4:	4628      	mov	r0, r5
 80157e6:	f000 ff2b 	bl	8016640 <_free_r>
 80157ea:	2300      	movs	r3, #0
 80157ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80157ee:	89a3      	ldrh	r3, [r4, #12]
 80157f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80157f4:	81a3      	strh	r3, [r4, #12]
 80157f6:	2300      	movs	r3, #0
 80157f8:	6063      	str	r3, [r4, #4]
 80157fa:	6923      	ldr	r3, [r4, #16]
 80157fc:	6023      	str	r3, [r4, #0]
 80157fe:	89a3      	ldrh	r3, [r4, #12]
 8015800:	f043 0308 	orr.w	r3, r3, #8
 8015804:	81a3      	strh	r3, [r4, #12]
 8015806:	6923      	ldr	r3, [r4, #16]
 8015808:	b94b      	cbnz	r3, 801581e <__swsetup_r+0x7a>
 801580a:	89a3      	ldrh	r3, [r4, #12]
 801580c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015810:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015814:	d003      	beq.n	801581e <__swsetup_r+0x7a>
 8015816:	4621      	mov	r1, r4
 8015818:	4628      	mov	r0, r5
 801581a:	f001 fef7 	bl	801760c <__smakebuf_r>
 801581e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015822:	f013 0201 	ands.w	r2, r3, #1
 8015826:	d00a      	beq.n	801583e <__swsetup_r+0x9a>
 8015828:	2200      	movs	r2, #0
 801582a:	60a2      	str	r2, [r4, #8]
 801582c:	6962      	ldr	r2, [r4, #20]
 801582e:	4252      	negs	r2, r2
 8015830:	61a2      	str	r2, [r4, #24]
 8015832:	6922      	ldr	r2, [r4, #16]
 8015834:	b942      	cbnz	r2, 8015848 <__swsetup_r+0xa4>
 8015836:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801583a:	d1c5      	bne.n	80157c8 <__swsetup_r+0x24>
 801583c:	bd38      	pop	{r3, r4, r5, pc}
 801583e:	0799      	lsls	r1, r3, #30
 8015840:	bf58      	it	pl
 8015842:	6962      	ldrpl	r2, [r4, #20]
 8015844:	60a2      	str	r2, [r4, #8]
 8015846:	e7f4      	b.n	8015832 <__swsetup_r+0x8e>
 8015848:	2000      	movs	r0, #0
 801584a:	e7f7      	b.n	801583c <__swsetup_r+0x98>
 801584c:	20000020 	.word	0x20000020

08015850 <memset>:
 8015850:	4402      	add	r2, r0
 8015852:	4603      	mov	r3, r0
 8015854:	4293      	cmp	r3, r2
 8015856:	d100      	bne.n	801585a <memset+0xa>
 8015858:	4770      	bx	lr
 801585a:	f803 1b01 	strb.w	r1, [r3], #1
 801585e:	e7f9      	b.n	8015854 <memset+0x4>

08015860 <strncmp>:
 8015860:	b510      	push	{r4, lr}
 8015862:	b16a      	cbz	r2, 8015880 <strncmp+0x20>
 8015864:	3901      	subs	r1, #1
 8015866:	1884      	adds	r4, r0, r2
 8015868:	f810 2b01 	ldrb.w	r2, [r0], #1
 801586c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8015870:	429a      	cmp	r2, r3
 8015872:	d103      	bne.n	801587c <strncmp+0x1c>
 8015874:	42a0      	cmp	r0, r4
 8015876:	d001      	beq.n	801587c <strncmp+0x1c>
 8015878:	2a00      	cmp	r2, #0
 801587a:	d1f5      	bne.n	8015868 <strncmp+0x8>
 801587c:	1ad0      	subs	r0, r2, r3
 801587e:	bd10      	pop	{r4, pc}
 8015880:	4610      	mov	r0, r2
 8015882:	e7fc      	b.n	801587e <strncmp+0x1e>

08015884 <_localeconv_r>:
 8015884:	4800      	ldr	r0, [pc, #0]	@ (8015888 <_localeconv_r+0x4>)
 8015886:	4770      	bx	lr
 8015888:	20000160 	.word	0x20000160

0801588c <_close_r>:
 801588c:	b538      	push	{r3, r4, r5, lr}
 801588e:	4d06      	ldr	r5, [pc, #24]	@ (80158a8 <_close_r+0x1c>)
 8015890:	2300      	movs	r3, #0
 8015892:	4604      	mov	r4, r0
 8015894:	4608      	mov	r0, r1
 8015896:	602b      	str	r3, [r5, #0]
 8015898:	f7ee fc4a 	bl	8004130 <_close>
 801589c:	1c43      	adds	r3, r0, #1
 801589e:	d102      	bne.n	80158a6 <_close_r+0x1a>
 80158a0:	682b      	ldr	r3, [r5, #0]
 80158a2:	b103      	cbz	r3, 80158a6 <_close_r+0x1a>
 80158a4:	6023      	str	r3, [r4, #0]
 80158a6:	bd38      	pop	{r3, r4, r5, pc}
 80158a8:	20011c28 	.word	0x20011c28

080158ac <_lseek_r>:
 80158ac:	b538      	push	{r3, r4, r5, lr}
 80158ae:	4d07      	ldr	r5, [pc, #28]	@ (80158cc <_lseek_r+0x20>)
 80158b0:	4604      	mov	r4, r0
 80158b2:	4608      	mov	r0, r1
 80158b4:	4611      	mov	r1, r2
 80158b6:	2200      	movs	r2, #0
 80158b8:	602a      	str	r2, [r5, #0]
 80158ba:	461a      	mov	r2, r3
 80158bc:	f7ee fc5f 	bl	800417e <_lseek>
 80158c0:	1c43      	adds	r3, r0, #1
 80158c2:	d102      	bne.n	80158ca <_lseek_r+0x1e>
 80158c4:	682b      	ldr	r3, [r5, #0]
 80158c6:	b103      	cbz	r3, 80158ca <_lseek_r+0x1e>
 80158c8:	6023      	str	r3, [r4, #0]
 80158ca:	bd38      	pop	{r3, r4, r5, pc}
 80158cc:	20011c28 	.word	0x20011c28

080158d0 <_read_r>:
 80158d0:	b538      	push	{r3, r4, r5, lr}
 80158d2:	4d07      	ldr	r5, [pc, #28]	@ (80158f0 <_read_r+0x20>)
 80158d4:	4604      	mov	r4, r0
 80158d6:	4608      	mov	r0, r1
 80158d8:	4611      	mov	r1, r2
 80158da:	2200      	movs	r2, #0
 80158dc:	602a      	str	r2, [r5, #0]
 80158de:	461a      	mov	r2, r3
 80158e0:	f7ee fbed 	bl	80040be <_read>
 80158e4:	1c43      	adds	r3, r0, #1
 80158e6:	d102      	bne.n	80158ee <_read_r+0x1e>
 80158e8:	682b      	ldr	r3, [r5, #0]
 80158ea:	b103      	cbz	r3, 80158ee <_read_r+0x1e>
 80158ec:	6023      	str	r3, [r4, #0]
 80158ee:	bd38      	pop	{r3, r4, r5, pc}
 80158f0:	20011c28 	.word	0x20011c28

080158f4 <_write_r>:
 80158f4:	b538      	push	{r3, r4, r5, lr}
 80158f6:	4d07      	ldr	r5, [pc, #28]	@ (8015914 <_write_r+0x20>)
 80158f8:	4604      	mov	r4, r0
 80158fa:	4608      	mov	r0, r1
 80158fc:	4611      	mov	r1, r2
 80158fe:	2200      	movs	r2, #0
 8015900:	602a      	str	r2, [r5, #0]
 8015902:	461a      	mov	r2, r3
 8015904:	f7ee fbf8 	bl	80040f8 <_write>
 8015908:	1c43      	adds	r3, r0, #1
 801590a:	d102      	bne.n	8015912 <_write_r+0x1e>
 801590c:	682b      	ldr	r3, [r5, #0]
 801590e:	b103      	cbz	r3, 8015912 <_write_r+0x1e>
 8015910:	6023      	str	r3, [r4, #0]
 8015912:	bd38      	pop	{r3, r4, r5, pc}
 8015914:	20011c28 	.word	0x20011c28

08015918 <__errno>:
 8015918:	4b01      	ldr	r3, [pc, #4]	@ (8015920 <__errno+0x8>)
 801591a:	6818      	ldr	r0, [r3, #0]
 801591c:	4770      	bx	lr
 801591e:	bf00      	nop
 8015920:	20000020 	.word	0x20000020

08015924 <__libc_init_array>:
 8015924:	b570      	push	{r4, r5, r6, lr}
 8015926:	4d0d      	ldr	r5, [pc, #52]	@ (801595c <__libc_init_array+0x38>)
 8015928:	4c0d      	ldr	r4, [pc, #52]	@ (8015960 <__libc_init_array+0x3c>)
 801592a:	1b64      	subs	r4, r4, r5
 801592c:	10a4      	asrs	r4, r4, #2
 801592e:	2600      	movs	r6, #0
 8015930:	42a6      	cmp	r6, r4
 8015932:	d109      	bne.n	8015948 <__libc_init_array+0x24>
 8015934:	4d0b      	ldr	r5, [pc, #44]	@ (8015964 <__libc_init_array+0x40>)
 8015936:	4c0c      	ldr	r4, [pc, #48]	@ (8015968 <__libc_init_array+0x44>)
 8015938:	f001 ffd6 	bl	80178e8 <_init>
 801593c:	1b64      	subs	r4, r4, r5
 801593e:	10a4      	asrs	r4, r4, #2
 8015940:	2600      	movs	r6, #0
 8015942:	42a6      	cmp	r6, r4
 8015944:	d105      	bne.n	8015952 <__libc_init_array+0x2e>
 8015946:	bd70      	pop	{r4, r5, r6, pc}
 8015948:	f855 3b04 	ldr.w	r3, [r5], #4
 801594c:	4798      	blx	r3
 801594e:	3601      	adds	r6, #1
 8015950:	e7ee      	b.n	8015930 <__libc_init_array+0xc>
 8015952:	f855 3b04 	ldr.w	r3, [r5], #4
 8015956:	4798      	blx	r3
 8015958:	3601      	adds	r6, #1
 801595a:	e7f2      	b.n	8015942 <__libc_init_array+0x1e>
 801595c:	08018048 	.word	0x08018048
 8015960:	08018048 	.word	0x08018048
 8015964:	08018048 	.word	0x08018048
 8015968:	0801804c 	.word	0x0801804c

0801596c <__retarget_lock_init_recursive>:
 801596c:	4770      	bx	lr

0801596e <__retarget_lock_acquire_recursive>:
 801596e:	4770      	bx	lr

08015970 <__retarget_lock_release_recursive>:
 8015970:	4770      	bx	lr

08015972 <memcpy>:
 8015972:	440a      	add	r2, r1
 8015974:	4291      	cmp	r1, r2
 8015976:	f100 33ff 	add.w	r3, r0, #4294967295
 801597a:	d100      	bne.n	801597e <memcpy+0xc>
 801597c:	4770      	bx	lr
 801597e:	b510      	push	{r4, lr}
 8015980:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015984:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015988:	4291      	cmp	r1, r2
 801598a:	d1f9      	bne.n	8015980 <memcpy+0xe>
 801598c:	bd10      	pop	{r4, pc}

0801598e <quorem>:
 801598e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015992:	6903      	ldr	r3, [r0, #16]
 8015994:	690c      	ldr	r4, [r1, #16]
 8015996:	42a3      	cmp	r3, r4
 8015998:	4607      	mov	r7, r0
 801599a:	db7e      	blt.n	8015a9a <quorem+0x10c>
 801599c:	3c01      	subs	r4, #1
 801599e:	f101 0814 	add.w	r8, r1, #20
 80159a2:	00a3      	lsls	r3, r4, #2
 80159a4:	f100 0514 	add.w	r5, r0, #20
 80159a8:	9300      	str	r3, [sp, #0]
 80159aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80159ae:	9301      	str	r3, [sp, #4]
 80159b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80159b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80159b8:	3301      	adds	r3, #1
 80159ba:	429a      	cmp	r2, r3
 80159bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80159c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80159c4:	d32e      	bcc.n	8015a24 <quorem+0x96>
 80159c6:	f04f 0a00 	mov.w	sl, #0
 80159ca:	46c4      	mov	ip, r8
 80159cc:	46ae      	mov	lr, r5
 80159ce:	46d3      	mov	fp, sl
 80159d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80159d4:	b298      	uxth	r0, r3
 80159d6:	fb06 a000 	mla	r0, r6, r0, sl
 80159da:	0c02      	lsrs	r2, r0, #16
 80159dc:	0c1b      	lsrs	r3, r3, #16
 80159de:	fb06 2303 	mla	r3, r6, r3, r2
 80159e2:	f8de 2000 	ldr.w	r2, [lr]
 80159e6:	b280      	uxth	r0, r0
 80159e8:	b292      	uxth	r2, r2
 80159ea:	1a12      	subs	r2, r2, r0
 80159ec:	445a      	add	r2, fp
 80159ee:	f8de 0000 	ldr.w	r0, [lr]
 80159f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80159f6:	b29b      	uxth	r3, r3
 80159f8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80159fc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8015a00:	b292      	uxth	r2, r2
 8015a02:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8015a06:	45e1      	cmp	r9, ip
 8015a08:	f84e 2b04 	str.w	r2, [lr], #4
 8015a0c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8015a10:	d2de      	bcs.n	80159d0 <quorem+0x42>
 8015a12:	9b00      	ldr	r3, [sp, #0]
 8015a14:	58eb      	ldr	r3, [r5, r3]
 8015a16:	b92b      	cbnz	r3, 8015a24 <quorem+0x96>
 8015a18:	9b01      	ldr	r3, [sp, #4]
 8015a1a:	3b04      	subs	r3, #4
 8015a1c:	429d      	cmp	r5, r3
 8015a1e:	461a      	mov	r2, r3
 8015a20:	d32f      	bcc.n	8015a82 <quorem+0xf4>
 8015a22:	613c      	str	r4, [r7, #16]
 8015a24:	4638      	mov	r0, r7
 8015a26:	f001 f97d 	bl	8016d24 <__mcmp>
 8015a2a:	2800      	cmp	r0, #0
 8015a2c:	db25      	blt.n	8015a7a <quorem+0xec>
 8015a2e:	4629      	mov	r1, r5
 8015a30:	2000      	movs	r0, #0
 8015a32:	f858 2b04 	ldr.w	r2, [r8], #4
 8015a36:	f8d1 c000 	ldr.w	ip, [r1]
 8015a3a:	fa1f fe82 	uxth.w	lr, r2
 8015a3e:	fa1f f38c 	uxth.w	r3, ip
 8015a42:	eba3 030e 	sub.w	r3, r3, lr
 8015a46:	4403      	add	r3, r0
 8015a48:	0c12      	lsrs	r2, r2, #16
 8015a4a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8015a4e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8015a52:	b29b      	uxth	r3, r3
 8015a54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015a58:	45c1      	cmp	r9, r8
 8015a5a:	f841 3b04 	str.w	r3, [r1], #4
 8015a5e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8015a62:	d2e6      	bcs.n	8015a32 <quorem+0xa4>
 8015a64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015a68:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015a6c:	b922      	cbnz	r2, 8015a78 <quorem+0xea>
 8015a6e:	3b04      	subs	r3, #4
 8015a70:	429d      	cmp	r5, r3
 8015a72:	461a      	mov	r2, r3
 8015a74:	d30b      	bcc.n	8015a8e <quorem+0x100>
 8015a76:	613c      	str	r4, [r7, #16]
 8015a78:	3601      	adds	r6, #1
 8015a7a:	4630      	mov	r0, r6
 8015a7c:	b003      	add	sp, #12
 8015a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a82:	6812      	ldr	r2, [r2, #0]
 8015a84:	3b04      	subs	r3, #4
 8015a86:	2a00      	cmp	r2, #0
 8015a88:	d1cb      	bne.n	8015a22 <quorem+0x94>
 8015a8a:	3c01      	subs	r4, #1
 8015a8c:	e7c6      	b.n	8015a1c <quorem+0x8e>
 8015a8e:	6812      	ldr	r2, [r2, #0]
 8015a90:	3b04      	subs	r3, #4
 8015a92:	2a00      	cmp	r2, #0
 8015a94:	d1ef      	bne.n	8015a76 <quorem+0xe8>
 8015a96:	3c01      	subs	r4, #1
 8015a98:	e7ea      	b.n	8015a70 <quorem+0xe2>
 8015a9a:	2000      	movs	r0, #0
 8015a9c:	e7ee      	b.n	8015a7c <quorem+0xee>
	...

08015aa0 <_dtoa_r>:
 8015aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015aa4:	69c7      	ldr	r7, [r0, #28]
 8015aa6:	b097      	sub	sp, #92	@ 0x5c
 8015aa8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8015aac:	ec55 4b10 	vmov	r4, r5, d0
 8015ab0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8015ab2:	9107      	str	r1, [sp, #28]
 8015ab4:	4681      	mov	r9, r0
 8015ab6:	920c      	str	r2, [sp, #48]	@ 0x30
 8015ab8:	9311      	str	r3, [sp, #68]	@ 0x44
 8015aba:	b97f      	cbnz	r7, 8015adc <_dtoa_r+0x3c>
 8015abc:	2010      	movs	r0, #16
 8015abe:	f000 fe09 	bl	80166d4 <malloc>
 8015ac2:	4602      	mov	r2, r0
 8015ac4:	f8c9 001c 	str.w	r0, [r9, #28]
 8015ac8:	b920      	cbnz	r0, 8015ad4 <_dtoa_r+0x34>
 8015aca:	4ba9      	ldr	r3, [pc, #676]	@ (8015d70 <_dtoa_r+0x2d0>)
 8015acc:	21ef      	movs	r1, #239	@ 0xef
 8015ace:	48a9      	ldr	r0, [pc, #676]	@ (8015d74 <_dtoa_r+0x2d4>)
 8015ad0:	f001 fe24 	bl	801771c <__assert_func>
 8015ad4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8015ad8:	6007      	str	r7, [r0, #0]
 8015ada:	60c7      	str	r7, [r0, #12]
 8015adc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015ae0:	6819      	ldr	r1, [r3, #0]
 8015ae2:	b159      	cbz	r1, 8015afc <_dtoa_r+0x5c>
 8015ae4:	685a      	ldr	r2, [r3, #4]
 8015ae6:	604a      	str	r2, [r1, #4]
 8015ae8:	2301      	movs	r3, #1
 8015aea:	4093      	lsls	r3, r2
 8015aec:	608b      	str	r3, [r1, #8]
 8015aee:	4648      	mov	r0, r9
 8015af0:	f000 fee6 	bl	80168c0 <_Bfree>
 8015af4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015af8:	2200      	movs	r2, #0
 8015afa:	601a      	str	r2, [r3, #0]
 8015afc:	1e2b      	subs	r3, r5, #0
 8015afe:	bfb9      	ittee	lt
 8015b00:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8015b04:	9305      	strlt	r3, [sp, #20]
 8015b06:	2300      	movge	r3, #0
 8015b08:	6033      	strge	r3, [r6, #0]
 8015b0a:	9f05      	ldr	r7, [sp, #20]
 8015b0c:	4b9a      	ldr	r3, [pc, #616]	@ (8015d78 <_dtoa_r+0x2d8>)
 8015b0e:	bfbc      	itt	lt
 8015b10:	2201      	movlt	r2, #1
 8015b12:	6032      	strlt	r2, [r6, #0]
 8015b14:	43bb      	bics	r3, r7
 8015b16:	d112      	bne.n	8015b3e <_dtoa_r+0x9e>
 8015b18:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015b1a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8015b1e:	6013      	str	r3, [r2, #0]
 8015b20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015b24:	4323      	orrs	r3, r4
 8015b26:	f000 855a 	beq.w	80165de <_dtoa_r+0xb3e>
 8015b2a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015b2c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8015d8c <_dtoa_r+0x2ec>
 8015b30:	2b00      	cmp	r3, #0
 8015b32:	f000 855c 	beq.w	80165ee <_dtoa_r+0xb4e>
 8015b36:	f10a 0303 	add.w	r3, sl, #3
 8015b3a:	f000 bd56 	b.w	80165ea <_dtoa_r+0xb4a>
 8015b3e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8015b42:	2200      	movs	r2, #0
 8015b44:	ec51 0b17 	vmov	r0, r1, d7
 8015b48:	2300      	movs	r3, #0
 8015b4a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8015b4e:	f7ea ffdb 	bl	8000b08 <__aeabi_dcmpeq>
 8015b52:	4680      	mov	r8, r0
 8015b54:	b158      	cbz	r0, 8015b6e <_dtoa_r+0xce>
 8015b56:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015b58:	2301      	movs	r3, #1
 8015b5a:	6013      	str	r3, [r2, #0]
 8015b5c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015b5e:	b113      	cbz	r3, 8015b66 <_dtoa_r+0xc6>
 8015b60:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8015b62:	4b86      	ldr	r3, [pc, #536]	@ (8015d7c <_dtoa_r+0x2dc>)
 8015b64:	6013      	str	r3, [r2, #0]
 8015b66:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8015d90 <_dtoa_r+0x2f0>
 8015b6a:	f000 bd40 	b.w	80165ee <_dtoa_r+0xb4e>
 8015b6e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8015b72:	aa14      	add	r2, sp, #80	@ 0x50
 8015b74:	a915      	add	r1, sp, #84	@ 0x54
 8015b76:	4648      	mov	r0, r9
 8015b78:	f001 f984 	bl	8016e84 <__d2b>
 8015b7c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8015b80:	9002      	str	r0, [sp, #8]
 8015b82:	2e00      	cmp	r6, #0
 8015b84:	d078      	beq.n	8015c78 <_dtoa_r+0x1d8>
 8015b86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015b88:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8015b8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015b90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015b94:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8015b98:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8015b9c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8015ba0:	4619      	mov	r1, r3
 8015ba2:	2200      	movs	r2, #0
 8015ba4:	4b76      	ldr	r3, [pc, #472]	@ (8015d80 <_dtoa_r+0x2e0>)
 8015ba6:	f7ea fb8f 	bl	80002c8 <__aeabi_dsub>
 8015baa:	a36b      	add	r3, pc, #428	@ (adr r3, 8015d58 <_dtoa_r+0x2b8>)
 8015bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015bb0:	f7ea fd42 	bl	8000638 <__aeabi_dmul>
 8015bb4:	a36a      	add	r3, pc, #424	@ (adr r3, 8015d60 <_dtoa_r+0x2c0>)
 8015bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015bba:	f7ea fb87 	bl	80002cc <__adddf3>
 8015bbe:	4604      	mov	r4, r0
 8015bc0:	4630      	mov	r0, r6
 8015bc2:	460d      	mov	r5, r1
 8015bc4:	f7ea fcce 	bl	8000564 <__aeabi_i2d>
 8015bc8:	a367      	add	r3, pc, #412	@ (adr r3, 8015d68 <_dtoa_r+0x2c8>)
 8015bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015bce:	f7ea fd33 	bl	8000638 <__aeabi_dmul>
 8015bd2:	4602      	mov	r2, r0
 8015bd4:	460b      	mov	r3, r1
 8015bd6:	4620      	mov	r0, r4
 8015bd8:	4629      	mov	r1, r5
 8015bda:	f7ea fb77 	bl	80002cc <__adddf3>
 8015bde:	4604      	mov	r4, r0
 8015be0:	460d      	mov	r5, r1
 8015be2:	f7ea ffd9 	bl	8000b98 <__aeabi_d2iz>
 8015be6:	2200      	movs	r2, #0
 8015be8:	4607      	mov	r7, r0
 8015bea:	2300      	movs	r3, #0
 8015bec:	4620      	mov	r0, r4
 8015bee:	4629      	mov	r1, r5
 8015bf0:	f7ea ff94 	bl	8000b1c <__aeabi_dcmplt>
 8015bf4:	b140      	cbz	r0, 8015c08 <_dtoa_r+0x168>
 8015bf6:	4638      	mov	r0, r7
 8015bf8:	f7ea fcb4 	bl	8000564 <__aeabi_i2d>
 8015bfc:	4622      	mov	r2, r4
 8015bfe:	462b      	mov	r3, r5
 8015c00:	f7ea ff82 	bl	8000b08 <__aeabi_dcmpeq>
 8015c04:	b900      	cbnz	r0, 8015c08 <_dtoa_r+0x168>
 8015c06:	3f01      	subs	r7, #1
 8015c08:	2f16      	cmp	r7, #22
 8015c0a:	d852      	bhi.n	8015cb2 <_dtoa_r+0x212>
 8015c0c:	4b5d      	ldr	r3, [pc, #372]	@ (8015d84 <_dtoa_r+0x2e4>)
 8015c0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015c1a:	f7ea ff7f 	bl	8000b1c <__aeabi_dcmplt>
 8015c1e:	2800      	cmp	r0, #0
 8015c20:	d049      	beq.n	8015cb6 <_dtoa_r+0x216>
 8015c22:	3f01      	subs	r7, #1
 8015c24:	2300      	movs	r3, #0
 8015c26:	9310      	str	r3, [sp, #64]	@ 0x40
 8015c28:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8015c2a:	1b9b      	subs	r3, r3, r6
 8015c2c:	1e5a      	subs	r2, r3, #1
 8015c2e:	bf45      	ittet	mi
 8015c30:	f1c3 0301 	rsbmi	r3, r3, #1
 8015c34:	9300      	strmi	r3, [sp, #0]
 8015c36:	2300      	movpl	r3, #0
 8015c38:	2300      	movmi	r3, #0
 8015c3a:	9206      	str	r2, [sp, #24]
 8015c3c:	bf54      	ite	pl
 8015c3e:	9300      	strpl	r3, [sp, #0]
 8015c40:	9306      	strmi	r3, [sp, #24]
 8015c42:	2f00      	cmp	r7, #0
 8015c44:	db39      	blt.n	8015cba <_dtoa_r+0x21a>
 8015c46:	9b06      	ldr	r3, [sp, #24]
 8015c48:	970d      	str	r7, [sp, #52]	@ 0x34
 8015c4a:	443b      	add	r3, r7
 8015c4c:	9306      	str	r3, [sp, #24]
 8015c4e:	2300      	movs	r3, #0
 8015c50:	9308      	str	r3, [sp, #32]
 8015c52:	9b07      	ldr	r3, [sp, #28]
 8015c54:	2b09      	cmp	r3, #9
 8015c56:	d863      	bhi.n	8015d20 <_dtoa_r+0x280>
 8015c58:	2b05      	cmp	r3, #5
 8015c5a:	bfc4      	itt	gt
 8015c5c:	3b04      	subgt	r3, #4
 8015c5e:	9307      	strgt	r3, [sp, #28]
 8015c60:	9b07      	ldr	r3, [sp, #28]
 8015c62:	f1a3 0302 	sub.w	r3, r3, #2
 8015c66:	bfcc      	ite	gt
 8015c68:	2400      	movgt	r4, #0
 8015c6a:	2401      	movle	r4, #1
 8015c6c:	2b03      	cmp	r3, #3
 8015c6e:	d863      	bhi.n	8015d38 <_dtoa_r+0x298>
 8015c70:	e8df f003 	tbb	[pc, r3]
 8015c74:	2b375452 	.word	0x2b375452
 8015c78:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8015c7c:	441e      	add	r6, r3
 8015c7e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8015c82:	2b20      	cmp	r3, #32
 8015c84:	bfc1      	itttt	gt
 8015c86:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8015c8a:	409f      	lslgt	r7, r3
 8015c8c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8015c90:	fa24 f303 	lsrgt.w	r3, r4, r3
 8015c94:	bfd6      	itet	le
 8015c96:	f1c3 0320 	rsble	r3, r3, #32
 8015c9a:	ea47 0003 	orrgt.w	r0, r7, r3
 8015c9e:	fa04 f003 	lslle.w	r0, r4, r3
 8015ca2:	f7ea fc4f 	bl	8000544 <__aeabi_ui2d>
 8015ca6:	2201      	movs	r2, #1
 8015ca8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8015cac:	3e01      	subs	r6, #1
 8015cae:	9212      	str	r2, [sp, #72]	@ 0x48
 8015cb0:	e776      	b.n	8015ba0 <_dtoa_r+0x100>
 8015cb2:	2301      	movs	r3, #1
 8015cb4:	e7b7      	b.n	8015c26 <_dtoa_r+0x186>
 8015cb6:	9010      	str	r0, [sp, #64]	@ 0x40
 8015cb8:	e7b6      	b.n	8015c28 <_dtoa_r+0x188>
 8015cba:	9b00      	ldr	r3, [sp, #0]
 8015cbc:	1bdb      	subs	r3, r3, r7
 8015cbe:	9300      	str	r3, [sp, #0]
 8015cc0:	427b      	negs	r3, r7
 8015cc2:	9308      	str	r3, [sp, #32]
 8015cc4:	2300      	movs	r3, #0
 8015cc6:	930d      	str	r3, [sp, #52]	@ 0x34
 8015cc8:	e7c3      	b.n	8015c52 <_dtoa_r+0x1b2>
 8015cca:	2301      	movs	r3, #1
 8015ccc:	9309      	str	r3, [sp, #36]	@ 0x24
 8015cce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015cd0:	eb07 0b03 	add.w	fp, r7, r3
 8015cd4:	f10b 0301 	add.w	r3, fp, #1
 8015cd8:	2b01      	cmp	r3, #1
 8015cda:	9303      	str	r3, [sp, #12]
 8015cdc:	bfb8      	it	lt
 8015cde:	2301      	movlt	r3, #1
 8015ce0:	e006      	b.n	8015cf0 <_dtoa_r+0x250>
 8015ce2:	2301      	movs	r3, #1
 8015ce4:	9309      	str	r3, [sp, #36]	@ 0x24
 8015ce6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015ce8:	2b00      	cmp	r3, #0
 8015cea:	dd28      	ble.n	8015d3e <_dtoa_r+0x29e>
 8015cec:	469b      	mov	fp, r3
 8015cee:	9303      	str	r3, [sp, #12]
 8015cf0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8015cf4:	2100      	movs	r1, #0
 8015cf6:	2204      	movs	r2, #4
 8015cf8:	f102 0514 	add.w	r5, r2, #20
 8015cfc:	429d      	cmp	r5, r3
 8015cfe:	d926      	bls.n	8015d4e <_dtoa_r+0x2ae>
 8015d00:	6041      	str	r1, [r0, #4]
 8015d02:	4648      	mov	r0, r9
 8015d04:	f000 fd9c 	bl	8016840 <_Balloc>
 8015d08:	4682      	mov	sl, r0
 8015d0a:	2800      	cmp	r0, #0
 8015d0c:	d142      	bne.n	8015d94 <_dtoa_r+0x2f4>
 8015d0e:	4b1e      	ldr	r3, [pc, #120]	@ (8015d88 <_dtoa_r+0x2e8>)
 8015d10:	4602      	mov	r2, r0
 8015d12:	f240 11af 	movw	r1, #431	@ 0x1af
 8015d16:	e6da      	b.n	8015ace <_dtoa_r+0x2e>
 8015d18:	2300      	movs	r3, #0
 8015d1a:	e7e3      	b.n	8015ce4 <_dtoa_r+0x244>
 8015d1c:	2300      	movs	r3, #0
 8015d1e:	e7d5      	b.n	8015ccc <_dtoa_r+0x22c>
 8015d20:	2401      	movs	r4, #1
 8015d22:	2300      	movs	r3, #0
 8015d24:	9307      	str	r3, [sp, #28]
 8015d26:	9409      	str	r4, [sp, #36]	@ 0x24
 8015d28:	f04f 3bff 	mov.w	fp, #4294967295
 8015d2c:	2200      	movs	r2, #0
 8015d2e:	f8cd b00c 	str.w	fp, [sp, #12]
 8015d32:	2312      	movs	r3, #18
 8015d34:	920c      	str	r2, [sp, #48]	@ 0x30
 8015d36:	e7db      	b.n	8015cf0 <_dtoa_r+0x250>
 8015d38:	2301      	movs	r3, #1
 8015d3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8015d3c:	e7f4      	b.n	8015d28 <_dtoa_r+0x288>
 8015d3e:	f04f 0b01 	mov.w	fp, #1
 8015d42:	f8cd b00c 	str.w	fp, [sp, #12]
 8015d46:	465b      	mov	r3, fp
 8015d48:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8015d4c:	e7d0      	b.n	8015cf0 <_dtoa_r+0x250>
 8015d4e:	3101      	adds	r1, #1
 8015d50:	0052      	lsls	r2, r2, #1
 8015d52:	e7d1      	b.n	8015cf8 <_dtoa_r+0x258>
 8015d54:	f3af 8000 	nop.w
 8015d58:	636f4361 	.word	0x636f4361
 8015d5c:	3fd287a7 	.word	0x3fd287a7
 8015d60:	8b60c8b3 	.word	0x8b60c8b3
 8015d64:	3fc68a28 	.word	0x3fc68a28
 8015d68:	509f79fb 	.word	0x509f79fb
 8015d6c:	3fd34413 	.word	0x3fd34413
 8015d70:	08017e12 	.word	0x08017e12
 8015d74:	08017e29 	.word	0x08017e29
 8015d78:	7ff00000 	.word	0x7ff00000
 8015d7c:	08017de2 	.word	0x08017de2
 8015d80:	3ff80000 	.word	0x3ff80000
 8015d84:	08017f78 	.word	0x08017f78
 8015d88:	08017e81 	.word	0x08017e81
 8015d8c:	08017e0e 	.word	0x08017e0e
 8015d90:	08017de1 	.word	0x08017de1
 8015d94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015d98:	6018      	str	r0, [r3, #0]
 8015d9a:	9b03      	ldr	r3, [sp, #12]
 8015d9c:	2b0e      	cmp	r3, #14
 8015d9e:	f200 80a1 	bhi.w	8015ee4 <_dtoa_r+0x444>
 8015da2:	2c00      	cmp	r4, #0
 8015da4:	f000 809e 	beq.w	8015ee4 <_dtoa_r+0x444>
 8015da8:	2f00      	cmp	r7, #0
 8015daa:	dd33      	ble.n	8015e14 <_dtoa_r+0x374>
 8015dac:	4b9c      	ldr	r3, [pc, #624]	@ (8016020 <_dtoa_r+0x580>)
 8015dae:	f007 020f 	and.w	r2, r7, #15
 8015db2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015db6:	ed93 7b00 	vldr	d7, [r3]
 8015dba:	05f8      	lsls	r0, r7, #23
 8015dbc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8015dc0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8015dc4:	d516      	bpl.n	8015df4 <_dtoa_r+0x354>
 8015dc6:	4b97      	ldr	r3, [pc, #604]	@ (8016024 <_dtoa_r+0x584>)
 8015dc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015dcc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015dd0:	f7ea fd5c 	bl	800088c <__aeabi_ddiv>
 8015dd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015dd8:	f004 040f 	and.w	r4, r4, #15
 8015ddc:	2603      	movs	r6, #3
 8015dde:	4d91      	ldr	r5, [pc, #580]	@ (8016024 <_dtoa_r+0x584>)
 8015de0:	b954      	cbnz	r4, 8015df8 <_dtoa_r+0x358>
 8015de2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015de6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015dea:	f7ea fd4f 	bl	800088c <__aeabi_ddiv>
 8015dee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015df2:	e028      	b.n	8015e46 <_dtoa_r+0x3a6>
 8015df4:	2602      	movs	r6, #2
 8015df6:	e7f2      	b.n	8015dde <_dtoa_r+0x33e>
 8015df8:	07e1      	lsls	r1, r4, #31
 8015dfa:	d508      	bpl.n	8015e0e <_dtoa_r+0x36e>
 8015dfc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015e00:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015e04:	f7ea fc18 	bl	8000638 <__aeabi_dmul>
 8015e08:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015e0c:	3601      	adds	r6, #1
 8015e0e:	1064      	asrs	r4, r4, #1
 8015e10:	3508      	adds	r5, #8
 8015e12:	e7e5      	b.n	8015de0 <_dtoa_r+0x340>
 8015e14:	f000 80af 	beq.w	8015f76 <_dtoa_r+0x4d6>
 8015e18:	427c      	negs	r4, r7
 8015e1a:	4b81      	ldr	r3, [pc, #516]	@ (8016020 <_dtoa_r+0x580>)
 8015e1c:	4d81      	ldr	r5, [pc, #516]	@ (8016024 <_dtoa_r+0x584>)
 8015e1e:	f004 020f 	and.w	r2, r4, #15
 8015e22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015e2e:	f7ea fc03 	bl	8000638 <__aeabi_dmul>
 8015e32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015e36:	1124      	asrs	r4, r4, #4
 8015e38:	2300      	movs	r3, #0
 8015e3a:	2602      	movs	r6, #2
 8015e3c:	2c00      	cmp	r4, #0
 8015e3e:	f040 808f 	bne.w	8015f60 <_dtoa_r+0x4c0>
 8015e42:	2b00      	cmp	r3, #0
 8015e44:	d1d3      	bne.n	8015dee <_dtoa_r+0x34e>
 8015e46:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015e48:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8015e4c:	2b00      	cmp	r3, #0
 8015e4e:	f000 8094 	beq.w	8015f7a <_dtoa_r+0x4da>
 8015e52:	4b75      	ldr	r3, [pc, #468]	@ (8016028 <_dtoa_r+0x588>)
 8015e54:	2200      	movs	r2, #0
 8015e56:	4620      	mov	r0, r4
 8015e58:	4629      	mov	r1, r5
 8015e5a:	f7ea fe5f 	bl	8000b1c <__aeabi_dcmplt>
 8015e5e:	2800      	cmp	r0, #0
 8015e60:	f000 808b 	beq.w	8015f7a <_dtoa_r+0x4da>
 8015e64:	9b03      	ldr	r3, [sp, #12]
 8015e66:	2b00      	cmp	r3, #0
 8015e68:	f000 8087 	beq.w	8015f7a <_dtoa_r+0x4da>
 8015e6c:	f1bb 0f00 	cmp.w	fp, #0
 8015e70:	dd34      	ble.n	8015edc <_dtoa_r+0x43c>
 8015e72:	4620      	mov	r0, r4
 8015e74:	4b6d      	ldr	r3, [pc, #436]	@ (801602c <_dtoa_r+0x58c>)
 8015e76:	2200      	movs	r2, #0
 8015e78:	4629      	mov	r1, r5
 8015e7a:	f7ea fbdd 	bl	8000638 <__aeabi_dmul>
 8015e7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015e82:	f107 38ff 	add.w	r8, r7, #4294967295
 8015e86:	3601      	adds	r6, #1
 8015e88:	465c      	mov	r4, fp
 8015e8a:	4630      	mov	r0, r6
 8015e8c:	f7ea fb6a 	bl	8000564 <__aeabi_i2d>
 8015e90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015e94:	f7ea fbd0 	bl	8000638 <__aeabi_dmul>
 8015e98:	4b65      	ldr	r3, [pc, #404]	@ (8016030 <_dtoa_r+0x590>)
 8015e9a:	2200      	movs	r2, #0
 8015e9c:	f7ea fa16 	bl	80002cc <__adddf3>
 8015ea0:	4605      	mov	r5, r0
 8015ea2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8015ea6:	2c00      	cmp	r4, #0
 8015ea8:	d16a      	bne.n	8015f80 <_dtoa_r+0x4e0>
 8015eaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015eae:	4b61      	ldr	r3, [pc, #388]	@ (8016034 <_dtoa_r+0x594>)
 8015eb0:	2200      	movs	r2, #0
 8015eb2:	f7ea fa09 	bl	80002c8 <__aeabi_dsub>
 8015eb6:	4602      	mov	r2, r0
 8015eb8:	460b      	mov	r3, r1
 8015eba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015ebe:	462a      	mov	r2, r5
 8015ec0:	4633      	mov	r3, r6
 8015ec2:	f7ea fe49 	bl	8000b58 <__aeabi_dcmpgt>
 8015ec6:	2800      	cmp	r0, #0
 8015ec8:	f040 8298 	bne.w	80163fc <_dtoa_r+0x95c>
 8015ecc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015ed0:	462a      	mov	r2, r5
 8015ed2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8015ed6:	f7ea fe21 	bl	8000b1c <__aeabi_dcmplt>
 8015eda:	bb38      	cbnz	r0, 8015f2c <_dtoa_r+0x48c>
 8015edc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8015ee0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8015ee4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8015ee6:	2b00      	cmp	r3, #0
 8015ee8:	f2c0 8157 	blt.w	801619a <_dtoa_r+0x6fa>
 8015eec:	2f0e      	cmp	r7, #14
 8015eee:	f300 8154 	bgt.w	801619a <_dtoa_r+0x6fa>
 8015ef2:	4b4b      	ldr	r3, [pc, #300]	@ (8016020 <_dtoa_r+0x580>)
 8015ef4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015ef8:	ed93 7b00 	vldr	d7, [r3]
 8015efc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015efe:	2b00      	cmp	r3, #0
 8015f00:	ed8d 7b00 	vstr	d7, [sp]
 8015f04:	f280 80e5 	bge.w	80160d2 <_dtoa_r+0x632>
 8015f08:	9b03      	ldr	r3, [sp, #12]
 8015f0a:	2b00      	cmp	r3, #0
 8015f0c:	f300 80e1 	bgt.w	80160d2 <_dtoa_r+0x632>
 8015f10:	d10c      	bne.n	8015f2c <_dtoa_r+0x48c>
 8015f12:	4b48      	ldr	r3, [pc, #288]	@ (8016034 <_dtoa_r+0x594>)
 8015f14:	2200      	movs	r2, #0
 8015f16:	ec51 0b17 	vmov	r0, r1, d7
 8015f1a:	f7ea fb8d 	bl	8000638 <__aeabi_dmul>
 8015f1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015f22:	f7ea fe0f 	bl	8000b44 <__aeabi_dcmpge>
 8015f26:	2800      	cmp	r0, #0
 8015f28:	f000 8266 	beq.w	80163f8 <_dtoa_r+0x958>
 8015f2c:	2400      	movs	r4, #0
 8015f2e:	4625      	mov	r5, r4
 8015f30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015f32:	4656      	mov	r6, sl
 8015f34:	ea6f 0803 	mvn.w	r8, r3
 8015f38:	2700      	movs	r7, #0
 8015f3a:	4621      	mov	r1, r4
 8015f3c:	4648      	mov	r0, r9
 8015f3e:	f000 fcbf 	bl	80168c0 <_Bfree>
 8015f42:	2d00      	cmp	r5, #0
 8015f44:	f000 80bd 	beq.w	80160c2 <_dtoa_r+0x622>
 8015f48:	b12f      	cbz	r7, 8015f56 <_dtoa_r+0x4b6>
 8015f4a:	42af      	cmp	r7, r5
 8015f4c:	d003      	beq.n	8015f56 <_dtoa_r+0x4b6>
 8015f4e:	4639      	mov	r1, r7
 8015f50:	4648      	mov	r0, r9
 8015f52:	f000 fcb5 	bl	80168c0 <_Bfree>
 8015f56:	4629      	mov	r1, r5
 8015f58:	4648      	mov	r0, r9
 8015f5a:	f000 fcb1 	bl	80168c0 <_Bfree>
 8015f5e:	e0b0      	b.n	80160c2 <_dtoa_r+0x622>
 8015f60:	07e2      	lsls	r2, r4, #31
 8015f62:	d505      	bpl.n	8015f70 <_dtoa_r+0x4d0>
 8015f64:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015f68:	f7ea fb66 	bl	8000638 <__aeabi_dmul>
 8015f6c:	3601      	adds	r6, #1
 8015f6e:	2301      	movs	r3, #1
 8015f70:	1064      	asrs	r4, r4, #1
 8015f72:	3508      	adds	r5, #8
 8015f74:	e762      	b.n	8015e3c <_dtoa_r+0x39c>
 8015f76:	2602      	movs	r6, #2
 8015f78:	e765      	b.n	8015e46 <_dtoa_r+0x3a6>
 8015f7a:	9c03      	ldr	r4, [sp, #12]
 8015f7c:	46b8      	mov	r8, r7
 8015f7e:	e784      	b.n	8015e8a <_dtoa_r+0x3ea>
 8015f80:	4b27      	ldr	r3, [pc, #156]	@ (8016020 <_dtoa_r+0x580>)
 8015f82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015f84:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015f88:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8015f8c:	4454      	add	r4, sl
 8015f8e:	2900      	cmp	r1, #0
 8015f90:	d054      	beq.n	801603c <_dtoa_r+0x59c>
 8015f92:	4929      	ldr	r1, [pc, #164]	@ (8016038 <_dtoa_r+0x598>)
 8015f94:	2000      	movs	r0, #0
 8015f96:	f7ea fc79 	bl	800088c <__aeabi_ddiv>
 8015f9a:	4633      	mov	r3, r6
 8015f9c:	462a      	mov	r2, r5
 8015f9e:	f7ea f993 	bl	80002c8 <__aeabi_dsub>
 8015fa2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015fa6:	4656      	mov	r6, sl
 8015fa8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015fac:	f7ea fdf4 	bl	8000b98 <__aeabi_d2iz>
 8015fb0:	4605      	mov	r5, r0
 8015fb2:	f7ea fad7 	bl	8000564 <__aeabi_i2d>
 8015fb6:	4602      	mov	r2, r0
 8015fb8:	460b      	mov	r3, r1
 8015fba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015fbe:	f7ea f983 	bl	80002c8 <__aeabi_dsub>
 8015fc2:	3530      	adds	r5, #48	@ 0x30
 8015fc4:	4602      	mov	r2, r0
 8015fc6:	460b      	mov	r3, r1
 8015fc8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015fcc:	f806 5b01 	strb.w	r5, [r6], #1
 8015fd0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015fd4:	f7ea fda2 	bl	8000b1c <__aeabi_dcmplt>
 8015fd8:	2800      	cmp	r0, #0
 8015fda:	d172      	bne.n	80160c2 <_dtoa_r+0x622>
 8015fdc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015fe0:	4911      	ldr	r1, [pc, #68]	@ (8016028 <_dtoa_r+0x588>)
 8015fe2:	2000      	movs	r0, #0
 8015fe4:	f7ea f970 	bl	80002c8 <__aeabi_dsub>
 8015fe8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015fec:	f7ea fd96 	bl	8000b1c <__aeabi_dcmplt>
 8015ff0:	2800      	cmp	r0, #0
 8015ff2:	f040 80b4 	bne.w	801615e <_dtoa_r+0x6be>
 8015ff6:	42a6      	cmp	r6, r4
 8015ff8:	f43f af70 	beq.w	8015edc <_dtoa_r+0x43c>
 8015ffc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8016000:	4b0a      	ldr	r3, [pc, #40]	@ (801602c <_dtoa_r+0x58c>)
 8016002:	2200      	movs	r2, #0
 8016004:	f7ea fb18 	bl	8000638 <__aeabi_dmul>
 8016008:	4b08      	ldr	r3, [pc, #32]	@ (801602c <_dtoa_r+0x58c>)
 801600a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801600e:	2200      	movs	r2, #0
 8016010:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016014:	f7ea fb10 	bl	8000638 <__aeabi_dmul>
 8016018:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801601c:	e7c4      	b.n	8015fa8 <_dtoa_r+0x508>
 801601e:	bf00      	nop
 8016020:	08017f78 	.word	0x08017f78
 8016024:	08017f50 	.word	0x08017f50
 8016028:	3ff00000 	.word	0x3ff00000
 801602c:	40240000 	.word	0x40240000
 8016030:	401c0000 	.word	0x401c0000
 8016034:	40140000 	.word	0x40140000
 8016038:	3fe00000 	.word	0x3fe00000
 801603c:	4631      	mov	r1, r6
 801603e:	4628      	mov	r0, r5
 8016040:	f7ea fafa 	bl	8000638 <__aeabi_dmul>
 8016044:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8016048:	9413      	str	r4, [sp, #76]	@ 0x4c
 801604a:	4656      	mov	r6, sl
 801604c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016050:	f7ea fda2 	bl	8000b98 <__aeabi_d2iz>
 8016054:	4605      	mov	r5, r0
 8016056:	f7ea fa85 	bl	8000564 <__aeabi_i2d>
 801605a:	4602      	mov	r2, r0
 801605c:	460b      	mov	r3, r1
 801605e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016062:	f7ea f931 	bl	80002c8 <__aeabi_dsub>
 8016066:	3530      	adds	r5, #48	@ 0x30
 8016068:	f806 5b01 	strb.w	r5, [r6], #1
 801606c:	4602      	mov	r2, r0
 801606e:	460b      	mov	r3, r1
 8016070:	42a6      	cmp	r6, r4
 8016072:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016076:	f04f 0200 	mov.w	r2, #0
 801607a:	d124      	bne.n	80160c6 <_dtoa_r+0x626>
 801607c:	4baf      	ldr	r3, [pc, #700]	@ (801633c <_dtoa_r+0x89c>)
 801607e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8016082:	f7ea f923 	bl	80002cc <__adddf3>
 8016086:	4602      	mov	r2, r0
 8016088:	460b      	mov	r3, r1
 801608a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801608e:	f7ea fd63 	bl	8000b58 <__aeabi_dcmpgt>
 8016092:	2800      	cmp	r0, #0
 8016094:	d163      	bne.n	801615e <_dtoa_r+0x6be>
 8016096:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801609a:	49a8      	ldr	r1, [pc, #672]	@ (801633c <_dtoa_r+0x89c>)
 801609c:	2000      	movs	r0, #0
 801609e:	f7ea f913 	bl	80002c8 <__aeabi_dsub>
 80160a2:	4602      	mov	r2, r0
 80160a4:	460b      	mov	r3, r1
 80160a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80160aa:	f7ea fd37 	bl	8000b1c <__aeabi_dcmplt>
 80160ae:	2800      	cmp	r0, #0
 80160b0:	f43f af14 	beq.w	8015edc <_dtoa_r+0x43c>
 80160b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80160b6:	1e73      	subs	r3, r6, #1
 80160b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80160ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80160be:	2b30      	cmp	r3, #48	@ 0x30
 80160c0:	d0f8      	beq.n	80160b4 <_dtoa_r+0x614>
 80160c2:	4647      	mov	r7, r8
 80160c4:	e03b      	b.n	801613e <_dtoa_r+0x69e>
 80160c6:	4b9e      	ldr	r3, [pc, #632]	@ (8016340 <_dtoa_r+0x8a0>)
 80160c8:	f7ea fab6 	bl	8000638 <__aeabi_dmul>
 80160cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80160d0:	e7bc      	b.n	801604c <_dtoa_r+0x5ac>
 80160d2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80160d6:	4656      	mov	r6, sl
 80160d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80160dc:	4620      	mov	r0, r4
 80160de:	4629      	mov	r1, r5
 80160e0:	f7ea fbd4 	bl	800088c <__aeabi_ddiv>
 80160e4:	f7ea fd58 	bl	8000b98 <__aeabi_d2iz>
 80160e8:	4680      	mov	r8, r0
 80160ea:	f7ea fa3b 	bl	8000564 <__aeabi_i2d>
 80160ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80160f2:	f7ea faa1 	bl	8000638 <__aeabi_dmul>
 80160f6:	4602      	mov	r2, r0
 80160f8:	460b      	mov	r3, r1
 80160fa:	4620      	mov	r0, r4
 80160fc:	4629      	mov	r1, r5
 80160fe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8016102:	f7ea f8e1 	bl	80002c8 <__aeabi_dsub>
 8016106:	f806 4b01 	strb.w	r4, [r6], #1
 801610a:	9d03      	ldr	r5, [sp, #12]
 801610c:	eba6 040a 	sub.w	r4, r6, sl
 8016110:	42a5      	cmp	r5, r4
 8016112:	4602      	mov	r2, r0
 8016114:	460b      	mov	r3, r1
 8016116:	d133      	bne.n	8016180 <_dtoa_r+0x6e0>
 8016118:	f7ea f8d8 	bl	80002cc <__adddf3>
 801611c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016120:	4604      	mov	r4, r0
 8016122:	460d      	mov	r5, r1
 8016124:	f7ea fd18 	bl	8000b58 <__aeabi_dcmpgt>
 8016128:	b9c0      	cbnz	r0, 801615c <_dtoa_r+0x6bc>
 801612a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801612e:	4620      	mov	r0, r4
 8016130:	4629      	mov	r1, r5
 8016132:	f7ea fce9 	bl	8000b08 <__aeabi_dcmpeq>
 8016136:	b110      	cbz	r0, 801613e <_dtoa_r+0x69e>
 8016138:	f018 0f01 	tst.w	r8, #1
 801613c:	d10e      	bne.n	801615c <_dtoa_r+0x6bc>
 801613e:	9902      	ldr	r1, [sp, #8]
 8016140:	4648      	mov	r0, r9
 8016142:	f000 fbbd 	bl	80168c0 <_Bfree>
 8016146:	2300      	movs	r3, #0
 8016148:	7033      	strb	r3, [r6, #0]
 801614a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801614c:	3701      	adds	r7, #1
 801614e:	601f      	str	r7, [r3, #0]
 8016150:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016152:	2b00      	cmp	r3, #0
 8016154:	f000 824b 	beq.w	80165ee <_dtoa_r+0xb4e>
 8016158:	601e      	str	r6, [r3, #0]
 801615a:	e248      	b.n	80165ee <_dtoa_r+0xb4e>
 801615c:	46b8      	mov	r8, r7
 801615e:	4633      	mov	r3, r6
 8016160:	461e      	mov	r6, r3
 8016162:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016166:	2a39      	cmp	r2, #57	@ 0x39
 8016168:	d106      	bne.n	8016178 <_dtoa_r+0x6d8>
 801616a:	459a      	cmp	sl, r3
 801616c:	d1f8      	bne.n	8016160 <_dtoa_r+0x6c0>
 801616e:	2230      	movs	r2, #48	@ 0x30
 8016170:	f108 0801 	add.w	r8, r8, #1
 8016174:	f88a 2000 	strb.w	r2, [sl]
 8016178:	781a      	ldrb	r2, [r3, #0]
 801617a:	3201      	adds	r2, #1
 801617c:	701a      	strb	r2, [r3, #0]
 801617e:	e7a0      	b.n	80160c2 <_dtoa_r+0x622>
 8016180:	4b6f      	ldr	r3, [pc, #444]	@ (8016340 <_dtoa_r+0x8a0>)
 8016182:	2200      	movs	r2, #0
 8016184:	f7ea fa58 	bl	8000638 <__aeabi_dmul>
 8016188:	2200      	movs	r2, #0
 801618a:	2300      	movs	r3, #0
 801618c:	4604      	mov	r4, r0
 801618e:	460d      	mov	r5, r1
 8016190:	f7ea fcba 	bl	8000b08 <__aeabi_dcmpeq>
 8016194:	2800      	cmp	r0, #0
 8016196:	d09f      	beq.n	80160d8 <_dtoa_r+0x638>
 8016198:	e7d1      	b.n	801613e <_dtoa_r+0x69e>
 801619a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801619c:	2a00      	cmp	r2, #0
 801619e:	f000 80ea 	beq.w	8016376 <_dtoa_r+0x8d6>
 80161a2:	9a07      	ldr	r2, [sp, #28]
 80161a4:	2a01      	cmp	r2, #1
 80161a6:	f300 80cd 	bgt.w	8016344 <_dtoa_r+0x8a4>
 80161aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80161ac:	2a00      	cmp	r2, #0
 80161ae:	f000 80c1 	beq.w	8016334 <_dtoa_r+0x894>
 80161b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80161b6:	9c08      	ldr	r4, [sp, #32]
 80161b8:	9e00      	ldr	r6, [sp, #0]
 80161ba:	9a00      	ldr	r2, [sp, #0]
 80161bc:	441a      	add	r2, r3
 80161be:	9200      	str	r2, [sp, #0]
 80161c0:	9a06      	ldr	r2, [sp, #24]
 80161c2:	2101      	movs	r1, #1
 80161c4:	441a      	add	r2, r3
 80161c6:	4648      	mov	r0, r9
 80161c8:	9206      	str	r2, [sp, #24]
 80161ca:	f000 fc2d 	bl	8016a28 <__i2b>
 80161ce:	4605      	mov	r5, r0
 80161d0:	b166      	cbz	r6, 80161ec <_dtoa_r+0x74c>
 80161d2:	9b06      	ldr	r3, [sp, #24]
 80161d4:	2b00      	cmp	r3, #0
 80161d6:	dd09      	ble.n	80161ec <_dtoa_r+0x74c>
 80161d8:	42b3      	cmp	r3, r6
 80161da:	9a00      	ldr	r2, [sp, #0]
 80161dc:	bfa8      	it	ge
 80161de:	4633      	movge	r3, r6
 80161e0:	1ad2      	subs	r2, r2, r3
 80161e2:	9200      	str	r2, [sp, #0]
 80161e4:	9a06      	ldr	r2, [sp, #24]
 80161e6:	1af6      	subs	r6, r6, r3
 80161e8:	1ad3      	subs	r3, r2, r3
 80161ea:	9306      	str	r3, [sp, #24]
 80161ec:	9b08      	ldr	r3, [sp, #32]
 80161ee:	b30b      	cbz	r3, 8016234 <_dtoa_r+0x794>
 80161f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80161f2:	2b00      	cmp	r3, #0
 80161f4:	f000 80c6 	beq.w	8016384 <_dtoa_r+0x8e4>
 80161f8:	2c00      	cmp	r4, #0
 80161fa:	f000 80c0 	beq.w	801637e <_dtoa_r+0x8de>
 80161fe:	4629      	mov	r1, r5
 8016200:	4622      	mov	r2, r4
 8016202:	4648      	mov	r0, r9
 8016204:	f000 fcc8 	bl	8016b98 <__pow5mult>
 8016208:	9a02      	ldr	r2, [sp, #8]
 801620a:	4601      	mov	r1, r0
 801620c:	4605      	mov	r5, r0
 801620e:	4648      	mov	r0, r9
 8016210:	f000 fc20 	bl	8016a54 <__multiply>
 8016214:	9902      	ldr	r1, [sp, #8]
 8016216:	4680      	mov	r8, r0
 8016218:	4648      	mov	r0, r9
 801621a:	f000 fb51 	bl	80168c0 <_Bfree>
 801621e:	9b08      	ldr	r3, [sp, #32]
 8016220:	1b1b      	subs	r3, r3, r4
 8016222:	9308      	str	r3, [sp, #32]
 8016224:	f000 80b1 	beq.w	801638a <_dtoa_r+0x8ea>
 8016228:	9a08      	ldr	r2, [sp, #32]
 801622a:	4641      	mov	r1, r8
 801622c:	4648      	mov	r0, r9
 801622e:	f000 fcb3 	bl	8016b98 <__pow5mult>
 8016232:	9002      	str	r0, [sp, #8]
 8016234:	2101      	movs	r1, #1
 8016236:	4648      	mov	r0, r9
 8016238:	f000 fbf6 	bl	8016a28 <__i2b>
 801623c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801623e:	4604      	mov	r4, r0
 8016240:	2b00      	cmp	r3, #0
 8016242:	f000 81d8 	beq.w	80165f6 <_dtoa_r+0xb56>
 8016246:	461a      	mov	r2, r3
 8016248:	4601      	mov	r1, r0
 801624a:	4648      	mov	r0, r9
 801624c:	f000 fca4 	bl	8016b98 <__pow5mult>
 8016250:	9b07      	ldr	r3, [sp, #28]
 8016252:	2b01      	cmp	r3, #1
 8016254:	4604      	mov	r4, r0
 8016256:	f300 809f 	bgt.w	8016398 <_dtoa_r+0x8f8>
 801625a:	9b04      	ldr	r3, [sp, #16]
 801625c:	2b00      	cmp	r3, #0
 801625e:	f040 8097 	bne.w	8016390 <_dtoa_r+0x8f0>
 8016262:	9b05      	ldr	r3, [sp, #20]
 8016264:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016268:	2b00      	cmp	r3, #0
 801626a:	f040 8093 	bne.w	8016394 <_dtoa_r+0x8f4>
 801626e:	9b05      	ldr	r3, [sp, #20]
 8016270:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8016274:	0d1b      	lsrs	r3, r3, #20
 8016276:	051b      	lsls	r3, r3, #20
 8016278:	b133      	cbz	r3, 8016288 <_dtoa_r+0x7e8>
 801627a:	9b00      	ldr	r3, [sp, #0]
 801627c:	3301      	adds	r3, #1
 801627e:	9300      	str	r3, [sp, #0]
 8016280:	9b06      	ldr	r3, [sp, #24]
 8016282:	3301      	adds	r3, #1
 8016284:	9306      	str	r3, [sp, #24]
 8016286:	2301      	movs	r3, #1
 8016288:	9308      	str	r3, [sp, #32]
 801628a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801628c:	2b00      	cmp	r3, #0
 801628e:	f000 81b8 	beq.w	8016602 <_dtoa_r+0xb62>
 8016292:	6923      	ldr	r3, [r4, #16]
 8016294:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016298:	6918      	ldr	r0, [r3, #16]
 801629a:	f000 fb79 	bl	8016990 <__hi0bits>
 801629e:	f1c0 0020 	rsb	r0, r0, #32
 80162a2:	9b06      	ldr	r3, [sp, #24]
 80162a4:	4418      	add	r0, r3
 80162a6:	f010 001f 	ands.w	r0, r0, #31
 80162aa:	f000 8082 	beq.w	80163b2 <_dtoa_r+0x912>
 80162ae:	f1c0 0320 	rsb	r3, r0, #32
 80162b2:	2b04      	cmp	r3, #4
 80162b4:	dd73      	ble.n	801639e <_dtoa_r+0x8fe>
 80162b6:	9b00      	ldr	r3, [sp, #0]
 80162b8:	f1c0 001c 	rsb	r0, r0, #28
 80162bc:	4403      	add	r3, r0
 80162be:	9300      	str	r3, [sp, #0]
 80162c0:	9b06      	ldr	r3, [sp, #24]
 80162c2:	4403      	add	r3, r0
 80162c4:	4406      	add	r6, r0
 80162c6:	9306      	str	r3, [sp, #24]
 80162c8:	9b00      	ldr	r3, [sp, #0]
 80162ca:	2b00      	cmp	r3, #0
 80162cc:	dd05      	ble.n	80162da <_dtoa_r+0x83a>
 80162ce:	9902      	ldr	r1, [sp, #8]
 80162d0:	461a      	mov	r2, r3
 80162d2:	4648      	mov	r0, r9
 80162d4:	f000 fcba 	bl	8016c4c <__lshift>
 80162d8:	9002      	str	r0, [sp, #8]
 80162da:	9b06      	ldr	r3, [sp, #24]
 80162dc:	2b00      	cmp	r3, #0
 80162de:	dd05      	ble.n	80162ec <_dtoa_r+0x84c>
 80162e0:	4621      	mov	r1, r4
 80162e2:	461a      	mov	r2, r3
 80162e4:	4648      	mov	r0, r9
 80162e6:	f000 fcb1 	bl	8016c4c <__lshift>
 80162ea:	4604      	mov	r4, r0
 80162ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80162ee:	2b00      	cmp	r3, #0
 80162f0:	d061      	beq.n	80163b6 <_dtoa_r+0x916>
 80162f2:	9802      	ldr	r0, [sp, #8]
 80162f4:	4621      	mov	r1, r4
 80162f6:	f000 fd15 	bl	8016d24 <__mcmp>
 80162fa:	2800      	cmp	r0, #0
 80162fc:	da5b      	bge.n	80163b6 <_dtoa_r+0x916>
 80162fe:	2300      	movs	r3, #0
 8016300:	9902      	ldr	r1, [sp, #8]
 8016302:	220a      	movs	r2, #10
 8016304:	4648      	mov	r0, r9
 8016306:	f000 fafd 	bl	8016904 <__multadd>
 801630a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801630c:	9002      	str	r0, [sp, #8]
 801630e:	f107 38ff 	add.w	r8, r7, #4294967295
 8016312:	2b00      	cmp	r3, #0
 8016314:	f000 8177 	beq.w	8016606 <_dtoa_r+0xb66>
 8016318:	4629      	mov	r1, r5
 801631a:	2300      	movs	r3, #0
 801631c:	220a      	movs	r2, #10
 801631e:	4648      	mov	r0, r9
 8016320:	f000 faf0 	bl	8016904 <__multadd>
 8016324:	f1bb 0f00 	cmp.w	fp, #0
 8016328:	4605      	mov	r5, r0
 801632a:	dc6f      	bgt.n	801640c <_dtoa_r+0x96c>
 801632c:	9b07      	ldr	r3, [sp, #28]
 801632e:	2b02      	cmp	r3, #2
 8016330:	dc49      	bgt.n	80163c6 <_dtoa_r+0x926>
 8016332:	e06b      	b.n	801640c <_dtoa_r+0x96c>
 8016334:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8016336:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801633a:	e73c      	b.n	80161b6 <_dtoa_r+0x716>
 801633c:	3fe00000 	.word	0x3fe00000
 8016340:	40240000 	.word	0x40240000
 8016344:	9b03      	ldr	r3, [sp, #12]
 8016346:	1e5c      	subs	r4, r3, #1
 8016348:	9b08      	ldr	r3, [sp, #32]
 801634a:	42a3      	cmp	r3, r4
 801634c:	db09      	blt.n	8016362 <_dtoa_r+0x8c2>
 801634e:	1b1c      	subs	r4, r3, r4
 8016350:	9b03      	ldr	r3, [sp, #12]
 8016352:	2b00      	cmp	r3, #0
 8016354:	f6bf af30 	bge.w	80161b8 <_dtoa_r+0x718>
 8016358:	9b00      	ldr	r3, [sp, #0]
 801635a:	9a03      	ldr	r2, [sp, #12]
 801635c:	1a9e      	subs	r6, r3, r2
 801635e:	2300      	movs	r3, #0
 8016360:	e72b      	b.n	80161ba <_dtoa_r+0x71a>
 8016362:	9b08      	ldr	r3, [sp, #32]
 8016364:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8016366:	9408      	str	r4, [sp, #32]
 8016368:	1ae3      	subs	r3, r4, r3
 801636a:	441a      	add	r2, r3
 801636c:	9e00      	ldr	r6, [sp, #0]
 801636e:	9b03      	ldr	r3, [sp, #12]
 8016370:	920d      	str	r2, [sp, #52]	@ 0x34
 8016372:	2400      	movs	r4, #0
 8016374:	e721      	b.n	80161ba <_dtoa_r+0x71a>
 8016376:	9c08      	ldr	r4, [sp, #32]
 8016378:	9e00      	ldr	r6, [sp, #0]
 801637a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801637c:	e728      	b.n	80161d0 <_dtoa_r+0x730>
 801637e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8016382:	e751      	b.n	8016228 <_dtoa_r+0x788>
 8016384:	9a08      	ldr	r2, [sp, #32]
 8016386:	9902      	ldr	r1, [sp, #8]
 8016388:	e750      	b.n	801622c <_dtoa_r+0x78c>
 801638a:	f8cd 8008 	str.w	r8, [sp, #8]
 801638e:	e751      	b.n	8016234 <_dtoa_r+0x794>
 8016390:	2300      	movs	r3, #0
 8016392:	e779      	b.n	8016288 <_dtoa_r+0x7e8>
 8016394:	9b04      	ldr	r3, [sp, #16]
 8016396:	e777      	b.n	8016288 <_dtoa_r+0x7e8>
 8016398:	2300      	movs	r3, #0
 801639a:	9308      	str	r3, [sp, #32]
 801639c:	e779      	b.n	8016292 <_dtoa_r+0x7f2>
 801639e:	d093      	beq.n	80162c8 <_dtoa_r+0x828>
 80163a0:	9a00      	ldr	r2, [sp, #0]
 80163a2:	331c      	adds	r3, #28
 80163a4:	441a      	add	r2, r3
 80163a6:	9200      	str	r2, [sp, #0]
 80163a8:	9a06      	ldr	r2, [sp, #24]
 80163aa:	441a      	add	r2, r3
 80163ac:	441e      	add	r6, r3
 80163ae:	9206      	str	r2, [sp, #24]
 80163b0:	e78a      	b.n	80162c8 <_dtoa_r+0x828>
 80163b2:	4603      	mov	r3, r0
 80163b4:	e7f4      	b.n	80163a0 <_dtoa_r+0x900>
 80163b6:	9b03      	ldr	r3, [sp, #12]
 80163b8:	2b00      	cmp	r3, #0
 80163ba:	46b8      	mov	r8, r7
 80163bc:	dc20      	bgt.n	8016400 <_dtoa_r+0x960>
 80163be:	469b      	mov	fp, r3
 80163c0:	9b07      	ldr	r3, [sp, #28]
 80163c2:	2b02      	cmp	r3, #2
 80163c4:	dd1e      	ble.n	8016404 <_dtoa_r+0x964>
 80163c6:	f1bb 0f00 	cmp.w	fp, #0
 80163ca:	f47f adb1 	bne.w	8015f30 <_dtoa_r+0x490>
 80163ce:	4621      	mov	r1, r4
 80163d0:	465b      	mov	r3, fp
 80163d2:	2205      	movs	r2, #5
 80163d4:	4648      	mov	r0, r9
 80163d6:	f000 fa95 	bl	8016904 <__multadd>
 80163da:	4601      	mov	r1, r0
 80163dc:	4604      	mov	r4, r0
 80163de:	9802      	ldr	r0, [sp, #8]
 80163e0:	f000 fca0 	bl	8016d24 <__mcmp>
 80163e4:	2800      	cmp	r0, #0
 80163e6:	f77f ada3 	ble.w	8015f30 <_dtoa_r+0x490>
 80163ea:	4656      	mov	r6, sl
 80163ec:	2331      	movs	r3, #49	@ 0x31
 80163ee:	f806 3b01 	strb.w	r3, [r6], #1
 80163f2:	f108 0801 	add.w	r8, r8, #1
 80163f6:	e59f      	b.n	8015f38 <_dtoa_r+0x498>
 80163f8:	9c03      	ldr	r4, [sp, #12]
 80163fa:	46b8      	mov	r8, r7
 80163fc:	4625      	mov	r5, r4
 80163fe:	e7f4      	b.n	80163ea <_dtoa_r+0x94a>
 8016400:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8016404:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016406:	2b00      	cmp	r3, #0
 8016408:	f000 8101 	beq.w	801660e <_dtoa_r+0xb6e>
 801640c:	2e00      	cmp	r6, #0
 801640e:	dd05      	ble.n	801641c <_dtoa_r+0x97c>
 8016410:	4629      	mov	r1, r5
 8016412:	4632      	mov	r2, r6
 8016414:	4648      	mov	r0, r9
 8016416:	f000 fc19 	bl	8016c4c <__lshift>
 801641a:	4605      	mov	r5, r0
 801641c:	9b08      	ldr	r3, [sp, #32]
 801641e:	2b00      	cmp	r3, #0
 8016420:	d05c      	beq.n	80164dc <_dtoa_r+0xa3c>
 8016422:	6869      	ldr	r1, [r5, #4]
 8016424:	4648      	mov	r0, r9
 8016426:	f000 fa0b 	bl	8016840 <_Balloc>
 801642a:	4606      	mov	r6, r0
 801642c:	b928      	cbnz	r0, 801643a <_dtoa_r+0x99a>
 801642e:	4b82      	ldr	r3, [pc, #520]	@ (8016638 <_dtoa_r+0xb98>)
 8016430:	4602      	mov	r2, r0
 8016432:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8016436:	f7ff bb4a 	b.w	8015ace <_dtoa_r+0x2e>
 801643a:	692a      	ldr	r2, [r5, #16]
 801643c:	3202      	adds	r2, #2
 801643e:	0092      	lsls	r2, r2, #2
 8016440:	f105 010c 	add.w	r1, r5, #12
 8016444:	300c      	adds	r0, #12
 8016446:	f7ff fa94 	bl	8015972 <memcpy>
 801644a:	2201      	movs	r2, #1
 801644c:	4631      	mov	r1, r6
 801644e:	4648      	mov	r0, r9
 8016450:	f000 fbfc 	bl	8016c4c <__lshift>
 8016454:	f10a 0301 	add.w	r3, sl, #1
 8016458:	9300      	str	r3, [sp, #0]
 801645a:	eb0a 030b 	add.w	r3, sl, fp
 801645e:	9308      	str	r3, [sp, #32]
 8016460:	9b04      	ldr	r3, [sp, #16]
 8016462:	f003 0301 	and.w	r3, r3, #1
 8016466:	462f      	mov	r7, r5
 8016468:	9306      	str	r3, [sp, #24]
 801646a:	4605      	mov	r5, r0
 801646c:	9b00      	ldr	r3, [sp, #0]
 801646e:	9802      	ldr	r0, [sp, #8]
 8016470:	4621      	mov	r1, r4
 8016472:	f103 3bff 	add.w	fp, r3, #4294967295
 8016476:	f7ff fa8a 	bl	801598e <quorem>
 801647a:	4603      	mov	r3, r0
 801647c:	3330      	adds	r3, #48	@ 0x30
 801647e:	9003      	str	r0, [sp, #12]
 8016480:	4639      	mov	r1, r7
 8016482:	9802      	ldr	r0, [sp, #8]
 8016484:	9309      	str	r3, [sp, #36]	@ 0x24
 8016486:	f000 fc4d 	bl	8016d24 <__mcmp>
 801648a:	462a      	mov	r2, r5
 801648c:	9004      	str	r0, [sp, #16]
 801648e:	4621      	mov	r1, r4
 8016490:	4648      	mov	r0, r9
 8016492:	f000 fc63 	bl	8016d5c <__mdiff>
 8016496:	68c2      	ldr	r2, [r0, #12]
 8016498:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801649a:	4606      	mov	r6, r0
 801649c:	bb02      	cbnz	r2, 80164e0 <_dtoa_r+0xa40>
 801649e:	4601      	mov	r1, r0
 80164a0:	9802      	ldr	r0, [sp, #8]
 80164a2:	f000 fc3f 	bl	8016d24 <__mcmp>
 80164a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80164a8:	4602      	mov	r2, r0
 80164aa:	4631      	mov	r1, r6
 80164ac:	4648      	mov	r0, r9
 80164ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80164b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80164b2:	f000 fa05 	bl	80168c0 <_Bfree>
 80164b6:	9b07      	ldr	r3, [sp, #28]
 80164b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80164ba:	9e00      	ldr	r6, [sp, #0]
 80164bc:	ea42 0103 	orr.w	r1, r2, r3
 80164c0:	9b06      	ldr	r3, [sp, #24]
 80164c2:	4319      	orrs	r1, r3
 80164c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80164c6:	d10d      	bne.n	80164e4 <_dtoa_r+0xa44>
 80164c8:	2b39      	cmp	r3, #57	@ 0x39
 80164ca:	d027      	beq.n	801651c <_dtoa_r+0xa7c>
 80164cc:	9a04      	ldr	r2, [sp, #16]
 80164ce:	2a00      	cmp	r2, #0
 80164d0:	dd01      	ble.n	80164d6 <_dtoa_r+0xa36>
 80164d2:	9b03      	ldr	r3, [sp, #12]
 80164d4:	3331      	adds	r3, #49	@ 0x31
 80164d6:	f88b 3000 	strb.w	r3, [fp]
 80164da:	e52e      	b.n	8015f3a <_dtoa_r+0x49a>
 80164dc:	4628      	mov	r0, r5
 80164de:	e7b9      	b.n	8016454 <_dtoa_r+0x9b4>
 80164e0:	2201      	movs	r2, #1
 80164e2:	e7e2      	b.n	80164aa <_dtoa_r+0xa0a>
 80164e4:	9904      	ldr	r1, [sp, #16]
 80164e6:	2900      	cmp	r1, #0
 80164e8:	db04      	blt.n	80164f4 <_dtoa_r+0xa54>
 80164ea:	9807      	ldr	r0, [sp, #28]
 80164ec:	4301      	orrs	r1, r0
 80164ee:	9806      	ldr	r0, [sp, #24]
 80164f0:	4301      	orrs	r1, r0
 80164f2:	d120      	bne.n	8016536 <_dtoa_r+0xa96>
 80164f4:	2a00      	cmp	r2, #0
 80164f6:	ddee      	ble.n	80164d6 <_dtoa_r+0xa36>
 80164f8:	9902      	ldr	r1, [sp, #8]
 80164fa:	9300      	str	r3, [sp, #0]
 80164fc:	2201      	movs	r2, #1
 80164fe:	4648      	mov	r0, r9
 8016500:	f000 fba4 	bl	8016c4c <__lshift>
 8016504:	4621      	mov	r1, r4
 8016506:	9002      	str	r0, [sp, #8]
 8016508:	f000 fc0c 	bl	8016d24 <__mcmp>
 801650c:	2800      	cmp	r0, #0
 801650e:	9b00      	ldr	r3, [sp, #0]
 8016510:	dc02      	bgt.n	8016518 <_dtoa_r+0xa78>
 8016512:	d1e0      	bne.n	80164d6 <_dtoa_r+0xa36>
 8016514:	07da      	lsls	r2, r3, #31
 8016516:	d5de      	bpl.n	80164d6 <_dtoa_r+0xa36>
 8016518:	2b39      	cmp	r3, #57	@ 0x39
 801651a:	d1da      	bne.n	80164d2 <_dtoa_r+0xa32>
 801651c:	2339      	movs	r3, #57	@ 0x39
 801651e:	f88b 3000 	strb.w	r3, [fp]
 8016522:	4633      	mov	r3, r6
 8016524:	461e      	mov	r6, r3
 8016526:	3b01      	subs	r3, #1
 8016528:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801652c:	2a39      	cmp	r2, #57	@ 0x39
 801652e:	d04e      	beq.n	80165ce <_dtoa_r+0xb2e>
 8016530:	3201      	adds	r2, #1
 8016532:	701a      	strb	r2, [r3, #0]
 8016534:	e501      	b.n	8015f3a <_dtoa_r+0x49a>
 8016536:	2a00      	cmp	r2, #0
 8016538:	dd03      	ble.n	8016542 <_dtoa_r+0xaa2>
 801653a:	2b39      	cmp	r3, #57	@ 0x39
 801653c:	d0ee      	beq.n	801651c <_dtoa_r+0xa7c>
 801653e:	3301      	adds	r3, #1
 8016540:	e7c9      	b.n	80164d6 <_dtoa_r+0xa36>
 8016542:	9a00      	ldr	r2, [sp, #0]
 8016544:	9908      	ldr	r1, [sp, #32]
 8016546:	f802 3c01 	strb.w	r3, [r2, #-1]
 801654a:	428a      	cmp	r2, r1
 801654c:	d028      	beq.n	80165a0 <_dtoa_r+0xb00>
 801654e:	9902      	ldr	r1, [sp, #8]
 8016550:	2300      	movs	r3, #0
 8016552:	220a      	movs	r2, #10
 8016554:	4648      	mov	r0, r9
 8016556:	f000 f9d5 	bl	8016904 <__multadd>
 801655a:	42af      	cmp	r7, r5
 801655c:	9002      	str	r0, [sp, #8]
 801655e:	f04f 0300 	mov.w	r3, #0
 8016562:	f04f 020a 	mov.w	r2, #10
 8016566:	4639      	mov	r1, r7
 8016568:	4648      	mov	r0, r9
 801656a:	d107      	bne.n	801657c <_dtoa_r+0xadc>
 801656c:	f000 f9ca 	bl	8016904 <__multadd>
 8016570:	4607      	mov	r7, r0
 8016572:	4605      	mov	r5, r0
 8016574:	9b00      	ldr	r3, [sp, #0]
 8016576:	3301      	adds	r3, #1
 8016578:	9300      	str	r3, [sp, #0]
 801657a:	e777      	b.n	801646c <_dtoa_r+0x9cc>
 801657c:	f000 f9c2 	bl	8016904 <__multadd>
 8016580:	4629      	mov	r1, r5
 8016582:	4607      	mov	r7, r0
 8016584:	2300      	movs	r3, #0
 8016586:	220a      	movs	r2, #10
 8016588:	4648      	mov	r0, r9
 801658a:	f000 f9bb 	bl	8016904 <__multadd>
 801658e:	4605      	mov	r5, r0
 8016590:	e7f0      	b.n	8016574 <_dtoa_r+0xad4>
 8016592:	f1bb 0f00 	cmp.w	fp, #0
 8016596:	bfcc      	ite	gt
 8016598:	465e      	movgt	r6, fp
 801659a:	2601      	movle	r6, #1
 801659c:	4456      	add	r6, sl
 801659e:	2700      	movs	r7, #0
 80165a0:	9902      	ldr	r1, [sp, #8]
 80165a2:	9300      	str	r3, [sp, #0]
 80165a4:	2201      	movs	r2, #1
 80165a6:	4648      	mov	r0, r9
 80165a8:	f000 fb50 	bl	8016c4c <__lshift>
 80165ac:	4621      	mov	r1, r4
 80165ae:	9002      	str	r0, [sp, #8]
 80165b0:	f000 fbb8 	bl	8016d24 <__mcmp>
 80165b4:	2800      	cmp	r0, #0
 80165b6:	dcb4      	bgt.n	8016522 <_dtoa_r+0xa82>
 80165b8:	d102      	bne.n	80165c0 <_dtoa_r+0xb20>
 80165ba:	9b00      	ldr	r3, [sp, #0]
 80165bc:	07db      	lsls	r3, r3, #31
 80165be:	d4b0      	bmi.n	8016522 <_dtoa_r+0xa82>
 80165c0:	4633      	mov	r3, r6
 80165c2:	461e      	mov	r6, r3
 80165c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80165c8:	2a30      	cmp	r2, #48	@ 0x30
 80165ca:	d0fa      	beq.n	80165c2 <_dtoa_r+0xb22>
 80165cc:	e4b5      	b.n	8015f3a <_dtoa_r+0x49a>
 80165ce:	459a      	cmp	sl, r3
 80165d0:	d1a8      	bne.n	8016524 <_dtoa_r+0xa84>
 80165d2:	2331      	movs	r3, #49	@ 0x31
 80165d4:	f108 0801 	add.w	r8, r8, #1
 80165d8:	f88a 3000 	strb.w	r3, [sl]
 80165dc:	e4ad      	b.n	8015f3a <_dtoa_r+0x49a>
 80165de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80165e0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801663c <_dtoa_r+0xb9c>
 80165e4:	b11b      	cbz	r3, 80165ee <_dtoa_r+0xb4e>
 80165e6:	f10a 0308 	add.w	r3, sl, #8
 80165ea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80165ec:	6013      	str	r3, [r2, #0]
 80165ee:	4650      	mov	r0, sl
 80165f0:	b017      	add	sp, #92	@ 0x5c
 80165f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80165f6:	9b07      	ldr	r3, [sp, #28]
 80165f8:	2b01      	cmp	r3, #1
 80165fa:	f77f ae2e 	ble.w	801625a <_dtoa_r+0x7ba>
 80165fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016600:	9308      	str	r3, [sp, #32]
 8016602:	2001      	movs	r0, #1
 8016604:	e64d      	b.n	80162a2 <_dtoa_r+0x802>
 8016606:	f1bb 0f00 	cmp.w	fp, #0
 801660a:	f77f aed9 	ble.w	80163c0 <_dtoa_r+0x920>
 801660e:	4656      	mov	r6, sl
 8016610:	9802      	ldr	r0, [sp, #8]
 8016612:	4621      	mov	r1, r4
 8016614:	f7ff f9bb 	bl	801598e <quorem>
 8016618:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801661c:	f806 3b01 	strb.w	r3, [r6], #1
 8016620:	eba6 020a 	sub.w	r2, r6, sl
 8016624:	4593      	cmp	fp, r2
 8016626:	ddb4      	ble.n	8016592 <_dtoa_r+0xaf2>
 8016628:	9902      	ldr	r1, [sp, #8]
 801662a:	2300      	movs	r3, #0
 801662c:	220a      	movs	r2, #10
 801662e:	4648      	mov	r0, r9
 8016630:	f000 f968 	bl	8016904 <__multadd>
 8016634:	9002      	str	r0, [sp, #8]
 8016636:	e7eb      	b.n	8016610 <_dtoa_r+0xb70>
 8016638:	08017e81 	.word	0x08017e81
 801663c:	08017e05 	.word	0x08017e05

08016640 <_free_r>:
 8016640:	b538      	push	{r3, r4, r5, lr}
 8016642:	4605      	mov	r5, r0
 8016644:	2900      	cmp	r1, #0
 8016646:	d041      	beq.n	80166cc <_free_r+0x8c>
 8016648:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801664c:	1f0c      	subs	r4, r1, #4
 801664e:	2b00      	cmp	r3, #0
 8016650:	bfb8      	it	lt
 8016652:	18e4      	addlt	r4, r4, r3
 8016654:	f000 f8e8 	bl	8016828 <__malloc_lock>
 8016658:	4a1d      	ldr	r2, [pc, #116]	@ (80166d0 <_free_r+0x90>)
 801665a:	6813      	ldr	r3, [r2, #0]
 801665c:	b933      	cbnz	r3, 801666c <_free_r+0x2c>
 801665e:	6063      	str	r3, [r4, #4]
 8016660:	6014      	str	r4, [r2, #0]
 8016662:	4628      	mov	r0, r5
 8016664:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016668:	f000 b8e4 	b.w	8016834 <__malloc_unlock>
 801666c:	42a3      	cmp	r3, r4
 801666e:	d908      	bls.n	8016682 <_free_r+0x42>
 8016670:	6820      	ldr	r0, [r4, #0]
 8016672:	1821      	adds	r1, r4, r0
 8016674:	428b      	cmp	r3, r1
 8016676:	bf01      	itttt	eq
 8016678:	6819      	ldreq	r1, [r3, #0]
 801667a:	685b      	ldreq	r3, [r3, #4]
 801667c:	1809      	addeq	r1, r1, r0
 801667e:	6021      	streq	r1, [r4, #0]
 8016680:	e7ed      	b.n	801665e <_free_r+0x1e>
 8016682:	461a      	mov	r2, r3
 8016684:	685b      	ldr	r3, [r3, #4]
 8016686:	b10b      	cbz	r3, 801668c <_free_r+0x4c>
 8016688:	42a3      	cmp	r3, r4
 801668a:	d9fa      	bls.n	8016682 <_free_r+0x42>
 801668c:	6811      	ldr	r1, [r2, #0]
 801668e:	1850      	adds	r0, r2, r1
 8016690:	42a0      	cmp	r0, r4
 8016692:	d10b      	bne.n	80166ac <_free_r+0x6c>
 8016694:	6820      	ldr	r0, [r4, #0]
 8016696:	4401      	add	r1, r0
 8016698:	1850      	adds	r0, r2, r1
 801669a:	4283      	cmp	r3, r0
 801669c:	6011      	str	r1, [r2, #0]
 801669e:	d1e0      	bne.n	8016662 <_free_r+0x22>
 80166a0:	6818      	ldr	r0, [r3, #0]
 80166a2:	685b      	ldr	r3, [r3, #4]
 80166a4:	6053      	str	r3, [r2, #4]
 80166a6:	4408      	add	r0, r1
 80166a8:	6010      	str	r0, [r2, #0]
 80166aa:	e7da      	b.n	8016662 <_free_r+0x22>
 80166ac:	d902      	bls.n	80166b4 <_free_r+0x74>
 80166ae:	230c      	movs	r3, #12
 80166b0:	602b      	str	r3, [r5, #0]
 80166b2:	e7d6      	b.n	8016662 <_free_r+0x22>
 80166b4:	6820      	ldr	r0, [r4, #0]
 80166b6:	1821      	adds	r1, r4, r0
 80166b8:	428b      	cmp	r3, r1
 80166ba:	bf04      	itt	eq
 80166bc:	6819      	ldreq	r1, [r3, #0]
 80166be:	685b      	ldreq	r3, [r3, #4]
 80166c0:	6063      	str	r3, [r4, #4]
 80166c2:	bf04      	itt	eq
 80166c4:	1809      	addeq	r1, r1, r0
 80166c6:	6021      	streq	r1, [r4, #0]
 80166c8:	6054      	str	r4, [r2, #4]
 80166ca:	e7ca      	b.n	8016662 <_free_r+0x22>
 80166cc:	bd38      	pop	{r3, r4, r5, pc}
 80166ce:	bf00      	nop
 80166d0:	20011c34 	.word	0x20011c34

080166d4 <malloc>:
 80166d4:	4b02      	ldr	r3, [pc, #8]	@ (80166e0 <malloc+0xc>)
 80166d6:	4601      	mov	r1, r0
 80166d8:	6818      	ldr	r0, [r3, #0]
 80166da:	f000 b825 	b.w	8016728 <_malloc_r>
 80166de:	bf00      	nop
 80166e0:	20000020 	.word	0x20000020

080166e4 <sbrk_aligned>:
 80166e4:	b570      	push	{r4, r5, r6, lr}
 80166e6:	4e0f      	ldr	r6, [pc, #60]	@ (8016724 <sbrk_aligned+0x40>)
 80166e8:	460c      	mov	r4, r1
 80166ea:	6831      	ldr	r1, [r6, #0]
 80166ec:	4605      	mov	r5, r0
 80166ee:	b911      	cbnz	r1, 80166f6 <sbrk_aligned+0x12>
 80166f0:	f001 f804 	bl	80176fc <_sbrk_r>
 80166f4:	6030      	str	r0, [r6, #0]
 80166f6:	4621      	mov	r1, r4
 80166f8:	4628      	mov	r0, r5
 80166fa:	f000 ffff 	bl	80176fc <_sbrk_r>
 80166fe:	1c43      	adds	r3, r0, #1
 8016700:	d103      	bne.n	801670a <sbrk_aligned+0x26>
 8016702:	f04f 34ff 	mov.w	r4, #4294967295
 8016706:	4620      	mov	r0, r4
 8016708:	bd70      	pop	{r4, r5, r6, pc}
 801670a:	1cc4      	adds	r4, r0, #3
 801670c:	f024 0403 	bic.w	r4, r4, #3
 8016710:	42a0      	cmp	r0, r4
 8016712:	d0f8      	beq.n	8016706 <sbrk_aligned+0x22>
 8016714:	1a21      	subs	r1, r4, r0
 8016716:	4628      	mov	r0, r5
 8016718:	f000 fff0 	bl	80176fc <_sbrk_r>
 801671c:	3001      	adds	r0, #1
 801671e:	d1f2      	bne.n	8016706 <sbrk_aligned+0x22>
 8016720:	e7ef      	b.n	8016702 <sbrk_aligned+0x1e>
 8016722:	bf00      	nop
 8016724:	20011c30 	.word	0x20011c30

08016728 <_malloc_r>:
 8016728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801672c:	1ccd      	adds	r5, r1, #3
 801672e:	f025 0503 	bic.w	r5, r5, #3
 8016732:	3508      	adds	r5, #8
 8016734:	2d0c      	cmp	r5, #12
 8016736:	bf38      	it	cc
 8016738:	250c      	movcc	r5, #12
 801673a:	2d00      	cmp	r5, #0
 801673c:	4606      	mov	r6, r0
 801673e:	db01      	blt.n	8016744 <_malloc_r+0x1c>
 8016740:	42a9      	cmp	r1, r5
 8016742:	d904      	bls.n	801674e <_malloc_r+0x26>
 8016744:	230c      	movs	r3, #12
 8016746:	6033      	str	r3, [r6, #0]
 8016748:	2000      	movs	r0, #0
 801674a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801674e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016824 <_malloc_r+0xfc>
 8016752:	f000 f869 	bl	8016828 <__malloc_lock>
 8016756:	f8d8 3000 	ldr.w	r3, [r8]
 801675a:	461c      	mov	r4, r3
 801675c:	bb44      	cbnz	r4, 80167b0 <_malloc_r+0x88>
 801675e:	4629      	mov	r1, r5
 8016760:	4630      	mov	r0, r6
 8016762:	f7ff ffbf 	bl	80166e4 <sbrk_aligned>
 8016766:	1c43      	adds	r3, r0, #1
 8016768:	4604      	mov	r4, r0
 801676a:	d158      	bne.n	801681e <_malloc_r+0xf6>
 801676c:	f8d8 4000 	ldr.w	r4, [r8]
 8016770:	4627      	mov	r7, r4
 8016772:	2f00      	cmp	r7, #0
 8016774:	d143      	bne.n	80167fe <_malloc_r+0xd6>
 8016776:	2c00      	cmp	r4, #0
 8016778:	d04b      	beq.n	8016812 <_malloc_r+0xea>
 801677a:	6823      	ldr	r3, [r4, #0]
 801677c:	4639      	mov	r1, r7
 801677e:	4630      	mov	r0, r6
 8016780:	eb04 0903 	add.w	r9, r4, r3
 8016784:	f000 ffba 	bl	80176fc <_sbrk_r>
 8016788:	4581      	cmp	r9, r0
 801678a:	d142      	bne.n	8016812 <_malloc_r+0xea>
 801678c:	6821      	ldr	r1, [r4, #0]
 801678e:	1a6d      	subs	r5, r5, r1
 8016790:	4629      	mov	r1, r5
 8016792:	4630      	mov	r0, r6
 8016794:	f7ff ffa6 	bl	80166e4 <sbrk_aligned>
 8016798:	3001      	adds	r0, #1
 801679a:	d03a      	beq.n	8016812 <_malloc_r+0xea>
 801679c:	6823      	ldr	r3, [r4, #0]
 801679e:	442b      	add	r3, r5
 80167a0:	6023      	str	r3, [r4, #0]
 80167a2:	f8d8 3000 	ldr.w	r3, [r8]
 80167a6:	685a      	ldr	r2, [r3, #4]
 80167a8:	bb62      	cbnz	r2, 8016804 <_malloc_r+0xdc>
 80167aa:	f8c8 7000 	str.w	r7, [r8]
 80167ae:	e00f      	b.n	80167d0 <_malloc_r+0xa8>
 80167b0:	6822      	ldr	r2, [r4, #0]
 80167b2:	1b52      	subs	r2, r2, r5
 80167b4:	d420      	bmi.n	80167f8 <_malloc_r+0xd0>
 80167b6:	2a0b      	cmp	r2, #11
 80167b8:	d917      	bls.n	80167ea <_malloc_r+0xc2>
 80167ba:	1961      	adds	r1, r4, r5
 80167bc:	42a3      	cmp	r3, r4
 80167be:	6025      	str	r5, [r4, #0]
 80167c0:	bf18      	it	ne
 80167c2:	6059      	strne	r1, [r3, #4]
 80167c4:	6863      	ldr	r3, [r4, #4]
 80167c6:	bf08      	it	eq
 80167c8:	f8c8 1000 	streq.w	r1, [r8]
 80167cc:	5162      	str	r2, [r4, r5]
 80167ce:	604b      	str	r3, [r1, #4]
 80167d0:	4630      	mov	r0, r6
 80167d2:	f000 f82f 	bl	8016834 <__malloc_unlock>
 80167d6:	f104 000b 	add.w	r0, r4, #11
 80167da:	1d23      	adds	r3, r4, #4
 80167dc:	f020 0007 	bic.w	r0, r0, #7
 80167e0:	1ac2      	subs	r2, r0, r3
 80167e2:	bf1c      	itt	ne
 80167e4:	1a1b      	subne	r3, r3, r0
 80167e6:	50a3      	strne	r3, [r4, r2]
 80167e8:	e7af      	b.n	801674a <_malloc_r+0x22>
 80167ea:	6862      	ldr	r2, [r4, #4]
 80167ec:	42a3      	cmp	r3, r4
 80167ee:	bf0c      	ite	eq
 80167f0:	f8c8 2000 	streq.w	r2, [r8]
 80167f4:	605a      	strne	r2, [r3, #4]
 80167f6:	e7eb      	b.n	80167d0 <_malloc_r+0xa8>
 80167f8:	4623      	mov	r3, r4
 80167fa:	6864      	ldr	r4, [r4, #4]
 80167fc:	e7ae      	b.n	801675c <_malloc_r+0x34>
 80167fe:	463c      	mov	r4, r7
 8016800:	687f      	ldr	r7, [r7, #4]
 8016802:	e7b6      	b.n	8016772 <_malloc_r+0x4a>
 8016804:	461a      	mov	r2, r3
 8016806:	685b      	ldr	r3, [r3, #4]
 8016808:	42a3      	cmp	r3, r4
 801680a:	d1fb      	bne.n	8016804 <_malloc_r+0xdc>
 801680c:	2300      	movs	r3, #0
 801680e:	6053      	str	r3, [r2, #4]
 8016810:	e7de      	b.n	80167d0 <_malloc_r+0xa8>
 8016812:	230c      	movs	r3, #12
 8016814:	6033      	str	r3, [r6, #0]
 8016816:	4630      	mov	r0, r6
 8016818:	f000 f80c 	bl	8016834 <__malloc_unlock>
 801681c:	e794      	b.n	8016748 <_malloc_r+0x20>
 801681e:	6005      	str	r5, [r0, #0]
 8016820:	e7d6      	b.n	80167d0 <_malloc_r+0xa8>
 8016822:	bf00      	nop
 8016824:	20011c34 	.word	0x20011c34

08016828 <__malloc_lock>:
 8016828:	4801      	ldr	r0, [pc, #4]	@ (8016830 <__malloc_lock+0x8>)
 801682a:	f7ff b8a0 	b.w	801596e <__retarget_lock_acquire_recursive>
 801682e:	bf00      	nop
 8016830:	20011c2c 	.word	0x20011c2c

08016834 <__malloc_unlock>:
 8016834:	4801      	ldr	r0, [pc, #4]	@ (801683c <__malloc_unlock+0x8>)
 8016836:	f7ff b89b 	b.w	8015970 <__retarget_lock_release_recursive>
 801683a:	bf00      	nop
 801683c:	20011c2c 	.word	0x20011c2c

08016840 <_Balloc>:
 8016840:	b570      	push	{r4, r5, r6, lr}
 8016842:	69c6      	ldr	r6, [r0, #28]
 8016844:	4604      	mov	r4, r0
 8016846:	460d      	mov	r5, r1
 8016848:	b976      	cbnz	r6, 8016868 <_Balloc+0x28>
 801684a:	2010      	movs	r0, #16
 801684c:	f7ff ff42 	bl	80166d4 <malloc>
 8016850:	4602      	mov	r2, r0
 8016852:	61e0      	str	r0, [r4, #28]
 8016854:	b920      	cbnz	r0, 8016860 <_Balloc+0x20>
 8016856:	4b18      	ldr	r3, [pc, #96]	@ (80168b8 <_Balloc+0x78>)
 8016858:	4818      	ldr	r0, [pc, #96]	@ (80168bc <_Balloc+0x7c>)
 801685a:	216b      	movs	r1, #107	@ 0x6b
 801685c:	f000 ff5e 	bl	801771c <__assert_func>
 8016860:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016864:	6006      	str	r6, [r0, #0]
 8016866:	60c6      	str	r6, [r0, #12]
 8016868:	69e6      	ldr	r6, [r4, #28]
 801686a:	68f3      	ldr	r3, [r6, #12]
 801686c:	b183      	cbz	r3, 8016890 <_Balloc+0x50>
 801686e:	69e3      	ldr	r3, [r4, #28]
 8016870:	68db      	ldr	r3, [r3, #12]
 8016872:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016876:	b9b8      	cbnz	r0, 80168a8 <_Balloc+0x68>
 8016878:	2101      	movs	r1, #1
 801687a:	fa01 f605 	lsl.w	r6, r1, r5
 801687e:	1d72      	adds	r2, r6, #5
 8016880:	0092      	lsls	r2, r2, #2
 8016882:	4620      	mov	r0, r4
 8016884:	f000 ff68 	bl	8017758 <_calloc_r>
 8016888:	b160      	cbz	r0, 80168a4 <_Balloc+0x64>
 801688a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801688e:	e00e      	b.n	80168ae <_Balloc+0x6e>
 8016890:	2221      	movs	r2, #33	@ 0x21
 8016892:	2104      	movs	r1, #4
 8016894:	4620      	mov	r0, r4
 8016896:	f000 ff5f 	bl	8017758 <_calloc_r>
 801689a:	69e3      	ldr	r3, [r4, #28]
 801689c:	60f0      	str	r0, [r6, #12]
 801689e:	68db      	ldr	r3, [r3, #12]
 80168a0:	2b00      	cmp	r3, #0
 80168a2:	d1e4      	bne.n	801686e <_Balloc+0x2e>
 80168a4:	2000      	movs	r0, #0
 80168a6:	bd70      	pop	{r4, r5, r6, pc}
 80168a8:	6802      	ldr	r2, [r0, #0]
 80168aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80168ae:	2300      	movs	r3, #0
 80168b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80168b4:	e7f7      	b.n	80168a6 <_Balloc+0x66>
 80168b6:	bf00      	nop
 80168b8:	08017e12 	.word	0x08017e12
 80168bc:	08017e92 	.word	0x08017e92

080168c0 <_Bfree>:
 80168c0:	b570      	push	{r4, r5, r6, lr}
 80168c2:	69c6      	ldr	r6, [r0, #28]
 80168c4:	4605      	mov	r5, r0
 80168c6:	460c      	mov	r4, r1
 80168c8:	b976      	cbnz	r6, 80168e8 <_Bfree+0x28>
 80168ca:	2010      	movs	r0, #16
 80168cc:	f7ff ff02 	bl	80166d4 <malloc>
 80168d0:	4602      	mov	r2, r0
 80168d2:	61e8      	str	r0, [r5, #28]
 80168d4:	b920      	cbnz	r0, 80168e0 <_Bfree+0x20>
 80168d6:	4b09      	ldr	r3, [pc, #36]	@ (80168fc <_Bfree+0x3c>)
 80168d8:	4809      	ldr	r0, [pc, #36]	@ (8016900 <_Bfree+0x40>)
 80168da:	218f      	movs	r1, #143	@ 0x8f
 80168dc:	f000 ff1e 	bl	801771c <__assert_func>
 80168e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80168e4:	6006      	str	r6, [r0, #0]
 80168e6:	60c6      	str	r6, [r0, #12]
 80168e8:	b13c      	cbz	r4, 80168fa <_Bfree+0x3a>
 80168ea:	69eb      	ldr	r3, [r5, #28]
 80168ec:	6862      	ldr	r2, [r4, #4]
 80168ee:	68db      	ldr	r3, [r3, #12]
 80168f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80168f4:	6021      	str	r1, [r4, #0]
 80168f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80168fa:	bd70      	pop	{r4, r5, r6, pc}
 80168fc:	08017e12 	.word	0x08017e12
 8016900:	08017e92 	.word	0x08017e92

08016904 <__multadd>:
 8016904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016908:	690d      	ldr	r5, [r1, #16]
 801690a:	4607      	mov	r7, r0
 801690c:	460c      	mov	r4, r1
 801690e:	461e      	mov	r6, r3
 8016910:	f101 0c14 	add.w	ip, r1, #20
 8016914:	2000      	movs	r0, #0
 8016916:	f8dc 3000 	ldr.w	r3, [ip]
 801691a:	b299      	uxth	r1, r3
 801691c:	fb02 6101 	mla	r1, r2, r1, r6
 8016920:	0c1e      	lsrs	r6, r3, #16
 8016922:	0c0b      	lsrs	r3, r1, #16
 8016924:	fb02 3306 	mla	r3, r2, r6, r3
 8016928:	b289      	uxth	r1, r1
 801692a:	3001      	adds	r0, #1
 801692c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8016930:	4285      	cmp	r5, r0
 8016932:	f84c 1b04 	str.w	r1, [ip], #4
 8016936:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801693a:	dcec      	bgt.n	8016916 <__multadd+0x12>
 801693c:	b30e      	cbz	r6, 8016982 <__multadd+0x7e>
 801693e:	68a3      	ldr	r3, [r4, #8]
 8016940:	42ab      	cmp	r3, r5
 8016942:	dc19      	bgt.n	8016978 <__multadd+0x74>
 8016944:	6861      	ldr	r1, [r4, #4]
 8016946:	4638      	mov	r0, r7
 8016948:	3101      	adds	r1, #1
 801694a:	f7ff ff79 	bl	8016840 <_Balloc>
 801694e:	4680      	mov	r8, r0
 8016950:	b928      	cbnz	r0, 801695e <__multadd+0x5a>
 8016952:	4602      	mov	r2, r0
 8016954:	4b0c      	ldr	r3, [pc, #48]	@ (8016988 <__multadd+0x84>)
 8016956:	480d      	ldr	r0, [pc, #52]	@ (801698c <__multadd+0x88>)
 8016958:	21ba      	movs	r1, #186	@ 0xba
 801695a:	f000 fedf 	bl	801771c <__assert_func>
 801695e:	6922      	ldr	r2, [r4, #16]
 8016960:	3202      	adds	r2, #2
 8016962:	f104 010c 	add.w	r1, r4, #12
 8016966:	0092      	lsls	r2, r2, #2
 8016968:	300c      	adds	r0, #12
 801696a:	f7ff f802 	bl	8015972 <memcpy>
 801696e:	4621      	mov	r1, r4
 8016970:	4638      	mov	r0, r7
 8016972:	f7ff ffa5 	bl	80168c0 <_Bfree>
 8016976:	4644      	mov	r4, r8
 8016978:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801697c:	3501      	adds	r5, #1
 801697e:	615e      	str	r6, [r3, #20]
 8016980:	6125      	str	r5, [r4, #16]
 8016982:	4620      	mov	r0, r4
 8016984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016988:	08017e81 	.word	0x08017e81
 801698c:	08017e92 	.word	0x08017e92

08016990 <__hi0bits>:
 8016990:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8016994:	4603      	mov	r3, r0
 8016996:	bf36      	itet	cc
 8016998:	0403      	lslcc	r3, r0, #16
 801699a:	2000      	movcs	r0, #0
 801699c:	2010      	movcc	r0, #16
 801699e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80169a2:	bf3c      	itt	cc
 80169a4:	021b      	lslcc	r3, r3, #8
 80169a6:	3008      	addcc	r0, #8
 80169a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80169ac:	bf3c      	itt	cc
 80169ae:	011b      	lslcc	r3, r3, #4
 80169b0:	3004      	addcc	r0, #4
 80169b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80169b6:	bf3c      	itt	cc
 80169b8:	009b      	lslcc	r3, r3, #2
 80169ba:	3002      	addcc	r0, #2
 80169bc:	2b00      	cmp	r3, #0
 80169be:	db05      	blt.n	80169cc <__hi0bits+0x3c>
 80169c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80169c4:	f100 0001 	add.w	r0, r0, #1
 80169c8:	bf08      	it	eq
 80169ca:	2020      	moveq	r0, #32
 80169cc:	4770      	bx	lr

080169ce <__lo0bits>:
 80169ce:	6803      	ldr	r3, [r0, #0]
 80169d0:	4602      	mov	r2, r0
 80169d2:	f013 0007 	ands.w	r0, r3, #7
 80169d6:	d00b      	beq.n	80169f0 <__lo0bits+0x22>
 80169d8:	07d9      	lsls	r1, r3, #31
 80169da:	d421      	bmi.n	8016a20 <__lo0bits+0x52>
 80169dc:	0798      	lsls	r0, r3, #30
 80169de:	bf49      	itett	mi
 80169e0:	085b      	lsrmi	r3, r3, #1
 80169e2:	089b      	lsrpl	r3, r3, #2
 80169e4:	2001      	movmi	r0, #1
 80169e6:	6013      	strmi	r3, [r2, #0]
 80169e8:	bf5c      	itt	pl
 80169ea:	6013      	strpl	r3, [r2, #0]
 80169ec:	2002      	movpl	r0, #2
 80169ee:	4770      	bx	lr
 80169f0:	b299      	uxth	r1, r3
 80169f2:	b909      	cbnz	r1, 80169f8 <__lo0bits+0x2a>
 80169f4:	0c1b      	lsrs	r3, r3, #16
 80169f6:	2010      	movs	r0, #16
 80169f8:	b2d9      	uxtb	r1, r3
 80169fa:	b909      	cbnz	r1, 8016a00 <__lo0bits+0x32>
 80169fc:	3008      	adds	r0, #8
 80169fe:	0a1b      	lsrs	r3, r3, #8
 8016a00:	0719      	lsls	r1, r3, #28
 8016a02:	bf04      	itt	eq
 8016a04:	091b      	lsreq	r3, r3, #4
 8016a06:	3004      	addeq	r0, #4
 8016a08:	0799      	lsls	r1, r3, #30
 8016a0a:	bf04      	itt	eq
 8016a0c:	089b      	lsreq	r3, r3, #2
 8016a0e:	3002      	addeq	r0, #2
 8016a10:	07d9      	lsls	r1, r3, #31
 8016a12:	d403      	bmi.n	8016a1c <__lo0bits+0x4e>
 8016a14:	085b      	lsrs	r3, r3, #1
 8016a16:	f100 0001 	add.w	r0, r0, #1
 8016a1a:	d003      	beq.n	8016a24 <__lo0bits+0x56>
 8016a1c:	6013      	str	r3, [r2, #0]
 8016a1e:	4770      	bx	lr
 8016a20:	2000      	movs	r0, #0
 8016a22:	4770      	bx	lr
 8016a24:	2020      	movs	r0, #32
 8016a26:	4770      	bx	lr

08016a28 <__i2b>:
 8016a28:	b510      	push	{r4, lr}
 8016a2a:	460c      	mov	r4, r1
 8016a2c:	2101      	movs	r1, #1
 8016a2e:	f7ff ff07 	bl	8016840 <_Balloc>
 8016a32:	4602      	mov	r2, r0
 8016a34:	b928      	cbnz	r0, 8016a42 <__i2b+0x1a>
 8016a36:	4b05      	ldr	r3, [pc, #20]	@ (8016a4c <__i2b+0x24>)
 8016a38:	4805      	ldr	r0, [pc, #20]	@ (8016a50 <__i2b+0x28>)
 8016a3a:	f240 1145 	movw	r1, #325	@ 0x145
 8016a3e:	f000 fe6d 	bl	801771c <__assert_func>
 8016a42:	2301      	movs	r3, #1
 8016a44:	6144      	str	r4, [r0, #20]
 8016a46:	6103      	str	r3, [r0, #16]
 8016a48:	bd10      	pop	{r4, pc}
 8016a4a:	bf00      	nop
 8016a4c:	08017e81 	.word	0x08017e81
 8016a50:	08017e92 	.word	0x08017e92

08016a54 <__multiply>:
 8016a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a58:	4617      	mov	r7, r2
 8016a5a:	690a      	ldr	r2, [r1, #16]
 8016a5c:	693b      	ldr	r3, [r7, #16]
 8016a5e:	429a      	cmp	r2, r3
 8016a60:	bfa8      	it	ge
 8016a62:	463b      	movge	r3, r7
 8016a64:	4689      	mov	r9, r1
 8016a66:	bfa4      	itt	ge
 8016a68:	460f      	movge	r7, r1
 8016a6a:	4699      	movge	r9, r3
 8016a6c:	693d      	ldr	r5, [r7, #16]
 8016a6e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8016a72:	68bb      	ldr	r3, [r7, #8]
 8016a74:	6879      	ldr	r1, [r7, #4]
 8016a76:	eb05 060a 	add.w	r6, r5, sl
 8016a7a:	42b3      	cmp	r3, r6
 8016a7c:	b085      	sub	sp, #20
 8016a7e:	bfb8      	it	lt
 8016a80:	3101      	addlt	r1, #1
 8016a82:	f7ff fedd 	bl	8016840 <_Balloc>
 8016a86:	b930      	cbnz	r0, 8016a96 <__multiply+0x42>
 8016a88:	4602      	mov	r2, r0
 8016a8a:	4b41      	ldr	r3, [pc, #260]	@ (8016b90 <__multiply+0x13c>)
 8016a8c:	4841      	ldr	r0, [pc, #260]	@ (8016b94 <__multiply+0x140>)
 8016a8e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8016a92:	f000 fe43 	bl	801771c <__assert_func>
 8016a96:	f100 0414 	add.w	r4, r0, #20
 8016a9a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8016a9e:	4623      	mov	r3, r4
 8016aa0:	2200      	movs	r2, #0
 8016aa2:	4573      	cmp	r3, lr
 8016aa4:	d320      	bcc.n	8016ae8 <__multiply+0x94>
 8016aa6:	f107 0814 	add.w	r8, r7, #20
 8016aaa:	f109 0114 	add.w	r1, r9, #20
 8016aae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8016ab2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8016ab6:	9302      	str	r3, [sp, #8]
 8016ab8:	1beb      	subs	r3, r5, r7
 8016aba:	3b15      	subs	r3, #21
 8016abc:	f023 0303 	bic.w	r3, r3, #3
 8016ac0:	3304      	adds	r3, #4
 8016ac2:	3715      	adds	r7, #21
 8016ac4:	42bd      	cmp	r5, r7
 8016ac6:	bf38      	it	cc
 8016ac8:	2304      	movcc	r3, #4
 8016aca:	9301      	str	r3, [sp, #4]
 8016acc:	9b02      	ldr	r3, [sp, #8]
 8016ace:	9103      	str	r1, [sp, #12]
 8016ad0:	428b      	cmp	r3, r1
 8016ad2:	d80c      	bhi.n	8016aee <__multiply+0x9a>
 8016ad4:	2e00      	cmp	r6, #0
 8016ad6:	dd03      	ble.n	8016ae0 <__multiply+0x8c>
 8016ad8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8016adc:	2b00      	cmp	r3, #0
 8016ade:	d055      	beq.n	8016b8c <__multiply+0x138>
 8016ae0:	6106      	str	r6, [r0, #16]
 8016ae2:	b005      	add	sp, #20
 8016ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ae8:	f843 2b04 	str.w	r2, [r3], #4
 8016aec:	e7d9      	b.n	8016aa2 <__multiply+0x4e>
 8016aee:	f8b1 a000 	ldrh.w	sl, [r1]
 8016af2:	f1ba 0f00 	cmp.w	sl, #0
 8016af6:	d01f      	beq.n	8016b38 <__multiply+0xe4>
 8016af8:	46c4      	mov	ip, r8
 8016afa:	46a1      	mov	r9, r4
 8016afc:	2700      	movs	r7, #0
 8016afe:	f85c 2b04 	ldr.w	r2, [ip], #4
 8016b02:	f8d9 3000 	ldr.w	r3, [r9]
 8016b06:	fa1f fb82 	uxth.w	fp, r2
 8016b0a:	b29b      	uxth	r3, r3
 8016b0c:	fb0a 330b 	mla	r3, sl, fp, r3
 8016b10:	443b      	add	r3, r7
 8016b12:	f8d9 7000 	ldr.w	r7, [r9]
 8016b16:	0c12      	lsrs	r2, r2, #16
 8016b18:	0c3f      	lsrs	r7, r7, #16
 8016b1a:	fb0a 7202 	mla	r2, sl, r2, r7
 8016b1e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8016b22:	b29b      	uxth	r3, r3
 8016b24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016b28:	4565      	cmp	r5, ip
 8016b2a:	f849 3b04 	str.w	r3, [r9], #4
 8016b2e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8016b32:	d8e4      	bhi.n	8016afe <__multiply+0xaa>
 8016b34:	9b01      	ldr	r3, [sp, #4]
 8016b36:	50e7      	str	r7, [r4, r3]
 8016b38:	9b03      	ldr	r3, [sp, #12]
 8016b3a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8016b3e:	3104      	adds	r1, #4
 8016b40:	f1b9 0f00 	cmp.w	r9, #0
 8016b44:	d020      	beq.n	8016b88 <__multiply+0x134>
 8016b46:	6823      	ldr	r3, [r4, #0]
 8016b48:	4647      	mov	r7, r8
 8016b4a:	46a4      	mov	ip, r4
 8016b4c:	f04f 0a00 	mov.w	sl, #0
 8016b50:	f8b7 b000 	ldrh.w	fp, [r7]
 8016b54:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8016b58:	fb09 220b 	mla	r2, r9, fp, r2
 8016b5c:	4452      	add	r2, sl
 8016b5e:	b29b      	uxth	r3, r3
 8016b60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016b64:	f84c 3b04 	str.w	r3, [ip], #4
 8016b68:	f857 3b04 	ldr.w	r3, [r7], #4
 8016b6c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016b70:	f8bc 3000 	ldrh.w	r3, [ip]
 8016b74:	fb09 330a 	mla	r3, r9, sl, r3
 8016b78:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8016b7c:	42bd      	cmp	r5, r7
 8016b7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016b82:	d8e5      	bhi.n	8016b50 <__multiply+0xfc>
 8016b84:	9a01      	ldr	r2, [sp, #4]
 8016b86:	50a3      	str	r3, [r4, r2]
 8016b88:	3404      	adds	r4, #4
 8016b8a:	e79f      	b.n	8016acc <__multiply+0x78>
 8016b8c:	3e01      	subs	r6, #1
 8016b8e:	e7a1      	b.n	8016ad4 <__multiply+0x80>
 8016b90:	08017e81 	.word	0x08017e81
 8016b94:	08017e92 	.word	0x08017e92

08016b98 <__pow5mult>:
 8016b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016b9c:	4615      	mov	r5, r2
 8016b9e:	f012 0203 	ands.w	r2, r2, #3
 8016ba2:	4607      	mov	r7, r0
 8016ba4:	460e      	mov	r6, r1
 8016ba6:	d007      	beq.n	8016bb8 <__pow5mult+0x20>
 8016ba8:	4c25      	ldr	r4, [pc, #148]	@ (8016c40 <__pow5mult+0xa8>)
 8016baa:	3a01      	subs	r2, #1
 8016bac:	2300      	movs	r3, #0
 8016bae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016bb2:	f7ff fea7 	bl	8016904 <__multadd>
 8016bb6:	4606      	mov	r6, r0
 8016bb8:	10ad      	asrs	r5, r5, #2
 8016bba:	d03d      	beq.n	8016c38 <__pow5mult+0xa0>
 8016bbc:	69fc      	ldr	r4, [r7, #28]
 8016bbe:	b97c      	cbnz	r4, 8016be0 <__pow5mult+0x48>
 8016bc0:	2010      	movs	r0, #16
 8016bc2:	f7ff fd87 	bl	80166d4 <malloc>
 8016bc6:	4602      	mov	r2, r0
 8016bc8:	61f8      	str	r0, [r7, #28]
 8016bca:	b928      	cbnz	r0, 8016bd8 <__pow5mult+0x40>
 8016bcc:	4b1d      	ldr	r3, [pc, #116]	@ (8016c44 <__pow5mult+0xac>)
 8016bce:	481e      	ldr	r0, [pc, #120]	@ (8016c48 <__pow5mult+0xb0>)
 8016bd0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8016bd4:	f000 fda2 	bl	801771c <__assert_func>
 8016bd8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016bdc:	6004      	str	r4, [r0, #0]
 8016bde:	60c4      	str	r4, [r0, #12]
 8016be0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8016be4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016be8:	b94c      	cbnz	r4, 8016bfe <__pow5mult+0x66>
 8016bea:	f240 2171 	movw	r1, #625	@ 0x271
 8016bee:	4638      	mov	r0, r7
 8016bf0:	f7ff ff1a 	bl	8016a28 <__i2b>
 8016bf4:	2300      	movs	r3, #0
 8016bf6:	f8c8 0008 	str.w	r0, [r8, #8]
 8016bfa:	4604      	mov	r4, r0
 8016bfc:	6003      	str	r3, [r0, #0]
 8016bfe:	f04f 0900 	mov.w	r9, #0
 8016c02:	07eb      	lsls	r3, r5, #31
 8016c04:	d50a      	bpl.n	8016c1c <__pow5mult+0x84>
 8016c06:	4631      	mov	r1, r6
 8016c08:	4622      	mov	r2, r4
 8016c0a:	4638      	mov	r0, r7
 8016c0c:	f7ff ff22 	bl	8016a54 <__multiply>
 8016c10:	4631      	mov	r1, r6
 8016c12:	4680      	mov	r8, r0
 8016c14:	4638      	mov	r0, r7
 8016c16:	f7ff fe53 	bl	80168c0 <_Bfree>
 8016c1a:	4646      	mov	r6, r8
 8016c1c:	106d      	asrs	r5, r5, #1
 8016c1e:	d00b      	beq.n	8016c38 <__pow5mult+0xa0>
 8016c20:	6820      	ldr	r0, [r4, #0]
 8016c22:	b938      	cbnz	r0, 8016c34 <__pow5mult+0x9c>
 8016c24:	4622      	mov	r2, r4
 8016c26:	4621      	mov	r1, r4
 8016c28:	4638      	mov	r0, r7
 8016c2a:	f7ff ff13 	bl	8016a54 <__multiply>
 8016c2e:	6020      	str	r0, [r4, #0]
 8016c30:	f8c0 9000 	str.w	r9, [r0]
 8016c34:	4604      	mov	r4, r0
 8016c36:	e7e4      	b.n	8016c02 <__pow5mult+0x6a>
 8016c38:	4630      	mov	r0, r6
 8016c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016c3e:	bf00      	nop
 8016c40:	08017f44 	.word	0x08017f44
 8016c44:	08017e12 	.word	0x08017e12
 8016c48:	08017e92 	.word	0x08017e92

08016c4c <__lshift>:
 8016c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016c50:	460c      	mov	r4, r1
 8016c52:	6849      	ldr	r1, [r1, #4]
 8016c54:	6923      	ldr	r3, [r4, #16]
 8016c56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8016c5a:	68a3      	ldr	r3, [r4, #8]
 8016c5c:	4607      	mov	r7, r0
 8016c5e:	4691      	mov	r9, r2
 8016c60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016c64:	f108 0601 	add.w	r6, r8, #1
 8016c68:	42b3      	cmp	r3, r6
 8016c6a:	db0b      	blt.n	8016c84 <__lshift+0x38>
 8016c6c:	4638      	mov	r0, r7
 8016c6e:	f7ff fde7 	bl	8016840 <_Balloc>
 8016c72:	4605      	mov	r5, r0
 8016c74:	b948      	cbnz	r0, 8016c8a <__lshift+0x3e>
 8016c76:	4602      	mov	r2, r0
 8016c78:	4b28      	ldr	r3, [pc, #160]	@ (8016d1c <__lshift+0xd0>)
 8016c7a:	4829      	ldr	r0, [pc, #164]	@ (8016d20 <__lshift+0xd4>)
 8016c7c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8016c80:	f000 fd4c 	bl	801771c <__assert_func>
 8016c84:	3101      	adds	r1, #1
 8016c86:	005b      	lsls	r3, r3, #1
 8016c88:	e7ee      	b.n	8016c68 <__lshift+0x1c>
 8016c8a:	2300      	movs	r3, #0
 8016c8c:	f100 0114 	add.w	r1, r0, #20
 8016c90:	f100 0210 	add.w	r2, r0, #16
 8016c94:	4618      	mov	r0, r3
 8016c96:	4553      	cmp	r3, sl
 8016c98:	db33      	blt.n	8016d02 <__lshift+0xb6>
 8016c9a:	6920      	ldr	r0, [r4, #16]
 8016c9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016ca0:	f104 0314 	add.w	r3, r4, #20
 8016ca4:	f019 091f 	ands.w	r9, r9, #31
 8016ca8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016cac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016cb0:	d02b      	beq.n	8016d0a <__lshift+0xbe>
 8016cb2:	f1c9 0e20 	rsb	lr, r9, #32
 8016cb6:	468a      	mov	sl, r1
 8016cb8:	2200      	movs	r2, #0
 8016cba:	6818      	ldr	r0, [r3, #0]
 8016cbc:	fa00 f009 	lsl.w	r0, r0, r9
 8016cc0:	4310      	orrs	r0, r2
 8016cc2:	f84a 0b04 	str.w	r0, [sl], #4
 8016cc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8016cca:	459c      	cmp	ip, r3
 8016ccc:	fa22 f20e 	lsr.w	r2, r2, lr
 8016cd0:	d8f3      	bhi.n	8016cba <__lshift+0x6e>
 8016cd2:	ebac 0304 	sub.w	r3, ip, r4
 8016cd6:	3b15      	subs	r3, #21
 8016cd8:	f023 0303 	bic.w	r3, r3, #3
 8016cdc:	3304      	adds	r3, #4
 8016cde:	f104 0015 	add.w	r0, r4, #21
 8016ce2:	4560      	cmp	r0, ip
 8016ce4:	bf88      	it	hi
 8016ce6:	2304      	movhi	r3, #4
 8016ce8:	50ca      	str	r2, [r1, r3]
 8016cea:	b10a      	cbz	r2, 8016cf0 <__lshift+0xa4>
 8016cec:	f108 0602 	add.w	r6, r8, #2
 8016cf0:	3e01      	subs	r6, #1
 8016cf2:	4638      	mov	r0, r7
 8016cf4:	612e      	str	r6, [r5, #16]
 8016cf6:	4621      	mov	r1, r4
 8016cf8:	f7ff fde2 	bl	80168c0 <_Bfree>
 8016cfc:	4628      	mov	r0, r5
 8016cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016d02:	f842 0f04 	str.w	r0, [r2, #4]!
 8016d06:	3301      	adds	r3, #1
 8016d08:	e7c5      	b.n	8016c96 <__lshift+0x4a>
 8016d0a:	3904      	subs	r1, #4
 8016d0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8016d10:	f841 2f04 	str.w	r2, [r1, #4]!
 8016d14:	459c      	cmp	ip, r3
 8016d16:	d8f9      	bhi.n	8016d0c <__lshift+0xc0>
 8016d18:	e7ea      	b.n	8016cf0 <__lshift+0xa4>
 8016d1a:	bf00      	nop
 8016d1c:	08017e81 	.word	0x08017e81
 8016d20:	08017e92 	.word	0x08017e92

08016d24 <__mcmp>:
 8016d24:	690a      	ldr	r2, [r1, #16]
 8016d26:	4603      	mov	r3, r0
 8016d28:	6900      	ldr	r0, [r0, #16]
 8016d2a:	1a80      	subs	r0, r0, r2
 8016d2c:	b530      	push	{r4, r5, lr}
 8016d2e:	d10e      	bne.n	8016d4e <__mcmp+0x2a>
 8016d30:	3314      	adds	r3, #20
 8016d32:	3114      	adds	r1, #20
 8016d34:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8016d38:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8016d3c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016d40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016d44:	4295      	cmp	r5, r2
 8016d46:	d003      	beq.n	8016d50 <__mcmp+0x2c>
 8016d48:	d205      	bcs.n	8016d56 <__mcmp+0x32>
 8016d4a:	f04f 30ff 	mov.w	r0, #4294967295
 8016d4e:	bd30      	pop	{r4, r5, pc}
 8016d50:	42a3      	cmp	r3, r4
 8016d52:	d3f3      	bcc.n	8016d3c <__mcmp+0x18>
 8016d54:	e7fb      	b.n	8016d4e <__mcmp+0x2a>
 8016d56:	2001      	movs	r0, #1
 8016d58:	e7f9      	b.n	8016d4e <__mcmp+0x2a>
	...

08016d5c <__mdiff>:
 8016d5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d60:	4689      	mov	r9, r1
 8016d62:	4606      	mov	r6, r0
 8016d64:	4611      	mov	r1, r2
 8016d66:	4648      	mov	r0, r9
 8016d68:	4614      	mov	r4, r2
 8016d6a:	f7ff ffdb 	bl	8016d24 <__mcmp>
 8016d6e:	1e05      	subs	r5, r0, #0
 8016d70:	d112      	bne.n	8016d98 <__mdiff+0x3c>
 8016d72:	4629      	mov	r1, r5
 8016d74:	4630      	mov	r0, r6
 8016d76:	f7ff fd63 	bl	8016840 <_Balloc>
 8016d7a:	4602      	mov	r2, r0
 8016d7c:	b928      	cbnz	r0, 8016d8a <__mdiff+0x2e>
 8016d7e:	4b3f      	ldr	r3, [pc, #252]	@ (8016e7c <__mdiff+0x120>)
 8016d80:	f240 2137 	movw	r1, #567	@ 0x237
 8016d84:	483e      	ldr	r0, [pc, #248]	@ (8016e80 <__mdiff+0x124>)
 8016d86:	f000 fcc9 	bl	801771c <__assert_func>
 8016d8a:	2301      	movs	r3, #1
 8016d8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016d90:	4610      	mov	r0, r2
 8016d92:	b003      	add	sp, #12
 8016d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d98:	bfbc      	itt	lt
 8016d9a:	464b      	movlt	r3, r9
 8016d9c:	46a1      	movlt	r9, r4
 8016d9e:	4630      	mov	r0, r6
 8016da0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8016da4:	bfba      	itte	lt
 8016da6:	461c      	movlt	r4, r3
 8016da8:	2501      	movlt	r5, #1
 8016daa:	2500      	movge	r5, #0
 8016dac:	f7ff fd48 	bl	8016840 <_Balloc>
 8016db0:	4602      	mov	r2, r0
 8016db2:	b918      	cbnz	r0, 8016dbc <__mdiff+0x60>
 8016db4:	4b31      	ldr	r3, [pc, #196]	@ (8016e7c <__mdiff+0x120>)
 8016db6:	f240 2145 	movw	r1, #581	@ 0x245
 8016dba:	e7e3      	b.n	8016d84 <__mdiff+0x28>
 8016dbc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8016dc0:	6926      	ldr	r6, [r4, #16]
 8016dc2:	60c5      	str	r5, [r0, #12]
 8016dc4:	f109 0310 	add.w	r3, r9, #16
 8016dc8:	f109 0514 	add.w	r5, r9, #20
 8016dcc:	f104 0e14 	add.w	lr, r4, #20
 8016dd0:	f100 0b14 	add.w	fp, r0, #20
 8016dd4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8016dd8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8016ddc:	9301      	str	r3, [sp, #4]
 8016dde:	46d9      	mov	r9, fp
 8016de0:	f04f 0c00 	mov.w	ip, #0
 8016de4:	9b01      	ldr	r3, [sp, #4]
 8016de6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8016dea:	f853 af04 	ldr.w	sl, [r3, #4]!
 8016dee:	9301      	str	r3, [sp, #4]
 8016df0:	fa1f f38a 	uxth.w	r3, sl
 8016df4:	4619      	mov	r1, r3
 8016df6:	b283      	uxth	r3, r0
 8016df8:	1acb      	subs	r3, r1, r3
 8016dfa:	0c00      	lsrs	r0, r0, #16
 8016dfc:	4463      	add	r3, ip
 8016dfe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8016e02:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8016e06:	b29b      	uxth	r3, r3
 8016e08:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8016e0c:	4576      	cmp	r6, lr
 8016e0e:	f849 3b04 	str.w	r3, [r9], #4
 8016e12:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016e16:	d8e5      	bhi.n	8016de4 <__mdiff+0x88>
 8016e18:	1b33      	subs	r3, r6, r4
 8016e1a:	3b15      	subs	r3, #21
 8016e1c:	f023 0303 	bic.w	r3, r3, #3
 8016e20:	3415      	adds	r4, #21
 8016e22:	3304      	adds	r3, #4
 8016e24:	42a6      	cmp	r6, r4
 8016e26:	bf38      	it	cc
 8016e28:	2304      	movcc	r3, #4
 8016e2a:	441d      	add	r5, r3
 8016e2c:	445b      	add	r3, fp
 8016e2e:	461e      	mov	r6, r3
 8016e30:	462c      	mov	r4, r5
 8016e32:	4544      	cmp	r4, r8
 8016e34:	d30e      	bcc.n	8016e54 <__mdiff+0xf8>
 8016e36:	f108 0103 	add.w	r1, r8, #3
 8016e3a:	1b49      	subs	r1, r1, r5
 8016e3c:	f021 0103 	bic.w	r1, r1, #3
 8016e40:	3d03      	subs	r5, #3
 8016e42:	45a8      	cmp	r8, r5
 8016e44:	bf38      	it	cc
 8016e46:	2100      	movcc	r1, #0
 8016e48:	440b      	add	r3, r1
 8016e4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016e4e:	b191      	cbz	r1, 8016e76 <__mdiff+0x11a>
 8016e50:	6117      	str	r7, [r2, #16]
 8016e52:	e79d      	b.n	8016d90 <__mdiff+0x34>
 8016e54:	f854 1b04 	ldr.w	r1, [r4], #4
 8016e58:	46e6      	mov	lr, ip
 8016e5a:	0c08      	lsrs	r0, r1, #16
 8016e5c:	fa1c fc81 	uxtah	ip, ip, r1
 8016e60:	4471      	add	r1, lr
 8016e62:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8016e66:	b289      	uxth	r1, r1
 8016e68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8016e6c:	f846 1b04 	str.w	r1, [r6], #4
 8016e70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016e74:	e7dd      	b.n	8016e32 <__mdiff+0xd6>
 8016e76:	3f01      	subs	r7, #1
 8016e78:	e7e7      	b.n	8016e4a <__mdiff+0xee>
 8016e7a:	bf00      	nop
 8016e7c:	08017e81 	.word	0x08017e81
 8016e80:	08017e92 	.word	0x08017e92

08016e84 <__d2b>:
 8016e84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016e88:	460f      	mov	r7, r1
 8016e8a:	2101      	movs	r1, #1
 8016e8c:	ec59 8b10 	vmov	r8, r9, d0
 8016e90:	4616      	mov	r6, r2
 8016e92:	f7ff fcd5 	bl	8016840 <_Balloc>
 8016e96:	4604      	mov	r4, r0
 8016e98:	b930      	cbnz	r0, 8016ea8 <__d2b+0x24>
 8016e9a:	4602      	mov	r2, r0
 8016e9c:	4b23      	ldr	r3, [pc, #140]	@ (8016f2c <__d2b+0xa8>)
 8016e9e:	4824      	ldr	r0, [pc, #144]	@ (8016f30 <__d2b+0xac>)
 8016ea0:	f240 310f 	movw	r1, #783	@ 0x30f
 8016ea4:	f000 fc3a 	bl	801771c <__assert_func>
 8016ea8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016eac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016eb0:	b10d      	cbz	r5, 8016eb6 <__d2b+0x32>
 8016eb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8016eb6:	9301      	str	r3, [sp, #4]
 8016eb8:	f1b8 0300 	subs.w	r3, r8, #0
 8016ebc:	d023      	beq.n	8016f06 <__d2b+0x82>
 8016ebe:	4668      	mov	r0, sp
 8016ec0:	9300      	str	r3, [sp, #0]
 8016ec2:	f7ff fd84 	bl	80169ce <__lo0bits>
 8016ec6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016eca:	b1d0      	cbz	r0, 8016f02 <__d2b+0x7e>
 8016ecc:	f1c0 0320 	rsb	r3, r0, #32
 8016ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8016ed4:	430b      	orrs	r3, r1
 8016ed6:	40c2      	lsrs	r2, r0
 8016ed8:	6163      	str	r3, [r4, #20]
 8016eda:	9201      	str	r2, [sp, #4]
 8016edc:	9b01      	ldr	r3, [sp, #4]
 8016ede:	61a3      	str	r3, [r4, #24]
 8016ee0:	2b00      	cmp	r3, #0
 8016ee2:	bf0c      	ite	eq
 8016ee4:	2201      	moveq	r2, #1
 8016ee6:	2202      	movne	r2, #2
 8016ee8:	6122      	str	r2, [r4, #16]
 8016eea:	b1a5      	cbz	r5, 8016f16 <__d2b+0x92>
 8016eec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8016ef0:	4405      	add	r5, r0
 8016ef2:	603d      	str	r5, [r7, #0]
 8016ef4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016ef8:	6030      	str	r0, [r6, #0]
 8016efa:	4620      	mov	r0, r4
 8016efc:	b003      	add	sp, #12
 8016efe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016f02:	6161      	str	r1, [r4, #20]
 8016f04:	e7ea      	b.n	8016edc <__d2b+0x58>
 8016f06:	a801      	add	r0, sp, #4
 8016f08:	f7ff fd61 	bl	80169ce <__lo0bits>
 8016f0c:	9b01      	ldr	r3, [sp, #4]
 8016f0e:	6163      	str	r3, [r4, #20]
 8016f10:	3020      	adds	r0, #32
 8016f12:	2201      	movs	r2, #1
 8016f14:	e7e8      	b.n	8016ee8 <__d2b+0x64>
 8016f16:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8016f1a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8016f1e:	6038      	str	r0, [r7, #0]
 8016f20:	6918      	ldr	r0, [r3, #16]
 8016f22:	f7ff fd35 	bl	8016990 <__hi0bits>
 8016f26:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8016f2a:	e7e5      	b.n	8016ef8 <__d2b+0x74>
 8016f2c:	08017e81 	.word	0x08017e81
 8016f30:	08017e92 	.word	0x08017e92

08016f34 <__ssputs_r>:
 8016f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016f38:	688e      	ldr	r6, [r1, #8]
 8016f3a:	461f      	mov	r7, r3
 8016f3c:	42be      	cmp	r6, r7
 8016f3e:	680b      	ldr	r3, [r1, #0]
 8016f40:	4682      	mov	sl, r0
 8016f42:	460c      	mov	r4, r1
 8016f44:	4690      	mov	r8, r2
 8016f46:	d82d      	bhi.n	8016fa4 <__ssputs_r+0x70>
 8016f48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016f4c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016f50:	d026      	beq.n	8016fa0 <__ssputs_r+0x6c>
 8016f52:	6965      	ldr	r5, [r4, #20]
 8016f54:	6909      	ldr	r1, [r1, #16]
 8016f56:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016f5a:	eba3 0901 	sub.w	r9, r3, r1
 8016f5e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016f62:	1c7b      	adds	r3, r7, #1
 8016f64:	444b      	add	r3, r9
 8016f66:	106d      	asrs	r5, r5, #1
 8016f68:	429d      	cmp	r5, r3
 8016f6a:	bf38      	it	cc
 8016f6c:	461d      	movcc	r5, r3
 8016f6e:	0553      	lsls	r3, r2, #21
 8016f70:	d527      	bpl.n	8016fc2 <__ssputs_r+0x8e>
 8016f72:	4629      	mov	r1, r5
 8016f74:	f7ff fbd8 	bl	8016728 <_malloc_r>
 8016f78:	4606      	mov	r6, r0
 8016f7a:	b360      	cbz	r0, 8016fd6 <__ssputs_r+0xa2>
 8016f7c:	6921      	ldr	r1, [r4, #16]
 8016f7e:	464a      	mov	r2, r9
 8016f80:	f7fe fcf7 	bl	8015972 <memcpy>
 8016f84:	89a3      	ldrh	r3, [r4, #12]
 8016f86:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8016f8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016f8e:	81a3      	strh	r3, [r4, #12]
 8016f90:	6126      	str	r6, [r4, #16]
 8016f92:	6165      	str	r5, [r4, #20]
 8016f94:	444e      	add	r6, r9
 8016f96:	eba5 0509 	sub.w	r5, r5, r9
 8016f9a:	6026      	str	r6, [r4, #0]
 8016f9c:	60a5      	str	r5, [r4, #8]
 8016f9e:	463e      	mov	r6, r7
 8016fa0:	42be      	cmp	r6, r7
 8016fa2:	d900      	bls.n	8016fa6 <__ssputs_r+0x72>
 8016fa4:	463e      	mov	r6, r7
 8016fa6:	6820      	ldr	r0, [r4, #0]
 8016fa8:	4632      	mov	r2, r6
 8016faa:	4641      	mov	r1, r8
 8016fac:	f000 fb6a 	bl	8017684 <memmove>
 8016fb0:	68a3      	ldr	r3, [r4, #8]
 8016fb2:	1b9b      	subs	r3, r3, r6
 8016fb4:	60a3      	str	r3, [r4, #8]
 8016fb6:	6823      	ldr	r3, [r4, #0]
 8016fb8:	4433      	add	r3, r6
 8016fba:	6023      	str	r3, [r4, #0]
 8016fbc:	2000      	movs	r0, #0
 8016fbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016fc2:	462a      	mov	r2, r5
 8016fc4:	f000 fbee 	bl	80177a4 <_realloc_r>
 8016fc8:	4606      	mov	r6, r0
 8016fca:	2800      	cmp	r0, #0
 8016fcc:	d1e0      	bne.n	8016f90 <__ssputs_r+0x5c>
 8016fce:	6921      	ldr	r1, [r4, #16]
 8016fd0:	4650      	mov	r0, sl
 8016fd2:	f7ff fb35 	bl	8016640 <_free_r>
 8016fd6:	230c      	movs	r3, #12
 8016fd8:	f8ca 3000 	str.w	r3, [sl]
 8016fdc:	89a3      	ldrh	r3, [r4, #12]
 8016fde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016fe2:	81a3      	strh	r3, [r4, #12]
 8016fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8016fe8:	e7e9      	b.n	8016fbe <__ssputs_r+0x8a>
	...

08016fec <_svfiprintf_r>:
 8016fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ff0:	4698      	mov	r8, r3
 8016ff2:	898b      	ldrh	r3, [r1, #12]
 8016ff4:	061b      	lsls	r3, r3, #24
 8016ff6:	b09d      	sub	sp, #116	@ 0x74
 8016ff8:	4607      	mov	r7, r0
 8016ffa:	460d      	mov	r5, r1
 8016ffc:	4614      	mov	r4, r2
 8016ffe:	d510      	bpl.n	8017022 <_svfiprintf_r+0x36>
 8017000:	690b      	ldr	r3, [r1, #16]
 8017002:	b973      	cbnz	r3, 8017022 <_svfiprintf_r+0x36>
 8017004:	2140      	movs	r1, #64	@ 0x40
 8017006:	f7ff fb8f 	bl	8016728 <_malloc_r>
 801700a:	6028      	str	r0, [r5, #0]
 801700c:	6128      	str	r0, [r5, #16]
 801700e:	b930      	cbnz	r0, 801701e <_svfiprintf_r+0x32>
 8017010:	230c      	movs	r3, #12
 8017012:	603b      	str	r3, [r7, #0]
 8017014:	f04f 30ff 	mov.w	r0, #4294967295
 8017018:	b01d      	add	sp, #116	@ 0x74
 801701a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801701e:	2340      	movs	r3, #64	@ 0x40
 8017020:	616b      	str	r3, [r5, #20]
 8017022:	2300      	movs	r3, #0
 8017024:	9309      	str	r3, [sp, #36]	@ 0x24
 8017026:	2320      	movs	r3, #32
 8017028:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801702c:	f8cd 800c 	str.w	r8, [sp, #12]
 8017030:	2330      	movs	r3, #48	@ 0x30
 8017032:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80171d0 <_svfiprintf_r+0x1e4>
 8017036:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801703a:	f04f 0901 	mov.w	r9, #1
 801703e:	4623      	mov	r3, r4
 8017040:	469a      	mov	sl, r3
 8017042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017046:	b10a      	cbz	r2, 801704c <_svfiprintf_r+0x60>
 8017048:	2a25      	cmp	r2, #37	@ 0x25
 801704a:	d1f9      	bne.n	8017040 <_svfiprintf_r+0x54>
 801704c:	ebba 0b04 	subs.w	fp, sl, r4
 8017050:	d00b      	beq.n	801706a <_svfiprintf_r+0x7e>
 8017052:	465b      	mov	r3, fp
 8017054:	4622      	mov	r2, r4
 8017056:	4629      	mov	r1, r5
 8017058:	4638      	mov	r0, r7
 801705a:	f7ff ff6b 	bl	8016f34 <__ssputs_r>
 801705e:	3001      	adds	r0, #1
 8017060:	f000 80a7 	beq.w	80171b2 <_svfiprintf_r+0x1c6>
 8017064:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017066:	445a      	add	r2, fp
 8017068:	9209      	str	r2, [sp, #36]	@ 0x24
 801706a:	f89a 3000 	ldrb.w	r3, [sl]
 801706e:	2b00      	cmp	r3, #0
 8017070:	f000 809f 	beq.w	80171b2 <_svfiprintf_r+0x1c6>
 8017074:	2300      	movs	r3, #0
 8017076:	f04f 32ff 	mov.w	r2, #4294967295
 801707a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801707e:	f10a 0a01 	add.w	sl, sl, #1
 8017082:	9304      	str	r3, [sp, #16]
 8017084:	9307      	str	r3, [sp, #28]
 8017086:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801708a:	931a      	str	r3, [sp, #104]	@ 0x68
 801708c:	4654      	mov	r4, sl
 801708e:	2205      	movs	r2, #5
 8017090:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017094:	484e      	ldr	r0, [pc, #312]	@ (80171d0 <_svfiprintf_r+0x1e4>)
 8017096:	f7e9 f8bb 	bl	8000210 <memchr>
 801709a:	9a04      	ldr	r2, [sp, #16]
 801709c:	b9d8      	cbnz	r0, 80170d6 <_svfiprintf_r+0xea>
 801709e:	06d0      	lsls	r0, r2, #27
 80170a0:	bf44      	itt	mi
 80170a2:	2320      	movmi	r3, #32
 80170a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80170a8:	0711      	lsls	r1, r2, #28
 80170aa:	bf44      	itt	mi
 80170ac:	232b      	movmi	r3, #43	@ 0x2b
 80170ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80170b2:	f89a 3000 	ldrb.w	r3, [sl]
 80170b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80170b8:	d015      	beq.n	80170e6 <_svfiprintf_r+0xfa>
 80170ba:	9a07      	ldr	r2, [sp, #28]
 80170bc:	4654      	mov	r4, sl
 80170be:	2000      	movs	r0, #0
 80170c0:	f04f 0c0a 	mov.w	ip, #10
 80170c4:	4621      	mov	r1, r4
 80170c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80170ca:	3b30      	subs	r3, #48	@ 0x30
 80170cc:	2b09      	cmp	r3, #9
 80170ce:	d94b      	bls.n	8017168 <_svfiprintf_r+0x17c>
 80170d0:	b1b0      	cbz	r0, 8017100 <_svfiprintf_r+0x114>
 80170d2:	9207      	str	r2, [sp, #28]
 80170d4:	e014      	b.n	8017100 <_svfiprintf_r+0x114>
 80170d6:	eba0 0308 	sub.w	r3, r0, r8
 80170da:	fa09 f303 	lsl.w	r3, r9, r3
 80170de:	4313      	orrs	r3, r2
 80170e0:	9304      	str	r3, [sp, #16]
 80170e2:	46a2      	mov	sl, r4
 80170e4:	e7d2      	b.n	801708c <_svfiprintf_r+0xa0>
 80170e6:	9b03      	ldr	r3, [sp, #12]
 80170e8:	1d19      	adds	r1, r3, #4
 80170ea:	681b      	ldr	r3, [r3, #0]
 80170ec:	9103      	str	r1, [sp, #12]
 80170ee:	2b00      	cmp	r3, #0
 80170f0:	bfbb      	ittet	lt
 80170f2:	425b      	neglt	r3, r3
 80170f4:	f042 0202 	orrlt.w	r2, r2, #2
 80170f8:	9307      	strge	r3, [sp, #28]
 80170fa:	9307      	strlt	r3, [sp, #28]
 80170fc:	bfb8      	it	lt
 80170fe:	9204      	strlt	r2, [sp, #16]
 8017100:	7823      	ldrb	r3, [r4, #0]
 8017102:	2b2e      	cmp	r3, #46	@ 0x2e
 8017104:	d10a      	bne.n	801711c <_svfiprintf_r+0x130>
 8017106:	7863      	ldrb	r3, [r4, #1]
 8017108:	2b2a      	cmp	r3, #42	@ 0x2a
 801710a:	d132      	bne.n	8017172 <_svfiprintf_r+0x186>
 801710c:	9b03      	ldr	r3, [sp, #12]
 801710e:	1d1a      	adds	r2, r3, #4
 8017110:	681b      	ldr	r3, [r3, #0]
 8017112:	9203      	str	r2, [sp, #12]
 8017114:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017118:	3402      	adds	r4, #2
 801711a:	9305      	str	r3, [sp, #20]
 801711c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80171e0 <_svfiprintf_r+0x1f4>
 8017120:	7821      	ldrb	r1, [r4, #0]
 8017122:	2203      	movs	r2, #3
 8017124:	4650      	mov	r0, sl
 8017126:	f7e9 f873 	bl	8000210 <memchr>
 801712a:	b138      	cbz	r0, 801713c <_svfiprintf_r+0x150>
 801712c:	9b04      	ldr	r3, [sp, #16]
 801712e:	eba0 000a 	sub.w	r0, r0, sl
 8017132:	2240      	movs	r2, #64	@ 0x40
 8017134:	4082      	lsls	r2, r0
 8017136:	4313      	orrs	r3, r2
 8017138:	3401      	adds	r4, #1
 801713a:	9304      	str	r3, [sp, #16]
 801713c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017140:	4824      	ldr	r0, [pc, #144]	@ (80171d4 <_svfiprintf_r+0x1e8>)
 8017142:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017146:	2206      	movs	r2, #6
 8017148:	f7e9 f862 	bl	8000210 <memchr>
 801714c:	2800      	cmp	r0, #0
 801714e:	d036      	beq.n	80171be <_svfiprintf_r+0x1d2>
 8017150:	4b21      	ldr	r3, [pc, #132]	@ (80171d8 <_svfiprintf_r+0x1ec>)
 8017152:	bb1b      	cbnz	r3, 801719c <_svfiprintf_r+0x1b0>
 8017154:	9b03      	ldr	r3, [sp, #12]
 8017156:	3307      	adds	r3, #7
 8017158:	f023 0307 	bic.w	r3, r3, #7
 801715c:	3308      	adds	r3, #8
 801715e:	9303      	str	r3, [sp, #12]
 8017160:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017162:	4433      	add	r3, r6
 8017164:	9309      	str	r3, [sp, #36]	@ 0x24
 8017166:	e76a      	b.n	801703e <_svfiprintf_r+0x52>
 8017168:	fb0c 3202 	mla	r2, ip, r2, r3
 801716c:	460c      	mov	r4, r1
 801716e:	2001      	movs	r0, #1
 8017170:	e7a8      	b.n	80170c4 <_svfiprintf_r+0xd8>
 8017172:	2300      	movs	r3, #0
 8017174:	3401      	adds	r4, #1
 8017176:	9305      	str	r3, [sp, #20]
 8017178:	4619      	mov	r1, r3
 801717a:	f04f 0c0a 	mov.w	ip, #10
 801717e:	4620      	mov	r0, r4
 8017180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017184:	3a30      	subs	r2, #48	@ 0x30
 8017186:	2a09      	cmp	r2, #9
 8017188:	d903      	bls.n	8017192 <_svfiprintf_r+0x1a6>
 801718a:	2b00      	cmp	r3, #0
 801718c:	d0c6      	beq.n	801711c <_svfiprintf_r+0x130>
 801718e:	9105      	str	r1, [sp, #20]
 8017190:	e7c4      	b.n	801711c <_svfiprintf_r+0x130>
 8017192:	fb0c 2101 	mla	r1, ip, r1, r2
 8017196:	4604      	mov	r4, r0
 8017198:	2301      	movs	r3, #1
 801719a:	e7f0      	b.n	801717e <_svfiprintf_r+0x192>
 801719c:	ab03      	add	r3, sp, #12
 801719e:	9300      	str	r3, [sp, #0]
 80171a0:	462a      	mov	r2, r5
 80171a2:	4b0e      	ldr	r3, [pc, #56]	@ (80171dc <_svfiprintf_r+0x1f0>)
 80171a4:	a904      	add	r1, sp, #16
 80171a6:	4638      	mov	r0, r7
 80171a8:	f7fd fd5c 	bl	8014c64 <_printf_float>
 80171ac:	1c42      	adds	r2, r0, #1
 80171ae:	4606      	mov	r6, r0
 80171b0:	d1d6      	bne.n	8017160 <_svfiprintf_r+0x174>
 80171b2:	89ab      	ldrh	r3, [r5, #12]
 80171b4:	065b      	lsls	r3, r3, #25
 80171b6:	f53f af2d 	bmi.w	8017014 <_svfiprintf_r+0x28>
 80171ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80171bc:	e72c      	b.n	8017018 <_svfiprintf_r+0x2c>
 80171be:	ab03      	add	r3, sp, #12
 80171c0:	9300      	str	r3, [sp, #0]
 80171c2:	462a      	mov	r2, r5
 80171c4:	4b05      	ldr	r3, [pc, #20]	@ (80171dc <_svfiprintf_r+0x1f0>)
 80171c6:	a904      	add	r1, sp, #16
 80171c8:	4638      	mov	r0, r7
 80171ca:	f7fd ffe3 	bl	8015194 <_printf_i>
 80171ce:	e7ed      	b.n	80171ac <_svfiprintf_r+0x1c0>
 80171d0:	08017eeb 	.word	0x08017eeb
 80171d4:	08017ef5 	.word	0x08017ef5
 80171d8:	08014c65 	.word	0x08014c65
 80171dc:	08016f35 	.word	0x08016f35
 80171e0:	08017ef1 	.word	0x08017ef1

080171e4 <__sfputc_r>:
 80171e4:	6893      	ldr	r3, [r2, #8]
 80171e6:	3b01      	subs	r3, #1
 80171e8:	2b00      	cmp	r3, #0
 80171ea:	b410      	push	{r4}
 80171ec:	6093      	str	r3, [r2, #8]
 80171ee:	da08      	bge.n	8017202 <__sfputc_r+0x1e>
 80171f0:	6994      	ldr	r4, [r2, #24]
 80171f2:	42a3      	cmp	r3, r4
 80171f4:	db01      	blt.n	80171fa <__sfputc_r+0x16>
 80171f6:	290a      	cmp	r1, #10
 80171f8:	d103      	bne.n	8017202 <__sfputc_r+0x1e>
 80171fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80171fe:	f7fe ba92 	b.w	8015726 <__swbuf_r>
 8017202:	6813      	ldr	r3, [r2, #0]
 8017204:	1c58      	adds	r0, r3, #1
 8017206:	6010      	str	r0, [r2, #0]
 8017208:	7019      	strb	r1, [r3, #0]
 801720a:	4608      	mov	r0, r1
 801720c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017210:	4770      	bx	lr

08017212 <__sfputs_r>:
 8017212:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017214:	4606      	mov	r6, r0
 8017216:	460f      	mov	r7, r1
 8017218:	4614      	mov	r4, r2
 801721a:	18d5      	adds	r5, r2, r3
 801721c:	42ac      	cmp	r4, r5
 801721e:	d101      	bne.n	8017224 <__sfputs_r+0x12>
 8017220:	2000      	movs	r0, #0
 8017222:	e007      	b.n	8017234 <__sfputs_r+0x22>
 8017224:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017228:	463a      	mov	r2, r7
 801722a:	4630      	mov	r0, r6
 801722c:	f7ff ffda 	bl	80171e4 <__sfputc_r>
 8017230:	1c43      	adds	r3, r0, #1
 8017232:	d1f3      	bne.n	801721c <__sfputs_r+0xa>
 8017234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017238 <_vfiprintf_r>:
 8017238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801723c:	460d      	mov	r5, r1
 801723e:	b09d      	sub	sp, #116	@ 0x74
 8017240:	4614      	mov	r4, r2
 8017242:	4698      	mov	r8, r3
 8017244:	4606      	mov	r6, r0
 8017246:	b118      	cbz	r0, 8017250 <_vfiprintf_r+0x18>
 8017248:	6a03      	ldr	r3, [r0, #32]
 801724a:	b90b      	cbnz	r3, 8017250 <_vfiprintf_r+0x18>
 801724c:	f7fe f94c 	bl	80154e8 <__sinit>
 8017250:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017252:	07d9      	lsls	r1, r3, #31
 8017254:	d405      	bmi.n	8017262 <_vfiprintf_r+0x2a>
 8017256:	89ab      	ldrh	r3, [r5, #12]
 8017258:	059a      	lsls	r2, r3, #22
 801725a:	d402      	bmi.n	8017262 <_vfiprintf_r+0x2a>
 801725c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801725e:	f7fe fb86 	bl	801596e <__retarget_lock_acquire_recursive>
 8017262:	89ab      	ldrh	r3, [r5, #12]
 8017264:	071b      	lsls	r3, r3, #28
 8017266:	d501      	bpl.n	801726c <_vfiprintf_r+0x34>
 8017268:	692b      	ldr	r3, [r5, #16]
 801726a:	b99b      	cbnz	r3, 8017294 <_vfiprintf_r+0x5c>
 801726c:	4629      	mov	r1, r5
 801726e:	4630      	mov	r0, r6
 8017270:	f7fe fa98 	bl	80157a4 <__swsetup_r>
 8017274:	b170      	cbz	r0, 8017294 <_vfiprintf_r+0x5c>
 8017276:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017278:	07dc      	lsls	r4, r3, #31
 801727a:	d504      	bpl.n	8017286 <_vfiprintf_r+0x4e>
 801727c:	f04f 30ff 	mov.w	r0, #4294967295
 8017280:	b01d      	add	sp, #116	@ 0x74
 8017282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017286:	89ab      	ldrh	r3, [r5, #12]
 8017288:	0598      	lsls	r0, r3, #22
 801728a:	d4f7      	bmi.n	801727c <_vfiprintf_r+0x44>
 801728c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801728e:	f7fe fb6f 	bl	8015970 <__retarget_lock_release_recursive>
 8017292:	e7f3      	b.n	801727c <_vfiprintf_r+0x44>
 8017294:	2300      	movs	r3, #0
 8017296:	9309      	str	r3, [sp, #36]	@ 0x24
 8017298:	2320      	movs	r3, #32
 801729a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801729e:	f8cd 800c 	str.w	r8, [sp, #12]
 80172a2:	2330      	movs	r3, #48	@ 0x30
 80172a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8017454 <_vfiprintf_r+0x21c>
 80172a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80172ac:	f04f 0901 	mov.w	r9, #1
 80172b0:	4623      	mov	r3, r4
 80172b2:	469a      	mov	sl, r3
 80172b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80172b8:	b10a      	cbz	r2, 80172be <_vfiprintf_r+0x86>
 80172ba:	2a25      	cmp	r2, #37	@ 0x25
 80172bc:	d1f9      	bne.n	80172b2 <_vfiprintf_r+0x7a>
 80172be:	ebba 0b04 	subs.w	fp, sl, r4
 80172c2:	d00b      	beq.n	80172dc <_vfiprintf_r+0xa4>
 80172c4:	465b      	mov	r3, fp
 80172c6:	4622      	mov	r2, r4
 80172c8:	4629      	mov	r1, r5
 80172ca:	4630      	mov	r0, r6
 80172cc:	f7ff ffa1 	bl	8017212 <__sfputs_r>
 80172d0:	3001      	adds	r0, #1
 80172d2:	f000 80a7 	beq.w	8017424 <_vfiprintf_r+0x1ec>
 80172d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80172d8:	445a      	add	r2, fp
 80172da:	9209      	str	r2, [sp, #36]	@ 0x24
 80172dc:	f89a 3000 	ldrb.w	r3, [sl]
 80172e0:	2b00      	cmp	r3, #0
 80172e2:	f000 809f 	beq.w	8017424 <_vfiprintf_r+0x1ec>
 80172e6:	2300      	movs	r3, #0
 80172e8:	f04f 32ff 	mov.w	r2, #4294967295
 80172ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80172f0:	f10a 0a01 	add.w	sl, sl, #1
 80172f4:	9304      	str	r3, [sp, #16]
 80172f6:	9307      	str	r3, [sp, #28]
 80172f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80172fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80172fe:	4654      	mov	r4, sl
 8017300:	2205      	movs	r2, #5
 8017302:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017306:	4853      	ldr	r0, [pc, #332]	@ (8017454 <_vfiprintf_r+0x21c>)
 8017308:	f7e8 ff82 	bl	8000210 <memchr>
 801730c:	9a04      	ldr	r2, [sp, #16]
 801730e:	b9d8      	cbnz	r0, 8017348 <_vfiprintf_r+0x110>
 8017310:	06d1      	lsls	r1, r2, #27
 8017312:	bf44      	itt	mi
 8017314:	2320      	movmi	r3, #32
 8017316:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801731a:	0713      	lsls	r3, r2, #28
 801731c:	bf44      	itt	mi
 801731e:	232b      	movmi	r3, #43	@ 0x2b
 8017320:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017324:	f89a 3000 	ldrb.w	r3, [sl]
 8017328:	2b2a      	cmp	r3, #42	@ 0x2a
 801732a:	d015      	beq.n	8017358 <_vfiprintf_r+0x120>
 801732c:	9a07      	ldr	r2, [sp, #28]
 801732e:	4654      	mov	r4, sl
 8017330:	2000      	movs	r0, #0
 8017332:	f04f 0c0a 	mov.w	ip, #10
 8017336:	4621      	mov	r1, r4
 8017338:	f811 3b01 	ldrb.w	r3, [r1], #1
 801733c:	3b30      	subs	r3, #48	@ 0x30
 801733e:	2b09      	cmp	r3, #9
 8017340:	d94b      	bls.n	80173da <_vfiprintf_r+0x1a2>
 8017342:	b1b0      	cbz	r0, 8017372 <_vfiprintf_r+0x13a>
 8017344:	9207      	str	r2, [sp, #28]
 8017346:	e014      	b.n	8017372 <_vfiprintf_r+0x13a>
 8017348:	eba0 0308 	sub.w	r3, r0, r8
 801734c:	fa09 f303 	lsl.w	r3, r9, r3
 8017350:	4313      	orrs	r3, r2
 8017352:	9304      	str	r3, [sp, #16]
 8017354:	46a2      	mov	sl, r4
 8017356:	e7d2      	b.n	80172fe <_vfiprintf_r+0xc6>
 8017358:	9b03      	ldr	r3, [sp, #12]
 801735a:	1d19      	adds	r1, r3, #4
 801735c:	681b      	ldr	r3, [r3, #0]
 801735e:	9103      	str	r1, [sp, #12]
 8017360:	2b00      	cmp	r3, #0
 8017362:	bfbb      	ittet	lt
 8017364:	425b      	neglt	r3, r3
 8017366:	f042 0202 	orrlt.w	r2, r2, #2
 801736a:	9307      	strge	r3, [sp, #28]
 801736c:	9307      	strlt	r3, [sp, #28]
 801736e:	bfb8      	it	lt
 8017370:	9204      	strlt	r2, [sp, #16]
 8017372:	7823      	ldrb	r3, [r4, #0]
 8017374:	2b2e      	cmp	r3, #46	@ 0x2e
 8017376:	d10a      	bne.n	801738e <_vfiprintf_r+0x156>
 8017378:	7863      	ldrb	r3, [r4, #1]
 801737a:	2b2a      	cmp	r3, #42	@ 0x2a
 801737c:	d132      	bne.n	80173e4 <_vfiprintf_r+0x1ac>
 801737e:	9b03      	ldr	r3, [sp, #12]
 8017380:	1d1a      	adds	r2, r3, #4
 8017382:	681b      	ldr	r3, [r3, #0]
 8017384:	9203      	str	r2, [sp, #12]
 8017386:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801738a:	3402      	adds	r4, #2
 801738c:	9305      	str	r3, [sp, #20]
 801738e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017464 <_vfiprintf_r+0x22c>
 8017392:	7821      	ldrb	r1, [r4, #0]
 8017394:	2203      	movs	r2, #3
 8017396:	4650      	mov	r0, sl
 8017398:	f7e8 ff3a 	bl	8000210 <memchr>
 801739c:	b138      	cbz	r0, 80173ae <_vfiprintf_r+0x176>
 801739e:	9b04      	ldr	r3, [sp, #16]
 80173a0:	eba0 000a 	sub.w	r0, r0, sl
 80173a4:	2240      	movs	r2, #64	@ 0x40
 80173a6:	4082      	lsls	r2, r0
 80173a8:	4313      	orrs	r3, r2
 80173aa:	3401      	adds	r4, #1
 80173ac:	9304      	str	r3, [sp, #16]
 80173ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80173b2:	4829      	ldr	r0, [pc, #164]	@ (8017458 <_vfiprintf_r+0x220>)
 80173b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80173b8:	2206      	movs	r2, #6
 80173ba:	f7e8 ff29 	bl	8000210 <memchr>
 80173be:	2800      	cmp	r0, #0
 80173c0:	d03f      	beq.n	8017442 <_vfiprintf_r+0x20a>
 80173c2:	4b26      	ldr	r3, [pc, #152]	@ (801745c <_vfiprintf_r+0x224>)
 80173c4:	bb1b      	cbnz	r3, 801740e <_vfiprintf_r+0x1d6>
 80173c6:	9b03      	ldr	r3, [sp, #12]
 80173c8:	3307      	adds	r3, #7
 80173ca:	f023 0307 	bic.w	r3, r3, #7
 80173ce:	3308      	adds	r3, #8
 80173d0:	9303      	str	r3, [sp, #12]
 80173d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80173d4:	443b      	add	r3, r7
 80173d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80173d8:	e76a      	b.n	80172b0 <_vfiprintf_r+0x78>
 80173da:	fb0c 3202 	mla	r2, ip, r2, r3
 80173de:	460c      	mov	r4, r1
 80173e0:	2001      	movs	r0, #1
 80173e2:	e7a8      	b.n	8017336 <_vfiprintf_r+0xfe>
 80173e4:	2300      	movs	r3, #0
 80173e6:	3401      	adds	r4, #1
 80173e8:	9305      	str	r3, [sp, #20]
 80173ea:	4619      	mov	r1, r3
 80173ec:	f04f 0c0a 	mov.w	ip, #10
 80173f0:	4620      	mov	r0, r4
 80173f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80173f6:	3a30      	subs	r2, #48	@ 0x30
 80173f8:	2a09      	cmp	r2, #9
 80173fa:	d903      	bls.n	8017404 <_vfiprintf_r+0x1cc>
 80173fc:	2b00      	cmp	r3, #0
 80173fe:	d0c6      	beq.n	801738e <_vfiprintf_r+0x156>
 8017400:	9105      	str	r1, [sp, #20]
 8017402:	e7c4      	b.n	801738e <_vfiprintf_r+0x156>
 8017404:	fb0c 2101 	mla	r1, ip, r1, r2
 8017408:	4604      	mov	r4, r0
 801740a:	2301      	movs	r3, #1
 801740c:	e7f0      	b.n	80173f0 <_vfiprintf_r+0x1b8>
 801740e:	ab03      	add	r3, sp, #12
 8017410:	9300      	str	r3, [sp, #0]
 8017412:	462a      	mov	r2, r5
 8017414:	4b12      	ldr	r3, [pc, #72]	@ (8017460 <_vfiprintf_r+0x228>)
 8017416:	a904      	add	r1, sp, #16
 8017418:	4630      	mov	r0, r6
 801741a:	f7fd fc23 	bl	8014c64 <_printf_float>
 801741e:	4607      	mov	r7, r0
 8017420:	1c78      	adds	r0, r7, #1
 8017422:	d1d6      	bne.n	80173d2 <_vfiprintf_r+0x19a>
 8017424:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017426:	07d9      	lsls	r1, r3, #31
 8017428:	d405      	bmi.n	8017436 <_vfiprintf_r+0x1fe>
 801742a:	89ab      	ldrh	r3, [r5, #12]
 801742c:	059a      	lsls	r2, r3, #22
 801742e:	d402      	bmi.n	8017436 <_vfiprintf_r+0x1fe>
 8017430:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017432:	f7fe fa9d 	bl	8015970 <__retarget_lock_release_recursive>
 8017436:	89ab      	ldrh	r3, [r5, #12]
 8017438:	065b      	lsls	r3, r3, #25
 801743a:	f53f af1f 	bmi.w	801727c <_vfiprintf_r+0x44>
 801743e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017440:	e71e      	b.n	8017280 <_vfiprintf_r+0x48>
 8017442:	ab03      	add	r3, sp, #12
 8017444:	9300      	str	r3, [sp, #0]
 8017446:	462a      	mov	r2, r5
 8017448:	4b05      	ldr	r3, [pc, #20]	@ (8017460 <_vfiprintf_r+0x228>)
 801744a:	a904      	add	r1, sp, #16
 801744c:	4630      	mov	r0, r6
 801744e:	f7fd fea1 	bl	8015194 <_printf_i>
 8017452:	e7e4      	b.n	801741e <_vfiprintf_r+0x1e6>
 8017454:	08017eeb 	.word	0x08017eeb
 8017458:	08017ef5 	.word	0x08017ef5
 801745c:	08014c65 	.word	0x08014c65
 8017460:	08017213 	.word	0x08017213
 8017464:	08017ef1 	.word	0x08017ef1

08017468 <__sflush_r>:
 8017468:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801746c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017470:	0716      	lsls	r6, r2, #28
 8017472:	4605      	mov	r5, r0
 8017474:	460c      	mov	r4, r1
 8017476:	d454      	bmi.n	8017522 <__sflush_r+0xba>
 8017478:	684b      	ldr	r3, [r1, #4]
 801747a:	2b00      	cmp	r3, #0
 801747c:	dc02      	bgt.n	8017484 <__sflush_r+0x1c>
 801747e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017480:	2b00      	cmp	r3, #0
 8017482:	dd48      	ble.n	8017516 <__sflush_r+0xae>
 8017484:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017486:	2e00      	cmp	r6, #0
 8017488:	d045      	beq.n	8017516 <__sflush_r+0xae>
 801748a:	2300      	movs	r3, #0
 801748c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017490:	682f      	ldr	r7, [r5, #0]
 8017492:	6a21      	ldr	r1, [r4, #32]
 8017494:	602b      	str	r3, [r5, #0]
 8017496:	d030      	beq.n	80174fa <__sflush_r+0x92>
 8017498:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801749a:	89a3      	ldrh	r3, [r4, #12]
 801749c:	0759      	lsls	r1, r3, #29
 801749e:	d505      	bpl.n	80174ac <__sflush_r+0x44>
 80174a0:	6863      	ldr	r3, [r4, #4]
 80174a2:	1ad2      	subs	r2, r2, r3
 80174a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80174a6:	b10b      	cbz	r3, 80174ac <__sflush_r+0x44>
 80174a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80174aa:	1ad2      	subs	r2, r2, r3
 80174ac:	2300      	movs	r3, #0
 80174ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80174b0:	6a21      	ldr	r1, [r4, #32]
 80174b2:	4628      	mov	r0, r5
 80174b4:	47b0      	blx	r6
 80174b6:	1c43      	adds	r3, r0, #1
 80174b8:	89a3      	ldrh	r3, [r4, #12]
 80174ba:	d106      	bne.n	80174ca <__sflush_r+0x62>
 80174bc:	6829      	ldr	r1, [r5, #0]
 80174be:	291d      	cmp	r1, #29
 80174c0:	d82b      	bhi.n	801751a <__sflush_r+0xb2>
 80174c2:	4a2a      	ldr	r2, [pc, #168]	@ (801756c <__sflush_r+0x104>)
 80174c4:	40ca      	lsrs	r2, r1
 80174c6:	07d6      	lsls	r6, r2, #31
 80174c8:	d527      	bpl.n	801751a <__sflush_r+0xb2>
 80174ca:	2200      	movs	r2, #0
 80174cc:	6062      	str	r2, [r4, #4]
 80174ce:	04d9      	lsls	r1, r3, #19
 80174d0:	6922      	ldr	r2, [r4, #16]
 80174d2:	6022      	str	r2, [r4, #0]
 80174d4:	d504      	bpl.n	80174e0 <__sflush_r+0x78>
 80174d6:	1c42      	adds	r2, r0, #1
 80174d8:	d101      	bne.n	80174de <__sflush_r+0x76>
 80174da:	682b      	ldr	r3, [r5, #0]
 80174dc:	b903      	cbnz	r3, 80174e0 <__sflush_r+0x78>
 80174de:	6560      	str	r0, [r4, #84]	@ 0x54
 80174e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80174e2:	602f      	str	r7, [r5, #0]
 80174e4:	b1b9      	cbz	r1, 8017516 <__sflush_r+0xae>
 80174e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80174ea:	4299      	cmp	r1, r3
 80174ec:	d002      	beq.n	80174f4 <__sflush_r+0x8c>
 80174ee:	4628      	mov	r0, r5
 80174f0:	f7ff f8a6 	bl	8016640 <_free_r>
 80174f4:	2300      	movs	r3, #0
 80174f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80174f8:	e00d      	b.n	8017516 <__sflush_r+0xae>
 80174fa:	2301      	movs	r3, #1
 80174fc:	4628      	mov	r0, r5
 80174fe:	47b0      	blx	r6
 8017500:	4602      	mov	r2, r0
 8017502:	1c50      	adds	r0, r2, #1
 8017504:	d1c9      	bne.n	801749a <__sflush_r+0x32>
 8017506:	682b      	ldr	r3, [r5, #0]
 8017508:	2b00      	cmp	r3, #0
 801750a:	d0c6      	beq.n	801749a <__sflush_r+0x32>
 801750c:	2b1d      	cmp	r3, #29
 801750e:	d001      	beq.n	8017514 <__sflush_r+0xac>
 8017510:	2b16      	cmp	r3, #22
 8017512:	d11e      	bne.n	8017552 <__sflush_r+0xea>
 8017514:	602f      	str	r7, [r5, #0]
 8017516:	2000      	movs	r0, #0
 8017518:	e022      	b.n	8017560 <__sflush_r+0xf8>
 801751a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801751e:	b21b      	sxth	r3, r3
 8017520:	e01b      	b.n	801755a <__sflush_r+0xf2>
 8017522:	690f      	ldr	r7, [r1, #16]
 8017524:	2f00      	cmp	r7, #0
 8017526:	d0f6      	beq.n	8017516 <__sflush_r+0xae>
 8017528:	0793      	lsls	r3, r2, #30
 801752a:	680e      	ldr	r6, [r1, #0]
 801752c:	bf08      	it	eq
 801752e:	694b      	ldreq	r3, [r1, #20]
 8017530:	600f      	str	r7, [r1, #0]
 8017532:	bf18      	it	ne
 8017534:	2300      	movne	r3, #0
 8017536:	eba6 0807 	sub.w	r8, r6, r7
 801753a:	608b      	str	r3, [r1, #8]
 801753c:	f1b8 0f00 	cmp.w	r8, #0
 8017540:	dde9      	ble.n	8017516 <__sflush_r+0xae>
 8017542:	6a21      	ldr	r1, [r4, #32]
 8017544:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8017546:	4643      	mov	r3, r8
 8017548:	463a      	mov	r2, r7
 801754a:	4628      	mov	r0, r5
 801754c:	47b0      	blx	r6
 801754e:	2800      	cmp	r0, #0
 8017550:	dc08      	bgt.n	8017564 <__sflush_r+0xfc>
 8017552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017556:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801755a:	81a3      	strh	r3, [r4, #12]
 801755c:	f04f 30ff 	mov.w	r0, #4294967295
 8017560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017564:	4407      	add	r7, r0
 8017566:	eba8 0800 	sub.w	r8, r8, r0
 801756a:	e7e7      	b.n	801753c <__sflush_r+0xd4>
 801756c:	20400001 	.word	0x20400001

08017570 <_fflush_r>:
 8017570:	b538      	push	{r3, r4, r5, lr}
 8017572:	690b      	ldr	r3, [r1, #16]
 8017574:	4605      	mov	r5, r0
 8017576:	460c      	mov	r4, r1
 8017578:	b913      	cbnz	r3, 8017580 <_fflush_r+0x10>
 801757a:	2500      	movs	r5, #0
 801757c:	4628      	mov	r0, r5
 801757e:	bd38      	pop	{r3, r4, r5, pc}
 8017580:	b118      	cbz	r0, 801758a <_fflush_r+0x1a>
 8017582:	6a03      	ldr	r3, [r0, #32]
 8017584:	b90b      	cbnz	r3, 801758a <_fflush_r+0x1a>
 8017586:	f7fd ffaf 	bl	80154e8 <__sinit>
 801758a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801758e:	2b00      	cmp	r3, #0
 8017590:	d0f3      	beq.n	801757a <_fflush_r+0xa>
 8017592:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017594:	07d0      	lsls	r0, r2, #31
 8017596:	d404      	bmi.n	80175a2 <_fflush_r+0x32>
 8017598:	0599      	lsls	r1, r3, #22
 801759a:	d402      	bmi.n	80175a2 <_fflush_r+0x32>
 801759c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801759e:	f7fe f9e6 	bl	801596e <__retarget_lock_acquire_recursive>
 80175a2:	4628      	mov	r0, r5
 80175a4:	4621      	mov	r1, r4
 80175a6:	f7ff ff5f 	bl	8017468 <__sflush_r>
 80175aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80175ac:	07da      	lsls	r2, r3, #31
 80175ae:	4605      	mov	r5, r0
 80175b0:	d4e4      	bmi.n	801757c <_fflush_r+0xc>
 80175b2:	89a3      	ldrh	r3, [r4, #12]
 80175b4:	059b      	lsls	r3, r3, #22
 80175b6:	d4e1      	bmi.n	801757c <_fflush_r+0xc>
 80175b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80175ba:	f7fe f9d9 	bl	8015970 <__retarget_lock_release_recursive>
 80175be:	e7dd      	b.n	801757c <_fflush_r+0xc>

080175c0 <__swhatbuf_r>:
 80175c0:	b570      	push	{r4, r5, r6, lr}
 80175c2:	460c      	mov	r4, r1
 80175c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80175c8:	2900      	cmp	r1, #0
 80175ca:	b096      	sub	sp, #88	@ 0x58
 80175cc:	4615      	mov	r5, r2
 80175ce:	461e      	mov	r6, r3
 80175d0:	da0d      	bge.n	80175ee <__swhatbuf_r+0x2e>
 80175d2:	89a3      	ldrh	r3, [r4, #12]
 80175d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80175d8:	f04f 0100 	mov.w	r1, #0
 80175dc:	bf14      	ite	ne
 80175de:	2340      	movne	r3, #64	@ 0x40
 80175e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80175e4:	2000      	movs	r0, #0
 80175e6:	6031      	str	r1, [r6, #0]
 80175e8:	602b      	str	r3, [r5, #0]
 80175ea:	b016      	add	sp, #88	@ 0x58
 80175ec:	bd70      	pop	{r4, r5, r6, pc}
 80175ee:	466a      	mov	r2, sp
 80175f0:	f000 f862 	bl	80176b8 <_fstat_r>
 80175f4:	2800      	cmp	r0, #0
 80175f6:	dbec      	blt.n	80175d2 <__swhatbuf_r+0x12>
 80175f8:	9901      	ldr	r1, [sp, #4]
 80175fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80175fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8017602:	4259      	negs	r1, r3
 8017604:	4159      	adcs	r1, r3
 8017606:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801760a:	e7eb      	b.n	80175e4 <__swhatbuf_r+0x24>

0801760c <__smakebuf_r>:
 801760c:	898b      	ldrh	r3, [r1, #12]
 801760e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017610:	079d      	lsls	r5, r3, #30
 8017612:	4606      	mov	r6, r0
 8017614:	460c      	mov	r4, r1
 8017616:	d507      	bpl.n	8017628 <__smakebuf_r+0x1c>
 8017618:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801761c:	6023      	str	r3, [r4, #0]
 801761e:	6123      	str	r3, [r4, #16]
 8017620:	2301      	movs	r3, #1
 8017622:	6163      	str	r3, [r4, #20]
 8017624:	b003      	add	sp, #12
 8017626:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017628:	ab01      	add	r3, sp, #4
 801762a:	466a      	mov	r2, sp
 801762c:	f7ff ffc8 	bl	80175c0 <__swhatbuf_r>
 8017630:	9f00      	ldr	r7, [sp, #0]
 8017632:	4605      	mov	r5, r0
 8017634:	4639      	mov	r1, r7
 8017636:	4630      	mov	r0, r6
 8017638:	f7ff f876 	bl	8016728 <_malloc_r>
 801763c:	b948      	cbnz	r0, 8017652 <__smakebuf_r+0x46>
 801763e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017642:	059a      	lsls	r2, r3, #22
 8017644:	d4ee      	bmi.n	8017624 <__smakebuf_r+0x18>
 8017646:	f023 0303 	bic.w	r3, r3, #3
 801764a:	f043 0302 	orr.w	r3, r3, #2
 801764e:	81a3      	strh	r3, [r4, #12]
 8017650:	e7e2      	b.n	8017618 <__smakebuf_r+0xc>
 8017652:	89a3      	ldrh	r3, [r4, #12]
 8017654:	6020      	str	r0, [r4, #0]
 8017656:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801765a:	81a3      	strh	r3, [r4, #12]
 801765c:	9b01      	ldr	r3, [sp, #4]
 801765e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8017662:	b15b      	cbz	r3, 801767c <__smakebuf_r+0x70>
 8017664:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017668:	4630      	mov	r0, r6
 801766a:	f000 f837 	bl	80176dc <_isatty_r>
 801766e:	b128      	cbz	r0, 801767c <__smakebuf_r+0x70>
 8017670:	89a3      	ldrh	r3, [r4, #12]
 8017672:	f023 0303 	bic.w	r3, r3, #3
 8017676:	f043 0301 	orr.w	r3, r3, #1
 801767a:	81a3      	strh	r3, [r4, #12]
 801767c:	89a3      	ldrh	r3, [r4, #12]
 801767e:	431d      	orrs	r5, r3
 8017680:	81a5      	strh	r5, [r4, #12]
 8017682:	e7cf      	b.n	8017624 <__smakebuf_r+0x18>

08017684 <memmove>:
 8017684:	4288      	cmp	r0, r1
 8017686:	b510      	push	{r4, lr}
 8017688:	eb01 0402 	add.w	r4, r1, r2
 801768c:	d902      	bls.n	8017694 <memmove+0x10>
 801768e:	4284      	cmp	r4, r0
 8017690:	4623      	mov	r3, r4
 8017692:	d807      	bhi.n	80176a4 <memmove+0x20>
 8017694:	1e43      	subs	r3, r0, #1
 8017696:	42a1      	cmp	r1, r4
 8017698:	d008      	beq.n	80176ac <memmove+0x28>
 801769a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801769e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80176a2:	e7f8      	b.n	8017696 <memmove+0x12>
 80176a4:	4402      	add	r2, r0
 80176a6:	4601      	mov	r1, r0
 80176a8:	428a      	cmp	r2, r1
 80176aa:	d100      	bne.n	80176ae <memmove+0x2a>
 80176ac:	bd10      	pop	{r4, pc}
 80176ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80176b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80176b6:	e7f7      	b.n	80176a8 <memmove+0x24>

080176b8 <_fstat_r>:
 80176b8:	b538      	push	{r3, r4, r5, lr}
 80176ba:	4d07      	ldr	r5, [pc, #28]	@ (80176d8 <_fstat_r+0x20>)
 80176bc:	2300      	movs	r3, #0
 80176be:	4604      	mov	r4, r0
 80176c0:	4608      	mov	r0, r1
 80176c2:	4611      	mov	r1, r2
 80176c4:	602b      	str	r3, [r5, #0]
 80176c6:	f7ec fd3f 	bl	8004148 <_fstat>
 80176ca:	1c43      	adds	r3, r0, #1
 80176cc:	d102      	bne.n	80176d4 <_fstat_r+0x1c>
 80176ce:	682b      	ldr	r3, [r5, #0]
 80176d0:	b103      	cbz	r3, 80176d4 <_fstat_r+0x1c>
 80176d2:	6023      	str	r3, [r4, #0]
 80176d4:	bd38      	pop	{r3, r4, r5, pc}
 80176d6:	bf00      	nop
 80176d8:	20011c28 	.word	0x20011c28

080176dc <_isatty_r>:
 80176dc:	b538      	push	{r3, r4, r5, lr}
 80176de:	4d06      	ldr	r5, [pc, #24]	@ (80176f8 <_isatty_r+0x1c>)
 80176e0:	2300      	movs	r3, #0
 80176e2:	4604      	mov	r4, r0
 80176e4:	4608      	mov	r0, r1
 80176e6:	602b      	str	r3, [r5, #0]
 80176e8:	f7ec fd3e 	bl	8004168 <_isatty>
 80176ec:	1c43      	adds	r3, r0, #1
 80176ee:	d102      	bne.n	80176f6 <_isatty_r+0x1a>
 80176f0:	682b      	ldr	r3, [r5, #0]
 80176f2:	b103      	cbz	r3, 80176f6 <_isatty_r+0x1a>
 80176f4:	6023      	str	r3, [r4, #0]
 80176f6:	bd38      	pop	{r3, r4, r5, pc}
 80176f8:	20011c28 	.word	0x20011c28

080176fc <_sbrk_r>:
 80176fc:	b538      	push	{r3, r4, r5, lr}
 80176fe:	4d06      	ldr	r5, [pc, #24]	@ (8017718 <_sbrk_r+0x1c>)
 8017700:	2300      	movs	r3, #0
 8017702:	4604      	mov	r4, r0
 8017704:	4608      	mov	r0, r1
 8017706:	602b      	str	r3, [r5, #0]
 8017708:	f7ec fd46 	bl	8004198 <_sbrk>
 801770c:	1c43      	adds	r3, r0, #1
 801770e:	d102      	bne.n	8017716 <_sbrk_r+0x1a>
 8017710:	682b      	ldr	r3, [r5, #0]
 8017712:	b103      	cbz	r3, 8017716 <_sbrk_r+0x1a>
 8017714:	6023      	str	r3, [r4, #0]
 8017716:	bd38      	pop	{r3, r4, r5, pc}
 8017718:	20011c28 	.word	0x20011c28

0801771c <__assert_func>:
 801771c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801771e:	4614      	mov	r4, r2
 8017720:	461a      	mov	r2, r3
 8017722:	4b09      	ldr	r3, [pc, #36]	@ (8017748 <__assert_func+0x2c>)
 8017724:	681b      	ldr	r3, [r3, #0]
 8017726:	4605      	mov	r5, r0
 8017728:	68d8      	ldr	r0, [r3, #12]
 801772a:	b14c      	cbz	r4, 8017740 <__assert_func+0x24>
 801772c:	4b07      	ldr	r3, [pc, #28]	@ (801774c <__assert_func+0x30>)
 801772e:	9100      	str	r1, [sp, #0]
 8017730:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017734:	4906      	ldr	r1, [pc, #24]	@ (8017750 <__assert_func+0x34>)
 8017736:	462b      	mov	r3, r5
 8017738:	f000 f870 	bl	801781c <fiprintf>
 801773c:	f000 f880 	bl	8017840 <abort>
 8017740:	4b04      	ldr	r3, [pc, #16]	@ (8017754 <__assert_func+0x38>)
 8017742:	461c      	mov	r4, r3
 8017744:	e7f3      	b.n	801772e <__assert_func+0x12>
 8017746:	bf00      	nop
 8017748:	20000020 	.word	0x20000020
 801774c:	08017f06 	.word	0x08017f06
 8017750:	08017f13 	.word	0x08017f13
 8017754:	08017f41 	.word	0x08017f41

08017758 <_calloc_r>:
 8017758:	b570      	push	{r4, r5, r6, lr}
 801775a:	fba1 5402 	umull	r5, r4, r1, r2
 801775e:	b934      	cbnz	r4, 801776e <_calloc_r+0x16>
 8017760:	4629      	mov	r1, r5
 8017762:	f7fe ffe1 	bl	8016728 <_malloc_r>
 8017766:	4606      	mov	r6, r0
 8017768:	b928      	cbnz	r0, 8017776 <_calloc_r+0x1e>
 801776a:	4630      	mov	r0, r6
 801776c:	bd70      	pop	{r4, r5, r6, pc}
 801776e:	220c      	movs	r2, #12
 8017770:	6002      	str	r2, [r0, #0]
 8017772:	2600      	movs	r6, #0
 8017774:	e7f9      	b.n	801776a <_calloc_r+0x12>
 8017776:	462a      	mov	r2, r5
 8017778:	4621      	mov	r1, r4
 801777a:	f7fe f869 	bl	8015850 <memset>
 801777e:	e7f4      	b.n	801776a <_calloc_r+0x12>

08017780 <__ascii_mbtowc>:
 8017780:	b082      	sub	sp, #8
 8017782:	b901      	cbnz	r1, 8017786 <__ascii_mbtowc+0x6>
 8017784:	a901      	add	r1, sp, #4
 8017786:	b142      	cbz	r2, 801779a <__ascii_mbtowc+0x1a>
 8017788:	b14b      	cbz	r3, 801779e <__ascii_mbtowc+0x1e>
 801778a:	7813      	ldrb	r3, [r2, #0]
 801778c:	600b      	str	r3, [r1, #0]
 801778e:	7812      	ldrb	r2, [r2, #0]
 8017790:	1e10      	subs	r0, r2, #0
 8017792:	bf18      	it	ne
 8017794:	2001      	movne	r0, #1
 8017796:	b002      	add	sp, #8
 8017798:	4770      	bx	lr
 801779a:	4610      	mov	r0, r2
 801779c:	e7fb      	b.n	8017796 <__ascii_mbtowc+0x16>
 801779e:	f06f 0001 	mvn.w	r0, #1
 80177a2:	e7f8      	b.n	8017796 <__ascii_mbtowc+0x16>

080177a4 <_realloc_r>:
 80177a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80177a8:	4607      	mov	r7, r0
 80177aa:	4614      	mov	r4, r2
 80177ac:	460d      	mov	r5, r1
 80177ae:	b921      	cbnz	r1, 80177ba <_realloc_r+0x16>
 80177b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80177b4:	4611      	mov	r1, r2
 80177b6:	f7fe bfb7 	b.w	8016728 <_malloc_r>
 80177ba:	b92a      	cbnz	r2, 80177c8 <_realloc_r+0x24>
 80177bc:	f7fe ff40 	bl	8016640 <_free_r>
 80177c0:	4625      	mov	r5, r4
 80177c2:	4628      	mov	r0, r5
 80177c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80177c8:	f000 f841 	bl	801784e <_malloc_usable_size_r>
 80177cc:	4284      	cmp	r4, r0
 80177ce:	4606      	mov	r6, r0
 80177d0:	d802      	bhi.n	80177d8 <_realloc_r+0x34>
 80177d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80177d6:	d8f4      	bhi.n	80177c2 <_realloc_r+0x1e>
 80177d8:	4621      	mov	r1, r4
 80177da:	4638      	mov	r0, r7
 80177dc:	f7fe ffa4 	bl	8016728 <_malloc_r>
 80177e0:	4680      	mov	r8, r0
 80177e2:	b908      	cbnz	r0, 80177e8 <_realloc_r+0x44>
 80177e4:	4645      	mov	r5, r8
 80177e6:	e7ec      	b.n	80177c2 <_realloc_r+0x1e>
 80177e8:	42b4      	cmp	r4, r6
 80177ea:	4622      	mov	r2, r4
 80177ec:	4629      	mov	r1, r5
 80177ee:	bf28      	it	cs
 80177f0:	4632      	movcs	r2, r6
 80177f2:	f7fe f8be 	bl	8015972 <memcpy>
 80177f6:	4629      	mov	r1, r5
 80177f8:	4638      	mov	r0, r7
 80177fa:	f7fe ff21 	bl	8016640 <_free_r>
 80177fe:	e7f1      	b.n	80177e4 <_realloc_r+0x40>

08017800 <__ascii_wctomb>:
 8017800:	4603      	mov	r3, r0
 8017802:	4608      	mov	r0, r1
 8017804:	b141      	cbz	r1, 8017818 <__ascii_wctomb+0x18>
 8017806:	2aff      	cmp	r2, #255	@ 0xff
 8017808:	d904      	bls.n	8017814 <__ascii_wctomb+0x14>
 801780a:	228a      	movs	r2, #138	@ 0x8a
 801780c:	601a      	str	r2, [r3, #0]
 801780e:	f04f 30ff 	mov.w	r0, #4294967295
 8017812:	4770      	bx	lr
 8017814:	700a      	strb	r2, [r1, #0]
 8017816:	2001      	movs	r0, #1
 8017818:	4770      	bx	lr
	...

0801781c <fiprintf>:
 801781c:	b40e      	push	{r1, r2, r3}
 801781e:	b503      	push	{r0, r1, lr}
 8017820:	4601      	mov	r1, r0
 8017822:	ab03      	add	r3, sp, #12
 8017824:	4805      	ldr	r0, [pc, #20]	@ (801783c <fiprintf+0x20>)
 8017826:	f853 2b04 	ldr.w	r2, [r3], #4
 801782a:	6800      	ldr	r0, [r0, #0]
 801782c:	9301      	str	r3, [sp, #4]
 801782e:	f7ff fd03 	bl	8017238 <_vfiprintf_r>
 8017832:	b002      	add	sp, #8
 8017834:	f85d eb04 	ldr.w	lr, [sp], #4
 8017838:	b003      	add	sp, #12
 801783a:	4770      	bx	lr
 801783c:	20000020 	.word	0x20000020

08017840 <abort>:
 8017840:	b508      	push	{r3, lr}
 8017842:	2006      	movs	r0, #6
 8017844:	f000 f834 	bl	80178b0 <raise>
 8017848:	2001      	movs	r0, #1
 801784a:	f7ec fc2d 	bl	80040a8 <_exit>

0801784e <_malloc_usable_size_r>:
 801784e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017852:	1f18      	subs	r0, r3, #4
 8017854:	2b00      	cmp	r3, #0
 8017856:	bfbc      	itt	lt
 8017858:	580b      	ldrlt	r3, [r1, r0]
 801785a:	18c0      	addlt	r0, r0, r3
 801785c:	4770      	bx	lr

0801785e <_raise_r>:
 801785e:	291f      	cmp	r1, #31
 8017860:	b538      	push	{r3, r4, r5, lr}
 8017862:	4605      	mov	r5, r0
 8017864:	460c      	mov	r4, r1
 8017866:	d904      	bls.n	8017872 <_raise_r+0x14>
 8017868:	2316      	movs	r3, #22
 801786a:	6003      	str	r3, [r0, #0]
 801786c:	f04f 30ff 	mov.w	r0, #4294967295
 8017870:	bd38      	pop	{r3, r4, r5, pc}
 8017872:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8017874:	b112      	cbz	r2, 801787c <_raise_r+0x1e>
 8017876:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801787a:	b94b      	cbnz	r3, 8017890 <_raise_r+0x32>
 801787c:	4628      	mov	r0, r5
 801787e:	f000 f831 	bl	80178e4 <_getpid_r>
 8017882:	4622      	mov	r2, r4
 8017884:	4601      	mov	r1, r0
 8017886:	4628      	mov	r0, r5
 8017888:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801788c:	f000 b818 	b.w	80178c0 <_kill_r>
 8017890:	2b01      	cmp	r3, #1
 8017892:	d00a      	beq.n	80178aa <_raise_r+0x4c>
 8017894:	1c59      	adds	r1, r3, #1
 8017896:	d103      	bne.n	80178a0 <_raise_r+0x42>
 8017898:	2316      	movs	r3, #22
 801789a:	6003      	str	r3, [r0, #0]
 801789c:	2001      	movs	r0, #1
 801789e:	e7e7      	b.n	8017870 <_raise_r+0x12>
 80178a0:	2100      	movs	r1, #0
 80178a2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80178a6:	4620      	mov	r0, r4
 80178a8:	4798      	blx	r3
 80178aa:	2000      	movs	r0, #0
 80178ac:	e7e0      	b.n	8017870 <_raise_r+0x12>
	...

080178b0 <raise>:
 80178b0:	4b02      	ldr	r3, [pc, #8]	@ (80178bc <raise+0xc>)
 80178b2:	4601      	mov	r1, r0
 80178b4:	6818      	ldr	r0, [r3, #0]
 80178b6:	f7ff bfd2 	b.w	801785e <_raise_r>
 80178ba:	bf00      	nop
 80178bc:	20000020 	.word	0x20000020

080178c0 <_kill_r>:
 80178c0:	b538      	push	{r3, r4, r5, lr}
 80178c2:	4d07      	ldr	r5, [pc, #28]	@ (80178e0 <_kill_r+0x20>)
 80178c4:	2300      	movs	r3, #0
 80178c6:	4604      	mov	r4, r0
 80178c8:	4608      	mov	r0, r1
 80178ca:	4611      	mov	r1, r2
 80178cc:	602b      	str	r3, [r5, #0]
 80178ce:	f7ec fbdb 	bl	8004088 <_kill>
 80178d2:	1c43      	adds	r3, r0, #1
 80178d4:	d102      	bne.n	80178dc <_kill_r+0x1c>
 80178d6:	682b      	ldr	r3, [r5, #0]
 80178d8:	b103      	cbz	r3, 80178dc <_kill_r+0x1c>
 80178da:	6023      	str	r3, [r4, #0]
 80178dc:	bd38      	pop	{r3, r4, r5, pc}
 80178de:	bf00      	nop
 80178e0:	20011c28 	.word	0x20011c28

080178e4 <_getpid_r>:
 80178e4:	f7ec bbc8 	b.w	8004078 <_getpid>

080178e8 <_init>:
 80178e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80178ea:	bf00      	nop
 80178ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80178ee:	bc08      	pop	{r3}
 80178f0:	469e      	mov	lr, r3
 80178f2:	4770      	bx	lr

080178f4 <_fini>:
 80178f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80178f6:	bf00      	nop
 80178f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80178fa:	bc08      	pop	{r3}
 80178fc:	469e      	mov	lr, r3
 80178fe:	4770      	bx	lr
