<stg><name>kNN_Predict_4_Pipeline_VITIS_LOOP_121_4</name>


<trans_list>

<trans id="488" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %distance_q2_t2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q2_t2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %distance_q2_t1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q2_t1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %distance_q2_t0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q2_t0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %distance_q1_t3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q1_t3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %distance_q1_t2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q1_t2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %distance_q1_t1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q1_t1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %distance_q1_t0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q1_t0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %distance_q0_t3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q0_t3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %distance_q0_t2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q0_t2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %distance_q0_t1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q0_t1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %distance_q0_t0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q0_t0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %distance_q2_t3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q2_t3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %distance_q3_t0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q3_t0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %distance_q3_t1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q3_t1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %distance_q3_t2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q3_t2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %distance_q3_t3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="distance_q3_t3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %training_X_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %training_X_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %training_X_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %training_X_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %testing_X, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %mul_ln64_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln64

]]></Node>
<StgValue><ssdm name="mul_ln64_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %mul_ln63_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln63

]]></Node>
<StgValue><ssdm name="mul_ln63_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %mul_ln62_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln62

]]></Node>
<StgValue><ssdm name="mul_ln62_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %mul_ln61_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln61

]]></Node>
<StgValue><ssdm name="mul_ln61_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:26 %mul_ln136_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln136

]]></Node>
<StgValue><ssdm name="mul_ln136_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:27 %store_ln0 = store i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:28 %store_ln0 = store i64 0, i64 %distance_q3_t3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:29 %store_ln0 = store i64 0, i64 %distance_q3_t2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i64 0, i64 %distance_q3_t1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i64 0, i64 %distance_q3_t0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i64 0, i64 %distance_q2_t3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i64 0, i64 %distance_q0_t0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i64 0, i64 %distance_q0_t1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i64 0, i64 %distance_q0_t2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i64 0, i64 %distance_q0_t3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i64 0, i64 %distance_q1_t0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i64 0, i64 %distance_q1_t1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i64 0, i64 %distance_q1_t2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i64 0, i64 %distance_q1_t3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i64 0, i64 %distance_q2_t0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i64 0, i64 %distance_q2_t1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:43 %store_ln0 = store i64 0, i64 %distance_q2_t2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:44 %br_ln0 = br void %for.inc214

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc214:0 %j_1 = load i6 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc214:1 %icmp_ln121 = icmp_eq  i6 %j_1, i6 43

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc214:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 43, i64 43, i64 43

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc214:3 %add_ln121 = add i6 %j_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc214:4 %br_ln121 = br i1 %icmp_ln121, void %for.inc214.split, void %for.end216.exitStub

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="6">
<![CDATA[
for.inc214.split:16 %zext_ln136 = zext i6 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc214.split:17 %add_ln136 = add i16 %mul_ln136_read, i16 %zext_ln136

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="16">
<![CDATA[
for.inc214.split:18 %zext_ln136_1 = zext i16 %add_ln136

]]></Node>
<StgValue><ssdm name="zext_ln136_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc214.split:19 %training_X_0_addr = getelementptr i32 %training_X_0, i64 0, i64 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="training_X_0_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc214.split:20 %training_X_1_addr = getelementptr i32 %training_X_1, i64 0, i64 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="training_X_1_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc214.split:21 %training_X_2_addr = getelementptr i32 %training_X_2, i64 0, i64 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="training_X_2_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc214.split:22 %training_X_3_addr = getelementptr i32 %training_X_3, i64 0, i64 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="training_X_3_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc214.split:23 %add_ln124 = add i16 %mul_ln61_read, i16 %zext_ln136

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="16">
<![CDATA[
for.inc214.split:24 %zext_ln124 = zext i16 %add_ln124

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc214.split:25 %testing_X_addr = getelementptr i32 %testing_X, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="testing_X_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc214.split:26 %add_ln125 = add i16 %mul_ln62_read, i16 %zext_ln136

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="16">
<![CDATA[
for.inc214.split:27 %zext_ln125 = zext i16 %add_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc214.split:28 %testing_X_addr_1 = getelementptr i32 %testing_X, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="testing_X_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:37 %testing_X_load = load i16 %testing_X_addr

]]></Node>
<StgValue><ssdm name="testing_X_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:39 %testing_X_load_1 = load i16 %testing_X_addr_1

]]></Node>
<StgValue><ssdm name="testing_X_load_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:45 %training_X_0_load = load i16 %training_X_0_addr

]]></Node>
<StgValue><ssdm name="training_X_0_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:47 %training_X_1_load = load i16 %training_X_1_addr

]]></Node>
<StgValue><ssdm name="training_X_1_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:49 %training_X_2_load = load i16 %training_X_2_addr

]]></Node>
<StgValue><ssdm name="training_X_2_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:51 %training_X_3_load = load i16 %training_X_3_addr

]]></Node>
<StgValue><ssdm name="training_X_3_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:117 %store_ln121 = store i6 %add_ln121, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="94" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc214.split:29 %add_ln126 = add i16 %mul_ln63_read, i16 %zext_ln136

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="16">
<![CDATA[
for.inc214.split:30 %zext_ln126 = zext i16 %add_ln126

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc214.split:31 %testing_X_addr_2 = getelementptr i32 %testing_X, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="testing_X_addr_2"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc214.split:32 %add_ln127 = add i16 %mul_ln64_read, i16 %zext_ln136

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="16">
<![CDATA[
for.inc214.split:33 %zext_ln127 = zext i16 %add_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc214.split:34 %testing_X_addr_3 = getelementptr i32 %testing_X, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="testing_X_addr_3"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:37 %testing_X_load = load i16 %testing_X_addr

]]></Node>
<StgValue><ssdm name="testing_X_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
for.inc214.split:38 %q0_feat = bitcast i32 %testing_X_load

]]></Node>
<StgValue><ssdm name="q0_feat"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:39 %testing_X_load_1 = load i16 %testing_X_addr_1

]]></Node>
<StgValue><ssdm name="testing_X_load_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
for.inc214.split:40 %q1_feat = bitcast i32 %testing_X_load_1

]]></Node>
<StgValue><ssdm name="q1_feat"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:41 %testing_X_load_2 = load i16 %testing_X_addr_2

]]></Node>
<StgValue><ssdm name="testing_X_load_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:43 %testing_X_load_3 = load i16 %testing_X_addr_3

]]></Node>
<StgValue><ssdm name="testing_X_load_3"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:45 %training_X_0_load = load i16 %training_X_0_addr

]]></Node>
<StgValue><ssdm name="training_X_0_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
for.inc214.split:46 %t0_feat = bitcast i32 %training_X_0_load

]]></Node>
<StgValue><ssdm name="t0_feat"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:47 %training_X_1_load = load i16 %training_X_1_addr

]]></Node>
<StgValue><ssdm name="training_X_1_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
for.inc214.split:48 %t1_feat = bitcast i32 %training_X_1_load

]]></Node>
<StgValue><ssdm name="t1_feat"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:49 %training_X_2_load = load i16 %training_X_2_addr

]]></Node>
<StgValue><ssdm name="training_X_2_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
for.inc214.split:50 %t2_feat = bitcast i32 %training_X_2_load

]]></Node>
<StgValue><ssdm name="t2_feat"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:51 %training_X_3_load = load i16 %training_X_3_addr

]]></Node>
<StgValue><ssdm name="training_X_3_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
for.inc214.split:52 %t3_feat = bitcast i32 %training_X_3_load

]]></Node>
<StgValue><ssdm name="t3_feat"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="114" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:41 %testing_X_load_2 = load i16 %testing_X_addr_2

]]></Node>
<StgValue><ssdm name="testing_X_load_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
for.inc214.split:42 %q2_feat = bitcast i32 %testing_X_load_2

]]></Node>
<StgValue><ssdm name="q2_feat"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="16">
<![CDATA[
for.inc214.split:43 %testing_X_load_3 = load i16 %testing_X_addr_3

]]></Node>
<StgValue><ssdm name="testing_X_load_3"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
for.inc214.split:44 %q3_feat = bitcast i32 %testing_X_load_3

]]></Node>
<StgValue><ssdm name="q3_feat"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:53 %sub4 = fsub i32 %q0_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:55 %sub5 = fsub i32 %q1_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:69 %sub9 = fsub i32 %q0_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:71 %sub = fsub i32 %q1_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="122" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:53 %sub4 = fsub i32 %q0_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:55 %sub5 = fsub i32 %q1_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:57 %sub6 = fsub i32 %q2_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:59 %sub8 = fsub i32 %q3_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:69 %sub9 = fsub i32 %q0_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:71 %sub = fsub i32 %q1_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:73 %sub1 = fsub i32 %q2_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:75 %sub2 = fsub i32 %q3_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="130" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:53 %sub4 = fsub i32 %q0_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:55 %sub5 = fsub i32 %q1_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:57 %sub6 = fsub i32 %q2_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:59 %sub8 = fsub i32 %q3_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:69 %sub9 = fsub i32 %q0_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:71 %sub = fsub i32 %q1_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:73 %sub1 = fsub i32 %q2_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:75 %sub2 = fsub i32 %q3_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:85 %sub3 = fsub i32 %q0_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:87 %sub7 = fsub i32 %q1_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:89 %sub10 = fsub i32 %q2_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:91 %sub11 = fsub i32 %q3_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="142" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:53 %sub4 = fsub i32 %q0_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:55 %sub5 = fsub i32 %q1_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:57 %sub6 = fsub i32 %q2_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:59 %sub8 = fsub i32 %q3_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:69 %sub9 = fsub i32 %q0_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:71 %sub = fsub i32 %q1_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:73 %sub1 = fsub i32 %q2_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:75 %sub2 = fsub i32 %q3_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:85 %sub3 = fsub i32 %q0_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:87 %sub7 = fsub i32 %q1_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:89 %sub10 = fsub i32 %q2_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:91 %sub11 = fsub i32 %q3_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:101 %sub12 = fsub i32 %q0_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:103 %sub13 = fsub i32 %q1_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:105 %sub14 = fsub i32 %q2_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:107 %sub15 = fsub i32 %q3_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="158" st_id="7" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:54 %diff_q0_t0 = fpext i32 %sub4

]]></Node>
<StgValue><ssdm name="diff_q0_t0"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:56 %diff_q1_t1 = fpext i32 %sub5

]]></Node>
<StgValue><ssdm name="diff_q1_t1"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:57 %sub6 = fsub i32 %q2_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:59 %sub8 = fsub i32 %q3_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:70 %diff_q0_t1 = fpext i32 %sub9

]]></Node>
<StgValue><ssdm name="diff_q0_t1"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:72 %diff_q1_t2 = fpext i32 %sub

]]></Node>
<StgValue><ssdm name="diff_q1_t2"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:73 %sub1 = fsub i32 %q2_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:75 %sub2 = fsub i32 %q3_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:85 %sub3 = fsub i32 %q0_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:87 %sub7 = fsub i32 %q1_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:89 %sub10 = fsub i32 %q2_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:91 %sub11 = fsub i32 %q3_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:101 %sub12 = fsub i32 %q0_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:103 %sub13 = fsub i32 %q1_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:105 %sub14 = fsub i32 %q2_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:107 %sub15 = fsub i32 %q3_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="174" st_id="8" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:54 %diff_q0_t0 = fpext i32 %sub4

]]></Node>
<StgValue><ssdm name="diff_q0_t0"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:56 %diff_q1_t1 = fpext i32 %sub5

]]></Node>
<StgValue><ssdm name="diff_q1_t1"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:58 %diff_q2_t2 = fpext i32 %sub6

]]></Node>
<StgValue><ssdm name="diff_q2_t2"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:60 %diff_q3_t3 = fpext i32 %sub8

]]></Node>
<StgValue><ssdm name="diff_q3_t3"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:70 %diff_q0_t1 = fpext i32 %sub9

]]></Node>
<StgValue><ssdm name="diff_q0_t1"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:72 %diff_q1_t2 = fpext i32 %sub

]]></Node>
<StgValue><ssdm name="diff_q1_t2"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:74 %diff_q2_t3 = fpext i32 %sub1

]]></Node>
<StgValue><ssdm name="diff_q2_t3"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:76 %diff_q3_t0 = fpext i32 %sub2

]]></Node>
<StgValue><ssdm name="diff_q3_t0"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:85 %sub3 = fsub i32 %q0_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:87 %sub7 = fsub i32 %q1_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:89 %sub10 = fsub i32 %q2_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:91 %sub11 = fsub i32 %q3_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:101 %sub12 = fsub i32 %q0_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:103 %sub13 = fsub i32 %q1_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:105 %sub14 = fsub i32 %q2_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:107 %sub15 = fsub i32 %q3_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="190" st_id="9" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:58 %diff_q2_t2 = fpext i32 %sub6

]]></Node>
<StgValue><ssdm name="diff_q2_t2"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:60 %diff_q3_t3 = fpext i32 %sub8

]]></Node>
<StgValue><ssdm name="diff_q3_t3"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:61 %mul = dmul i64 %diff_q0_t0, i64 %diff_q0_t0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:63 %mul1 = dmul i64 %diff_q1_t1, i64 %diff_q1_t1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:74 %diff_q2_t3 = fpext i32 %sub1

]]></Node>
<StgValue><ssdm name="diff_q2_t3"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:76 %diff_q3_t0 = fpext i32 %sub2

]]></Node>
<StgValue><ssdm name="diff_q3_t0"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:77 %mul4 = dmul i64 %diff_q0_t1, i64 %diff_q0_t1

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:79 %mul5 = dmul i64 %diff_q1_t2, i64 %diff_q1_t2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:86 %diff_q0_t2 = fpext i32 %sub3

]]></Node>
<StgValue><ssdm name="diff_q0_t2"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:88 %diff_q1_t3 = fpext i32 %sub7

]]></Node>
<StgValue><ssdm name="diff_q1_t3"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:90 %diff_q2_t0 = fpext i32 %sub10

]]></Node>
<StgValue><ssdm name="diff_q2_t0"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:92 %diff_q3_t1 = fpext i32 %sub11

]]></Node>
<StgValue><ssdm name="diff_q3_t1"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:101 %sub12 = fsub i32 %q0_feat, i32 %t3_feat

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:103 %sub13 = fsub i32 %q1_feat, i32 %t0_feat

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:105 %sub14 = fsub i32 %q2_feat, i32 %t1_feat

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc214.split:107 %sub15 = fsub i32 %q3_feat, i32 %t2_feat

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="206" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:61 %mul = dmul i64 %diff_q0_t0, i64 %diff_q0_t0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:63 %mul1 = dmul i64 %diff_q1_t1, i64 %diff_q1_t1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:65 %mul2 = dmul i64 %diff_q2_t2, i64 %diff_q2_t2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:67 %mul3 = dmul i64 %diff_q3_t3, i64 %diff_q3_t3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:77 %mul4 = dmul i64 %diff_q0_t1, i64 %diff_q0_t1

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:79 %mul5 = dmul i64 %diff_q1_t2, i64 %diff_q1_t2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:81 %mul6 = dmul i64 %diff_q2_t3, i64 %diff_q2_t3

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:83 %mul7 = dmul i64 %diff_q3_t0, i64 %diff_q3_t0

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:86 %diff_q0_t2 = fpext i32 %sub3

]]></Node>
<StgValue><ssdm name="diff_q0_t2"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:88 %diff_q1_t3 = fpext i32 %sub7

]]></Node>
<StgValue><ssdm name="diff_q1_t3"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:90 %diff_q2_t0 = fpext i32 %sub10

]]></Node>
<StgValue><ssdm name="diff_q2_t0"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:92 %diff_q3_t1 = fpext i32 %sub11

]]></Node>
<StgValue><ssdm name="diff_q3_t1"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:102 %diff_q0_t3 = fpext i32 %sub12

]]></Node>
<StgValue><ssdm name="diff_q0_t3"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:104 %diff_q1_t0 = fpext i32 %sub13

]]></Node>
<StgValue><ssdm name="diff_q1_t0"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:106 %diff_q2_t1 = fpext i32 %sub14

]]></Node>
<StgValue><ssdm name="diff_q2_t1"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:108 %diff_q3_t2 = fpext i32 %sub15

]]></Node>
<StgValue><ssdm name="diff_q3_t2"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="222" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:61 %mul = dmul i64 %diff_q0_t0, i64 %diff_q0_t0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:63 %mul1 = dmul i64 %diff_q1_t1, i64 %diff_q1_t1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:65 %mul2 = dmul i64 %diff_q2_t2, i64 %diff_q2_t2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:67 %mul3 = dmul i64 %diff_q3_t3, i64 %diff_q3_t3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:77 %mul4 = dmul i64 %diff_q0_t1, i64 %diff_q0_t1

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:79 %mul5 = dmul i64 %diff_q1_t2, i64 %diff_q1_t2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:81 %mul6 = dmul i64 %diff_q2_t3, i64 %diff_q2_t3

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:83 %mul7 = dmul i64 %diff_q3_t0, i64 %diff_q3_t0

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:93 %mul8 = dmul i64 %diff_q0_t2, i64 %diff_q0_t2

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:95 %mul9 = dmul i64 %diff_q1_t3, i64 %diff_q1_t3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:97 %mul10 = dmul i64 %diff_q2_t0, i64 %diff_q2_t0

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:99 %mul11 = dmul i64 %diff_q3_t1, i64 %diff_q3_t1

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:102 %diff_q0_t3 = fpext i32 %sub12

]]></Node>
<StgValue><ssdm name="diff_q0_t3"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:104 %diff_q1_t0 = fpext i32 %sub13

]]></Node>
<StgValue><ssdm name="diff_q1_t0"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:106 %diff_q2_t1 = fpext i32 %sub14

]]></Node>
<StgValue><ssdm name="diff_q2_t1"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="32">
<![CDATA[
for.inc214.split:108 %diff_q3_t2 = fpext i32 %sub15

]]></Node>
<StgValue><ssdm name="diff_q3_t2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="238" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:61 %mul = dmul i64 %diff_q0_t0, i64 %diff_q0_t0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:63 %mul1 = dmul i64 %diff_q1_t1, i64 %diff_q1_t1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:65 %mul2 = dmul i64 %diff_q2_t2, i64 %diff_q2_t2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:67 %mul3 = dmul i64 %diff_q3_t3, i64 %diff_q3_t3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:77 %mul4 = dmul i64 %diff_q0_t1, i64 %diff_q0_t1

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:79 %mul5 = dmul i64 %diff_q1_t2, i64 %diff_q1_t2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:81 %mul6 = dmul i64 %diff_q2_t3, i64 %diff_q2_t3

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:83 %mul7 = dmul i64 %diff_q3_t0, i64 %diff_q3_t0

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:93 %mul8 = dmul i64 %diff_q0_t2, i64 %diff_q0_t2

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:95 %mul9 = dmul i64 %diff_q1_t3, i64 %diff_q1_t3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:97 %mul10 = dmul i64 %diff_q2_t0, i64 %diff_q2_t0

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:99 %mul11 = dmul i64 %diff_q3_t1, i64 %diff_q3_t1

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:109 %mul12 = dmul i64 %diff_q0_t3, i64 %diff_q0_t3

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:111 %mul13 = dmul i64 %diff_q1_t0, i64 %diff_q1_t0

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:113 %mul14 = dmul i64 %diff_q2_t1, i64 %diff_q2_t1

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:115 %mul15 = dmul i64 %diff_q3_t2, i64 %diff_q3_t2

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="254" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:61 %mul = dmul i64 %diff_q0_t0, i64 %diff_q0_t0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:63 %mul1 = dmul i64 %diff_q1_t1, i64 %diff_q1_t1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:65 %mul2 = dmul i64 %diff_q2_t2, i64 %diff_q2_t2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:67 %mul3 = dmul i64 %diff_q3_t3, i64 %diff_q3_t3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:77 %mul4 = dmul i64 %diff_q0_t1, i64 %diff_q0_t1

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:79 %mul5 = dmul i64 %diff_q1_t2, i64 %diff_q1_t2

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:81 %mul6 = dmul i64 %diff_q2_t3, i64 %diff_q2_t3

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:83 %mul7 = dmul i64 %diff_q3_t0, i64 %diff_q3_t0

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:93 %mul8 = dmul i64 %diff_q0_t2, i64 %diff_q0_t2

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:95 %mul9 = dmul i64 %diff_q1_t3, i64 %diff_q1_t3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:97 %mul10 = dmul i64 %diff_q2_t0, i64 %diff_q2_t0

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:99 %mul11 = dmul i64 %diff_q3_t1, i64 %diff_q3_t1

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:109 %mul12 = dmul i64 %diff_q0_t3, i64 %diff_q0_t3

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:111 %mul13 = dmul i64 %diff_q1_t0, i64 %diff_q1_t0

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:113 %mul14 = dmul i64 %diff_q2_t1, i64 %diff_q2_t1

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:115 %mul15 = dmul i64 %diff_q3_t2, i64 %diff_q3_t2

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:4 %distance_q1_t2_load = load i64 %distance_q1_t2

]]></Node>
<StgValue><ssdm name="distance_q1_t2_load"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:5 %distance_q1_t1_load = load i64 %distance_q1_t1

]]></Node>
<StgValue><ssdm name="distance_q1_t1_load"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:9 %distance_q0_t1_load = load i64 %distance_q0_t1

]]></Node>
<StgValue><ssdm name="distance_q0_t1_load"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:10 %distance_q0_t0_load = load i64 %distance_q0_t0

]]></Node>
<StgValue><ssdm name="distance_q0_t0_load"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:62 %distance_q0_t0_1 = dadd i64 %distance_q0_t0_load, i64 %mul

]]></Node>
<StgValue><ssdm name="distance_q0_t0_1"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:64 %distance_q1_t1_1 = dadd i64 %distance_q1_t1_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="distance_q1_t1_1"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:65 %mul2 = dmul i64 %diff_q2_t2, i64 %diff_q2_t2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:67 %mul3 = dmul i64 %diff_q3_t3, i64 %diff_q3_t3

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:78 %distance_q0_t1_1 = dadd i64 %distance_q0_t1_load, i64 %mul4

]]></Node>
<StgValue><ssdm name="distance_q0_t1_1"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:80 %distance_q1_t2_1 = dadd i64 %distance_q1_t2_load, i64 %mul5

]]></Node>
<StgValue><ssdm name="distance_q1_t2_1"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:81 %mul6 = dmul i64 %diff_q2_t3, i64 %diff_q2_t3

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:83 %mul7 = dmul i64 %diff_q3_t0, i64 %diff_q3_t0

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:93 %mul8 = dmul i64 %diff_q0_t2, i64 %diff_q0_t2

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:95 %mul9 = dmul i64 %diff_q1_t3, i64 %diff_q1_t3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:97 %mul10 = dmul i64 %diff_q2_t0, i64 %diff_q2_t0

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:99 %mul11 = dmul i64 %diff_q3_t1, i64 %diff_q3_t1

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:109 %mul12 = dmul i64 %diff_q0_t3, i64 %diff_q0_t3

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:111 %mul13 = dmul i64 %diff_q1_t0, i64 %diff_q1_t0

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:113 %mul14 = dmul i64 %diff_q2_t1, i64 %diff_q2_t1

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:115 %mul15 = dmul i64 %diff_q3_t2, i64 %diff_q3_t2

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:0 %distance_q2_t2_load = load i64 %distance_q2_t2

]]></Node>
<StgValue><ssdm name="distance_q2_t2_load"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:11 %distance_q2_t3_load = load i64 %distance_q2_t3

]]></Node>
<StgValue><ssdm name="distance_q2_t3_load"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:12 %distance_q3_t0_load = load i64 %distance_q3_t0

]]></Node>
<StgValue><ssdm name="distance_q3_t0_load"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:15 %distance_q3_t3_load = load i64 %distance_q3_t3

]]></Node>
<StgValue><ssdm name="distance_q3_t3_load"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:62 %distance_q0_t0_1 = dadd i64 %distance_q0_t0_load, i64 %mul

]]></Node>
<StgValue><ssdm name="distance_q0_t0_1"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:64 %distance_q1_t1_1 = dadd i64 %distance_q1_t1_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="distance_q1_t1_1"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:66 %distance_q2_t2_1 = dadd i64 %distance_q2_t2_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="distance_q2_t2_1"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:68 %distance_q3_t3_1 = dadd i64 %distance_q3_t3_load, i64 %mul3

]]></Node>
<StgValue><ssdm name="distance_q3_t3_1"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:78 %distance_q0_t1_1 = dadd i64 %distance_q0_t1_load, i64 %mul4

]]></Node>
<StgValue><ssdm name="distance_q0_t1_1"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:80 %distance_q1_t2_1 = dadd i64 %distance_q1_t2_load, i64 %mul5

]]></Node>
<StgValue><ssdm name="distance_q1_t2_1"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:82 %distance_q2_t3_1 = dadd i64 %distance_q2_t3_load, i64 %mul6

]]></Node>
<StgValue><ssdm name="distance_q2_t3_1"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:84 %distance_q3_t0_1 = dadd i64 %distance_q3_t0_load, i64 %mul7

]]></Node>
<StgValue><ssdm name="distance_q3_t0_1"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:93 %mul8 = dmul i64 %diff_q0_t2, i64 %diff_q0_t2

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:95 %mul9 = dmul i64 %diff_q1_t3, i64 %diff_q1_t3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:97 %mul10 = dmul i64 %diff_q2_t0, i64 %diff_q2_t0

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:99 %mul11 = dmul i64 %diff_q3_t1, i64 %diff_q3_t1

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:109 %mul12 = dmul i64 %diff_q0_t3, i64 %diff_q0_t3

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:111 %mul13 = dmul i64 %diff_q1_t0, i64 %diff_q1_t0

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:113 %mul14 = dmul i64 %diff_q2_t1, i64 %diff_q2_t1

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:115 %mul15 = dmul i64 %diff_q3_t2, i64 %diff_q3_t2

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:2 %distance_q2_t0_load = load i64 %distance_q2_t0

]]></Node>
<StgValue><ssdm name="distance_q2_t0_load"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:3 %distance_q1_t3_load = load i64 %distance_q1_t3

]]></Node>
<StgValue><ssdm name="distance_q1_t3_load"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:8 %distance_q0_t2_load = load i64 %distance_q0_t2

]]></Node>
<StgValue><ssdm name="distance_q0_t2_load"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:13 %distance_q3_t1_load = load i64 %distance_q3_t1

]]></Node>
<StgValue><ssdm name="distance_q3_t1_load"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:62 %distance_q0_t0_1 = dadd i64 %distance_q0_t0_load, i64 %mul

]]></Node>
<StgValue><ssdm name="distance_q0_t0_1"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:64 %distance_q1_t1_1 = dadd i64 %distance_q1_t1_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="distance_q1_t1_1"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:66 %distance_q2_t2_1 = dadd i64 %distance_q2_t2_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="distance_q2_t2_1"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:68 %distance_q3_t3_1 = dadd i64 %distance_q3_t3_load, i64 %mul3

]]></Node>
<StgValue><ssdm name="distance_q3_t3_1"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:78 %distance_q0_t1_1 = dadd i64 %distance_q0_t1_load, i64 %mul4

]]></Node>
<StgValue><ssdm name="distance_q0_t1_1"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:80 %distance_q1_t2_1 = dadd i64 %distance_q1_t2_load, i64 %mul5

]]></Node>
<StgValue><ssdm name="distance_q1_t2_1"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:82 %distance_q2_t3_1 = dadd i64 %distance_q2_t3_load, i64 %mul6

]]></Node>
<StgValue><ssdm name="distance_q2_t3_1"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:84 %distance_q3_t0_1 = dadd i64 %distance_q3_t0_load, i64 %mul7

]]></Node>
<StgValue><ssdm name="distance_q3_t0_1"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:94 %distance_q0_t2_1 = dadd i64 %distance_q0_t2_load, i64 %mul8

]]></Node>
<StgValue><ssdm name="distance_q0_t2_1"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:96 %distance_q1_t3_1 = dadd i64 %distance_q1_t3_load, i64 %mul9

]]></Node>
<StgValue><ssdm name="distance_q1_t3_1"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:98 %distance_q2_t0_1 = dadd i64 %distance_q2_t0_load, i64 %mul10

]]></Node>
<StgValue><ssdm name="distance_q2_t0_1"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:100 %distance_q3_t1_1 = dadd i64 %distance_q3_t1_load, i64 %mul11

]]></Node>
<StgValue><ssdm name="distance_q3_t1_1"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:109 %mul12 = dmul i64 %diff_q0_t3, i64 %diff_q0_t3

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:111 %mul13 = dmul i64 %diff_q1_t0, i64 %diff_q1_t0

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:113 %mul14 = dmul i64 %diff_q2_t1, i64 %diff_q2_t1

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:115 %mul15 = dmul i64 %diff_q3_t2, i64 %diff_q3_t2

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="330" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:1 %distance_q2_t1_load = load i64 %distance_q2_t1

]]></Node>
<StgValue><ssdm name="distance_q2_t1_load"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:6 %distance_q1_t0_load = load i64 %distance_q1_t0

]]></Node>
<StgValue><ssdm name="distance_q1_t0_load"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:7 %distance_q0_t3_load = load i64 %distance_q0_t3

]]></Node>
<StgValue><ssdm name="distance_q0_t3_load"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc214.split:14 %distance_q3_t2_load = load i64 %distance_q3_t2

]]></Node>
<StgValue><ssdm name="distance_q3_t2_load"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:62 %distance_q0_t0_1 = dadd i64 %distance_q0_t0_load, i64 %mul

]]></Node>
<StgValue><ssdm name="distance_q0_t0_1"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:64 %distance_q1_t1_1 = dadd i64 %distance_q1_t1_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="distance_q1_t1_1"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:66 %distance_q2_t2_1 = dadd i64 %distance_q2_t2_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="distance_q2_t2_1"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:68 %distance_q3_t3_1 = dadd i64 %distance_q3_t3_load, i64 %mul3

]]></Node>
<StgValue><ssdm name="distance_q3_t3_1"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:78 %distance_q0_t1_1 = dadd i64 %distance_q0_t1_load, i64 %mul4

]]></Node>
<StgValue><ssdm name="distance_q0_t1_1"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:80 %distance_q1_t2_1 = dadd i64 %distance_q1_t2_load, i64 %mul5

]]></Node>
<StgValue><ssdm name="distance_q1_t2_1"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:82 %distance_q2_t3_1 = dadd i64 %distance_q2_t3_load, i64 %mul6

]]></Node>
<StgValue><ssdm name="distance_q2_t3_1"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:84 %distance_q3_t0_1 = dadd i64 %distance_q3_t0_load, i64 %mul7

]]></Node>
<StgValue><ssdm name="distance_q3_t0_1"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:94 %distance_q0_t2_1 = dadd i64 %distance_q0_t2_load, i64 %mul8

]]></Node>
<StgValue><ssdm name="distance_q0_t2_1"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:96 %distance_q1_t3_1 = dadd i64 %distance_q1_t3_load, i64 %mul9

]]></Node>
<StgValue><ssdm name="distance_q1_t3_1"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:98 %distance_q2_t0_1 = dadd i64 %distance_q2_t0_load, i64 %mul10

]]></Node>
<StgValue><ssdm name="distance_q2_t0_1"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:100 %distance_q3_t1_1 = dadd i64 %distance_q3_t1_load, i64 %mul11

]]></Node>
<StgValue><ssdm name="distance_q3_t1_1"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:110 %distance_q0_t3_1 = dadd i64 %distance_q0_t3_load, i64 %mul12

]]></Node>
<StgValue><ssdm name="distance_q0_t3_1"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:112 %distance_q1_t0_1 = dadd i64 %distance_q1_t0_load, i64 %mul13

]]></Node>
<StgValue><ssdm name="distance_q1_t0_1"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:114 %distance_q2_t1_1 = dadd i64 %distance_q2_t1_load, i64 %mul14

]]></Node>
<StgValue><ssdm name="distance_q2_t1_1"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:116 %distance_q3_t2_1 = dadd i64 %distance_q3_t2_load, i64 %mul15

]]></Node>
<StgValue><ssdm name="distance_q3_t2_1"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:0 %distance_q2_t2_load_1 = load i64 %distance_q2_t2

]]></Node>
<StgValue><ssdm name="distance_q2_t2_load_1"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:1 %distance_q2_t1_load_1 = load i64 %distance_q2_t1

]]></Node>
<StgValue><ssdm name="distance_q2_t1_load_1"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:2 %distance_q2_t0_load_1 = load i64 %distance_q2_t0

]]></Node>
<StgValue><ssdm name="distance_q2_t0_load_1"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:3 %distance_q1_t3_load_1 = load i64 %distance_q1_t3

]]></Node>
<StgValue><ssdm name="distance_q1_t3_load_1"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:4 %distance_q1_t2_load_1 = load i64 %distance_q1_t2

]]></Node>
<StgValue><ssdm name="distance_q1_t2_load_1"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:5 %distance_q1_t1_load_1 = load i64 %distance_q1_t1

]]></Node>
<StgValue><ssdm name="distance_q1_t1_load_1"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:6 %distance_q1_t0_load_1 = load i64 %distance_q1_t0

]]></Node>
<StgValue><ssdm name="distance_q1_t0_load_1"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:7 %distance_q0_t3_load_1 = load i64 %distance_q0_t3

]]></Node>
<StgValue><ssdm name="distance_q0_t3_load_1"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:8 %distance_q0_t2_load_1 = load i64 %distance_q0_t2

]]></Node>
<StgValue><ssdm name="distance_q0_t2_load_1"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:9 %distance_q0_t1_load_1 = load i64 %distance_q0_t1

]]></Node>
<StgValue><ssdm name="distance_q0_t1_load_1"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:10 %distance_q0_t0_load_1 = load i64 %distance_q0_t0

]]></Node>
<StgValue><ssdm name="distance_q0_t0_load_1"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:11 %distance_q2_t3_load_1 = load i64 %distance_q2_t3

]]></Node>
<StgValue><ssdm name="distance_q2_t3_load_1"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:12 %distance_q3_t0_load_1 = load i64 %distance_q3_t0

]]></Node>
<StgValue><ssdm name="distance_q3_t0_load_1"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:13 %distance_q3_t1_load_1 = load i64 %distance_q3_t1

]]></Node>
<StgValue><ssdm name="distance_q3_t1_load_1"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:14 %distance_q3_t2_load_1 = load i64 %distance_q3_t2

]]></Node>
<StgValue><ssdm name="distance_q3_t2_load_1"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end216.exitStub:15 %distance_q3_t3_load_1 = load i64 %distance_q3_t3

]]></Node>
<StgValue><ssdm name="distance_q3_t3_load_1"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q3_t3_out, i64 %distance_q3_t3_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q3_t2_out, i64 %distance_q3_t2_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:18 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q3_t1_out, i64 %distance_q3_t1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:19 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q3_t0_out, i64 %distance_q3_t0_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:20 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q2_t3_out, i64 %distance_q2_t3_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:21 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q0_t0_out, i64 %distance_q0_t0_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:22 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q0_t1_out, i64 %distance_q0_t1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:23 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q0_t2_out, i64 %distance_q0_t2_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:24 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q0_t3_out, i64 %distance_q0_t3_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:25 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q1_t0_out, i64 %distance_q1_t0_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:26 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q1_t1_out, i64 %distance_q1_t1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:27 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q1_t2_out, i64 %distance_q1_t2_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:28 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q1_t3_out, i64 %distance_q1_t3_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:29 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q2_t0_out, i64 %distance_q2_t0_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:30 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q2_t1_out, i64 %distance_q2_t1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end216.exitStub:31 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %distance_q2_t2_out, i64 %distance_q2_t2_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0">
<![CDATA[
for.end216.exitStub:32 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="350" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:62 %distance_q0_t0_1 = dadd i64 %distance_q0_t0_load, i64 %mul

]]></Node>
<StgValue><ssdm name="distance_q0_t0_1"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:64 %distance_q1_t1_1 = dadd i64 %distance_q1_t1_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="distance_q1_t1_1"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:66 %distance_q2_t2_1 = dadd i64 %distance_q2_t2_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="distance_q2_t2_1"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:68 %distance_q3_t3_1 = dadd i64 %distance_q3_t3_load, i64 %mul3

]]></Node>
<StgValue><ssdm name="distance_q3_t3_1"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:78 %distance_q0_t1_1 = dadd i64 %distance_q0_t1_load, i64 %mul4

]]></Node>
<StgValue><ssdm name="distance_q0_t1_1"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:80 %distance_q1_t2_1 = dadd i64 %distance_q1_t2_load, i64 %mul5

]]></Node>
<StgValue><ssdm name="distance_q1_t2_1"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:82 %distance_q2_t3_1 = dadd i64 %distance_q2_t3_load, i64 %mul6

]]></Node>
<StgValue><ssdm name="distance_q2_t3_1"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:84 %distance_q3_t0_1 = dadd i64 %distance_q3_t0_load, i64 %mul7

]]></Node>
<StgValue><ssdm name="distance_q3_t0_1"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:94 %distance_q0_t2_1 = dadd i64 %distance_q0_t2_load, i64 %mul8

]]></Node>
<StgValue><ssdm name="distance_q0_t2_1"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:96 %distance_q1_t3_1 = dadd i64 %distance_q1_t3_load, i64 %mul9

]]></Node>
<StgValue><ssdm name="distance_q1_t3_1"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:98 %distance_q2_t0_1 = dadd i64 %distance_q2_t0_load, i64 %mul10

]]></Node>
<StgValue><ssdm name="distance_q2_t0_1"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:100 %distance_q3_t1_1 = dadd i64 %distance_q3_t1_load, i64 %mul11

]]></Node>
<StgValue><ssdm name="distance_q3_t1_1"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:110 %distance_q0_t3_1 = dadd i64 %distance_q0_t3_load, i64 %mul12

]]></Node>
<StgValue><ssdm name="distance_q0_t3_1"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:112 %distance_q1_t0_1 = dadd i64 %distance_q1_t0_load, i64 %mul13

]]></Node>
<StgValue><ssdm name="distance_q1_t0_1"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:114 %distance_q2_t1_1 = dadd i64 %distance_q2_t1_load, i64 %mul14

]]></Node>
<StgValue><ssdm name="distance_q2_t1_1"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:116 %distance_q3_t2_1 = dadd i64 %distance_q3_t2_load, i64 %mul15

]]></Node>
<StgValue><ssdm name="distance_q3_t2_1"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:123 %store_ln121 = store i64 %distance_q0_t0_1, i64 %distance_q0_t0

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:124 %store_ln121 = store i64 %distance_q0_t1_1, i64 %distance_q0_t1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:128 %store_ln121 = store i64 %distance_q1_t1_1, i64 %distance_q1_t1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:129 %store_ln121 = store i64 %distance_q1_t2_1, i64 %distance_q1_t2

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="370" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:66 %distance_q2_t2_1 = dadd i64 %distance_q2_t2_load, i64 %mul2

]]></Node>
<StgValue><ssdm name="distance_q2_t2_1"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:68 %distance_q3_t3_1 = dadd i64 %distance_q3_t3_load, i64 %mul3

]]></Node>
<StgValue><ssdm name="distance_q3_t3_1"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:82 %distance_q2_t3_1 = dadd i64 %distance_q2_t3_load, i64 %mul6

]]></Node>
<StgValue><ssdm name="distance_q2_t3_1"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:84 %distance_q3_t0_1 = dadd i64 %distance_q3_t0_load, i64 %mul7

]]></Node>
<StgValue><ssdm name="distance_q3_t0_1"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:94 %distance_q0_t2_1 = dadd i64 %distance_q0_t2_load, i64 %mul8

]]></Node>
<StgValue><ssdm name="distance_q0_t2_1"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:96 %distance_q1_t3_1 = dadd i64 %distance_q1_t3_load, i64 %mul9

]]></Node>
<StgValue><ssdm name="distance_q1_t3_1"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:98 %distance_q2_t0_1 = dadd i64 %distance_q2_t0_load, i64 %mul10

]]></Node>
<StgValue><ssdm name="distance_q2_t0_1"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:100 %distance_q3_t1_1 = dadd i64 %distance_q3_t1_load, i64 %mul11

]]></Node>
<StgValue><ssdm name="distance_q3_t1_1"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:110 %distance_q0_t3_1 = dadd i64 %distance_q0_t3_load, i64 %mul12

]]></Node>
<StgValue><ssdm name="distance_q0_t3_1"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:112 %distance_q1_t0_1 = dadd i64 %distance_q1_t0_load, i64 %mul13

]]></Node>
<StgValue><ssdm name="distance_q1_t0_1"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:114 %distance_q2_t1_1 = dadd i64 %distance_q2_t1_load, i64 %mul14

]]></Node>
<StgValue><ssdm name="distance_q2_t1_1"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:116 %distance_q3_t2_1 = dadd i64 %distance_q3_t2_load, i64 %mul15

]]></Node>
<StgValue><ssdm name="distance_q3_t2_1"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:118 %store_ln121 = store i64 %distance_q3_t3_1, i64 %distance_q3_t3

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:121 %store_ln121 = store i64 %distance_q3_t0_1, i64 %distance_q3_t0

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:122 %store_ln121 = store i64 %distance_q2_t3_1, i64 %distance_q2_t3

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:133 %store_ln121 = store i64 %distance_q2_t2_1, i64 %distance_q2_t2

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="386" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:94 %distance_q0_t2_1 = dadd i64 %distance_q0_t2_load, i64 %mul8

]]></Node>
<StgValue><ssdm name="distance_q0_t2_1"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:96 %distance_q1_t3_1 = dadd i64 %distance_q1_t3_load, i64 %mul9

]]></Node>
<StgValue><ssdm name="distance_q1_t3_1"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:98 %distance_q2_t0_1 = dadd i64 %distance_q2_t0_load, i64 %mul10

]]></Node>
<StgValue><ssdm name="distance_q2_t0_1"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:100 %distance_q3_t1_1 = dadd i64 %distance_q3_t1_load, i64 %mul11

]]></Node>
<StgValue><ssdm name="distance_q3_t1_1"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:110 %distance_q0_t3_1 = dadd i64 %distance_q0_t3_load, i64 %mul12

]]></Node>
<StgValue><ssdm name="distance_q0_t3_1"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:112 %distance_q1_t0_1 = dadd i64 %distance_q1_t0_load, i64 %mul13

]]></Node>
<StgValue><ssdm name="distance_q1_t0_1"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:114 %distance_q2_t1_1 = dadd i64 %distance_q2_t1_load, i64 %mul14

]]></Node>
<StgValue><ssdm name="distance_q2_t1_1"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:116 %distance_q3_t2_1 = dadd i64 %distance_q3_t2_load, i64 %mul15

]]></Node>
<StgValue><ssdm name="distance_q3_t2_1"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:120 %store_ln121 = store i64 %distance_q3_t1_1, i64 %distance_q3_t1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:125 %store_ln121 = store i64 %distance_q0_t2_1, i64 %distance_q0_t2

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:130 %store_ln121 = store i64 %distance_q1_t3_1, i64 %distance_q1_t3

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:131 %store_ln121 = store i64 %distance_q2_t0_1, i64 %distance_q2_t0

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="398" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc214.split:35 %specpipeline_ln123 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln123"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc214.split:36 %specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln113"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:110 %distance_q0_t3_1 = dadd i64 %distance_q0_t3_load, i64 %mul12

]]></Node>
<StgValue><ssdm name="distance_q0_t3_1"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:112 %distance_q1_t0_1 = dadd i64 %distance_q1_t0_load, i64 %mul13

]]></Node>
<StgValue><ssdm name="distance_q1_t0_1"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:114 %distance_q2_t1_1 = dadd i64 %distance_q2_t1_load, i64 %mul14

]]></Node>
<StgValue><ssdm name="distance_q2_t1_1"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc214.split:116 %distance_q3_t2_1 = dadd i64 %distance_q3_t2_load, i64 %mul15

]]></Node>
<StgValue><ssdm name="distance_q3_t2_1"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:119 %store_ln121 = store i64 %distance_q3_t2_1, i64 %distance_q3_t2

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:126 %store_ln121 = store i64 %distance_q0_t3_1, i64 %distance_q0_t3

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:127 %store_ln121 = store i64 %distance_q1_t0_1, i64 %distance_q1_t0

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc214.split:132 %store_ln121 = store i64 %distance_q2_t1_1, i64 %distance_q2_t1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
for.inc214.split:134 %br_ln121 = br void %for.inc214

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
