[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~mux_csr|mux_csr>io_csr_din",
    "sources":[
      "~mux_csr|mux_csr>io_csr_sel",
      "~mux_csr|mux_csr>io_rd1",
      "~mux_csr|mux_csr>io_rs1"
    ]
  }
]