module module_0 (
    input id_1,
    output logic id_2
);
  id_3 id_4 (
      .id_1(1),
      .id_2(id_3[id_1])
  );
endmodule
