module RAT_ScratchRam_0_0(DATA_IN, DATA_OUT, ADDR, WE, CLK)
;
  input [9:0]DATA_IN;
  output [9:0]DATA_OUT;
  input [7:0]ADDR;
  input WE;
  input CLK;
endmodule