<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>libopencm3: UART Control</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../emf32g/html/modules.html"><span>EMF32&#160;Gecko</span></a></li>
      <li><a href="../../emf32gg/html/modules.html"><span>EMF32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../emf32lg/html/modules.html"><span>EMF32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../emf32tg/html/modules.html"><span>EMF32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__uart__defines.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">UART Control</div>  </div>
<div class="ingroups"><a class="el" href="group__LM4Fxx__defines.html">LM4F Defines</a></div></div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the LM4F UART Control</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for UART Control:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__uart__defines.png" border="0" alt="" usemap="#group____uart____defines"/>
<map name="group____uart____defines" id="group____uart____defines">
<area shape="rect" id="node2" href="group__uart__reg__base.html" title="UART register base\l addresses" alt="" coords="312,5,451,51"/><area shape="rect" id="node3" href="group__LM4Fxx__defines.html" title="Defined Constants and Types for the LM4F series." alt="" coords="5,13,109,43"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__uart__reg__base"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__reg__base.html">UART register base addresses</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaef0010d952178bd0d851bcf3b63daeca"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaef0010d952178bd0d851bcf3b63daeca">uart_parity</a> { <br/>
&#160;&#160;<a class="el" href="group__uart__defines.html#ggaef0010d952178bd0d851bcf3b63daecaaa80d2d8ea61454045ebe71d155e85b3d">UART_PARITY_NONE</a>, 
<a class="el" href="group__uart__defines.html#ggaef0010d952178bd0d851bcf3b63daecaad90cc425f5ba447773a44a75be6593e2">UART_PARITY_ODD</a>, 
<a class="el" href="group__uart__defines.html#ggaef0010d952178bd0d851bcf3b63daecaad908a637b1dd23f93b149dd2d8bdfdb8">UART_PARITY_EVEN</a>, 
<a class="el" href="group__uart__defines.html#ggaef0010d952178bd0d851bcf3b63daecaa38e4b2e7c5b38024a01f2195748b77f3">UART_PARITY_STICK_0</a>, 
<br/>
&#160;&#160;<a class="el" href="group__uart__defines.html#ggaef0010d952178bd0d851bcf3b63daecaaf20f92778e29fd61d30d276c03353085">UART_PARITY_STICK_1</a>
<br/>
 }</td></tr>
<tr class="memitem:ga50eb7d8c1338b309a11dda5e86240706"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga50eb7d8c1338b309a11dda5e86240706">uart_flowctl</a> { <a class="el" href="group__uart__defines.html#gga50eb7d8c1338b309a11dda5e86240706a087e42c5229a10b6b02aa7f3548e0e18">UART_FLOWCTL_NONE</a>, 
<a class="el" href="group__uart__defines.html#gga50eb7d8c1338b309a11dda5e86240706a8105549da2b48f557f98e5575dd48fc5">UART_FLOWCTL_RTS</a>, 
<a class="el" href="group__uart__defines.html#gga50eb7d8c1338b309a11dda5e86240706a0d9da2df46dc2f980c019b5c0c955a2c">UART_FLOWCTL_CTS</a>, 
<a class="el" href="group__uart__defines.html#gga50eb7d8c1338b309a11dda5e86240706a8e06515da93c430fa99ac8838772040e">UART_FLOWCTL_RTS_CTS</a>
 }</td></tr>
<tr class="memitem:gad02c1455d23262a6dbda84d6053d1f7e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a> { <br/>
&#160;&#160;<a class="el" href="group__uart__defines.html#ggad02c1455d23262a6dbda84d6053d1f7ea22d9d80af21c49fd2845e65ae8964dfc">UART_INT_LME5</a> =  UART_IM_LME5IM, 
<a class="el" href="group__uart__defines.html#ggad02c1455d23262a6dbda84d6053d1f7eabea77aada0f38984ab084b876d26e23c">UART_INT_LME1</a> =  UART_IM_LME1IM, 
<a class="el" href="group__uart__defines.html#ggad02c1455d23262a6dbda84d6053d1f7ea1c2452c3b449ba88c7796845815a974d">UART_INT_LMSB</a> =  UART_IM_LMSBIM, 
<a class="el" href="group__uart__defines.html#ggad02c1455d23262a6dbda84d6053d1f7ea8775b5683b20ec15d876196c580c584a">UART_INT_9BIT</a> =  UART_IM_9BITIM, 
<br/>
&#160;&#160;<a class="el" href="group__uart__defines.html#ggad02c1455d23262a6dbda84d6053d1f7ea9de058b4403afc1fa2aa7099c45d0b06">UART_INT_OE</a> =  UART_IM_OEIM, 
<a class="el" href="group__uart__defines.html#ggad02c1455d23262a6dbda84d6053d1f7ea163453765b5cb996248cd1145c1dac7b">UART_INT_BE</a> =  UART_IM_BEIM, 
<a class="el" href="group__uart__defines.html#ggad02c1455d23262a6dbda84d6053d1f7eafcfec516eb93a5484263c358cfe27fe9">UART_INT_PE</a> =  UART_IM_PEIM, 
<a class="el" href="group__uart__defines.html#ggad02c1455d23262a6dbda84d6053d1f7eaf222be4a67ad2277a89bca5696d17fbb">UART_INT_FE</a> =  UART_IM_FEIM, 
<br/>
&#160;&#160;<a class="el" href="group__uart__defines.html#ggad02c1455d23262a6dbda84d6053d1f7eab0ad539c76928c0113725547575376ca">UART_INT_RT</a> =  UART_IM_RTIM, 
<a class="el" href="group__uart__defines.html#ggad02c1455d23262a6dbda84d6053d1f7ea2a145ce488762550b48d111c76e03a60">UART_INT_TX</a> =  UART_IM_TXIM, 
<a class="el" href="group__uart__defines.html#ggad02c1455d23262a6dbda84d6053d1f7ea32eca039b291092af8df630b6ea6613d">UART_INT_RX</a> =  UART_IM_RXIM, 
<a class="el" href="group__uart__defines.html#ggad02c1455d23262a6dbda84d6053d1f7eab03ddef3181bfb7cb0e11bfbb8a42950">UART_INT_DSR</a> =  UART_IM_DSRIM, 
<br/>
&#160;&#160;<a class="el" href="group__uart__defines.html#ggad02c1455d23262a6dbda84d6053d1f7ea26117cec3a3d09416668f45aad1ae08f">UART_INT_DCD</a> =  UART_IM_DCDIM, 
<a class="el" href="group__uart__defines.html#ggad02c1455d23262a6dbda84d6053d1f7eac8355e07c854f7e22921e01bbc17d5df">UART_INT_CTS</a> =  UART_IM_CTSIM, 
<a class="el" href="group__uart__defines.html#ggad02c1455d23262a6dbda84d6053d1f7ea19236a41b0921ff78c01940fb02a9654">UART_INT_RI</a> =  UART_IM_RIIM
<br/>
 }</td></tr>
<tr class="memdesc:gad02c1455d23262a6dbda84d6053d1f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART interrupt masks.  <a href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">More...</a><br/></td></tr>
<tr class="memitem:gabb9ce81df1867ef09b554e02c63f9be5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gabb9ce81df1867ef09b554e02c63f9be5">uart_fifo_rx_trigger_level</a> { <br/>
&#160;&#160;<a class="el" href="group__uart__defines.html#ggabb9ce81df1867ef09b554e02c63f9be5a9a9d22fe9ad81f42dc7dd48e3c0522f9">UART_FIFO_RX_TRIG_1_8</a> =  UART_IFLS_RXIFLSEL_1_8, 
<a class="el" href="group__uart__defines.html#ggabb9ce81df1867ef09b554e02c63f9be5a698200c109ea3fb1035cc81ff5c3f34c">UART_FIFO_RX_TRIG_1_4</a> =  UART_IFLS_RXIFLSEL_1_4, 
<a class="el" href="group__uart__defines.html#ggabb9ce81df1867ef09b554e02c63f9be5a370cf31f3500cdbd65b9d6acd71efc2e">UART_FIFO_RX_TRIG_1_2</a> =  UART_IFLS_RXIFLSEL_1_2, 
<a class="el" href="group__uart__defines.html#ggabb9ce81df1867ef09b554e02c63f9be5a4f86835a14f9d693d8982534bc2e50e5">UART_FIFO_RX_TRIG_3_4</a> =  UART_IFLS_RXIFLSEL_3_4, 
<br/>
&#160;&#160;<a class="el" href="group__uart__defines.html#ggabb9ce81df1867ef09b554e02c63f9be5a73fd9cb5457a327d74fdf727be6f580e">UART_FIFO_RX_TRIG_7_8</a> =  UART_IFLS_RXIFLSEL_7_8
<br/>
 }</td></tr>
<tr class="memdesc:gabb9ce81df1867ef09b554e02c63f9be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART RX FIFO interrupt trigger levels.  <a href="group__uart__defines.html#gabb9ce81df1867ef09b554e02c63f9be5">More...</a><br/></td></tr>
<tr class="memitem:gaf79e87f1a6f23cc0501f4d2e3667a848"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaf79e87f1a6f23cc0501f4d2e3667a848">uart_fifo_tx_trigger_level</a> { <br/>
&#160;&#160;<a class="el" href="group__uart__defines.html#ggaf79e87f1a6f23cc0501f4d2e3667a848ad73b67cad4b485679cd70f2af3fa73f7">UART_FIFO_TX_TRIG_7_8</a> =  UART_IFLS_TXIFLSEL_7_8, 
<a class="el" href="group__uart__defines.html#ggaf79e87f1a6f23cc0501f4d2e3667a848a0ba87eebf5636a89499d1c75f4524fc5">UART_FIFO_TX_TRIG_3_4</a> =  UART_IFLS_TXIFLSEL_3_4, 
<a class="el" href="group__uart__defines.html#ggaf79e87f1a6f23cc0501f4d2e3667a848a6cf07bc1412bbf702f39ad478add22fc">UART_FIFO_TX_TRIG_1_2</a> =  UART_IFLS_TXIFLSEL_1_2, 
<a class="el" href="group__uart__defines.html#ggaf79e87f1a6f23cc0501f4d2e3667a848a3b6765a42c9e8794949062283819221a">UART_FIFO_TX_TRIG_1_4</a> =  UART_IFLS_TXIFLSEL_1_4, 
<br/>
&#160;&#160;<a class="el" href="group__uart__defines.html#ggaf79e87f1a6f23cc0501f4d2e3667a848a38c34c00f7ccd0a9424cf3d48338a4c2">UART_FIFO_TX_TRIG_1_8</a> =  UART_IFLS_TXIFLSEL_1_8
<br/>
 }</td></tr>
<tr class="memdesc:gaf79e87f1a6f23cc0501f4d2e3667a848"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART TX FIFO interrupt trigger levels.  <a href="group__uart__defines.html#gaf79e87f1a6f23cc0501f4d2e3667a848">More...</a><br/></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga272000d8efe4ed2d788b93468e33bf09"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga272000d8efe4ed2d788b93468e33bf09">uart_set_baudrate</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> baud)</td></tr>
<tr class="memdesc:ga272000d8efe4ed2d788b93468e33bf09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set UART baudrate.  <a href="#ga272000d8efe4ed2d788b93468e33bf09"></a><br/></td></tr>
<tr class="memitem:gadbc7cedf5cbb59437049265a97a441ab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gadbc7cedf5cbb59437049265a97a441ab">uart_set_databits</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> databits)</td></tr>
<tr class="memdesc:gadbc7cedf5cbb59437049265a97a441ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set UART databits.  <a href="#gadbc7cedf5cbb59437049265a97a441ab"></a><br/></td></tr>
<tr class="memitem:gab1535ac90c9962a33560ba83f08d3a02"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gab1535ac90c9962a33560ba83f08d3a02">uart_set_stopbits</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> stopbits)</td></tr>
<tr class="memdesc:gab1535ac90c9962a33560ba83f08d3a02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set UART stopbits.  <a href="#gab1535ac90c9962a33560ba83f08d3a02"></a><br/></td></tr>
<tr class="memitem:gafe7c6f22987bd7394cc3effa35ebf393"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gafe7c6f22987bd7394cc3effa35ebf393">uart_set_parity</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart, enum <a class="el" href="group__uart__defines.html#gaef0010d952178bd0d851bcf3b63daeca">uart_parity</a> parity)</td></tr>
<tr class="memdesc:gafe7c6f22987bd7394cc3effa35ebf393"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set UART parity.  <a href="#gafe7c6f22987bd7394cc3effa35ebf393"></a><br/></td></tr>
<tr class="memitem:ga7dacfd5754ba93b9552dc8d28aaae007"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga7dacfd5754ba93b9552dc8d28aaae007">uart_set_mode</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> mode)</td></tr>
<tr class="memitem:ga4cef6e53b5e108404b5b4cc61e9e011d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga4cef6e53b5e108404b5b4cc61e9e011d">uart_set_flow_control</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart, enum <a class="el" href="group__uart__defines.html#ga50eb7d8c1338b309a11dda5e86240706">uart_flowctl</a> flow)</td></tr>
<tr class="memdesc:ga4cef6e53b5e108404b5b4cc61e9e011d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the flow control scheme.  <a href="#ga4cef6e53b5e108404b5b4cc61e9e011d"></a><br/></td></tr>
<tr class="memitem:ga1986760b76baaca81b12d65b69f7efb5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga1986760b76baaca81b12d65b69f7efb5">uart_enable</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:ga1986760b76baaca81b12d65b69f7efb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the UART.  <a href="#ga1986760b76baaca81b12d65b69f7efb5"></a><br/></td></tr>
<tr class="memitem:ga25e5d256338110603c9f5e9d7f764679"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga25e5d256338110603c9f5e9d7f764679">uart_disable</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:ga25e5d256338110603c9f5e9d7f764679"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the UART.  <a href="#ga25e5d256338110603c9f5e9d7f764679"></a><br/></td></tr>
<tr class="memitem:ga6fd10c339086a6fc244ddd61e07a9042"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga6fd10c339086a6fc244ddd61e07a9042">uart_clock_from_piosc</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:ga6fd10c339086a6fc244ddd61e07a9042"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock the UART module from the internal oscillator.  <a href="#ga6fd10c339086a6fc244ddd61e07a9042"></a><br/></td></tr>
<tr class="memitem:gad068d0d195488bc40ebe22ed6d3a9160"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gad068d0d195488bc40ebe22ed6d3a9160">uart_clock_from_sysclk</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:gad068d0d195488bc40ebe22ed6d3a9160"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock the UART module from the system clock.  <a href="#gad068d0d195488bc40ebe22ed6d3a9160"></a><br/></td></tr>
<tr class="memitem:ga644097552146ac9c31b1c28a0098dd78"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga644097552146ac9c31b1c28a0098dd78">uart_send</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ace9d960e74685e2cd84b36132dbbf8aa">u16</a> data)</td></tr>
<tr class="memdesc:ga644097552146ac9c31b1c28a0098dd78"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Send a Data Word.  <a href="#ga644097552146ac9c31b1c28a0098dd78"></a><br/></td></tr>
<tr class="memitem:gaa340e677480980b6751ac0ad83aabfd8"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ace9d960e74685e2cd84b36132dbbf8aa">u16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaa340e677480980b6751ac0ad83aabfd8">uart_recv</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:gaa340e677480980b6751ac0ad83aabfd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Read a Received Data Word.  <a href="#gaa340e677480980b6751ac0ad83aabfd8"></a><br/></td></tr>
<tr class="memitem:ga5ced85790f760618b3f9583c10b40944"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga5ced85790f760618b3f9583c10b40944">uart_wait_send_ready</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:ga5ced85790f760618b3f9583c10b40944"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Wait for Transmit Data Buffer Not Full.  <a href="#ga5ced85790f760618b3f9583c10b40944"></a><br/></td></tr>
<tr class="memitem:ga57075c0822d1505c40725c906310011b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga57075c0822d1505c40725c906310011b">uart_wait_recv_ready</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:ga57075c0822d1505c40725c906310011b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Wait for Received Data Available.  <a href="#ga57075c0822d1505c40725c906310011b"></a><br/></td></tr>
<tr class="memitem:gaddc763c3c98025e1ccd0722768f0b184"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaddc763c3c98025e1ccd0722768f0b184">uart_send_blocking</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ace9d960e74685e2cd84b36132dbbf8aa">u16</a> data)</td></tr>
<tr class="memdesc:gaddc763c3c98025e1ccd0722768f0b184"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Send Data Word with Blocking.  <a href="#gaddc763c3c98025e1ccd0722768f0b184"></a><br/></td></tr>
<tr class="memitem:ga20c33a40f18e40219379cddf0b987814"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ace9d960e74685e2cd84b36132dbbf8aa">u16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga20c33a40f18e40219379cddf0b987814">uart_recv_blocking</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:ga20c33a40f18e40219379cddf0b987814"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Read a Received Data Word with Blocking.  <a href="#ga20c33a40f18e40219379cddf0b987814"></a><br/></td></tr>
<tr class="memitem:ga0b93072916945c485bb6daee91e73b4d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga0b93072916945c485bb6daee91e73b4d">uart_enable_rx_dma</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:ga0b93072916945c485bb6daee91e73b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the UART Receive DMA.  <a href="#ga0b93072916945c485bb6daee91e73b4d"></a><br/></td></tr>
<tr class="memitem:gad05e92d61088a06f466b19b83c25c98e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gad05e92d61088a06f466b19b83c25c98e">uart_disable_rx_dma</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:gad05e92d61088a06f466b19b83c25c98e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the UART Receive DMA.  <a href="#gad05e92d61088a06f466b19b83c25c98e"></a><br/></td></tr>
<tr class="memitem:gaa5650bb5ea598dddbd4a0c29daf040e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaa5650bb5ea598dddbd4a0c29daf040e9">uart_enable_tx_dma</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:gaa5650bb5ea598dddbd4a0c29daf040e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the UART Transmit DMA.  <a href="#gaa5650bb5ea598dddbd4a0c29daf040e9"></a><br/></td></tr>
<tr class="memitem:ga82dd7ed60d0e7de658ed7a6ff5eaf033"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga82dd7ed60d0e7de658ed7a6ff5eaf033">uart_disable_tx_dma</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:ga82dd7ed60d0e7de658ed7a6ff5eaf033"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the UART Transmit DMA.  <a href="#ga82dd7ed60d0e7de658ed7a6ff5eaf033"></a><br/></td></tr>
<tr class="memitem:gab3cd10b3ae6cad525820b2ad331f9362"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gab3cd10b3ae6cad525820b2ad331f9362">uart_enable_fifo</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:gab3cd10b3ae6cad525820b2ad331f9362"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO for the UART.  <a href="#gab3cd10b3ae6cad525820b2ad331f9362"></a><br/></td></tr>
<tr class="memitem:ga089f1c5dca7359ccf26e29728f548765"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga089f1c5dca7359ccf26e29728f548765">uart_disable_fifo</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:ga089f1c5dca7359ccf26e29728f548765"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFO for the UART.  <a href="#ga089f1c5dca7359ccf26e29728f548765"></a><br/></td></tr>
<tr class="memitem:gaf2a3f0dac0cecc4d431072f68e9829d9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaf2a3f0dac0cecc4d431072f68e9829d9">uart_set_fifo_trigger_levels</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart, enum <a class="el" href="group__uart__defines.html#gabb9ce81df1867ef09b554e02c63f9be5">uart_fifo_rx_trigger_level</a> rx_level, enum <a class="el" href="group__uart__defines.html#gaf79e87f1a6f23cc0501f4d2e3667a848">uart_fifo_tx_trigger_level</a> tx_level)</td></tr>
<tr class="memdesc:gaf2a3f0dac0cecc4d431072f68e9829d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the FIFO trigger levels.  <a href="#gaf2a3f0dac0cecc4d431072f68e9829d9"></a><br/></td></tr>
<tr class="memitem:ga232f483b487e1858eaf22b6a024e6778"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga232f483b487e1858eaf22b6a024e6778">uart_enable_interrupts</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart, enum <a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a> ints)</td></tr>
<tr class="memdesc:ga232f483b487e1858eaf22b6a024e6778"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Specific UART Interrupts.  <a href="#ga232f483b487e1858eaf22b6a024e6778"></a><br/></td></tr>
<tr class="memitem:ga6dd2f50f82e63295d2a0992ea1266e71"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga6dd2f50f82e63295d2a0992ea1266e71">uart_disable_interrupts</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart, enum <a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a> ints)</td></tr>
<tr class="memdesc:ga6dd2f50f82e63295d2a0992ea1266e71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Specific UART Interrupts.  <a href="#ga6dd2f50f82e63295d2a0992ea1266e71"></a><br/></td></tr>
<tr class="memitem:ga9b489b9e7a5175ef7368edf2738bdea3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga9b489b9e7a5175ef7368edf2738bdea3">uart_enable_rx_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:ga9b489b9e7a5175ef7368edf2738bdea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the UART Receive Interrupt.  <a href="#ga9b489b9e7a5175ef7368edf2738bdea3"></a><br/></td></tr>
<tr class="memitem:gab9cba946fe4287dceeb1af377f5f184d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gab9cba946fe4287dceeb1af377f5f184d">uart_disable_rx_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:gab9cba946fe4287dceeb1af377f5f184d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the UART Receive Interrupt.  <a href="#gab9cba946fe4287dceeb1af377f5f184d"></a><br/></td></tr>
<tr class="memitem:ga8976eda1efdcac1bf5c1fb8d9070a969"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga8976eda1efdcac1bf5c1fb8d9070a969">uart_enable_tx_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:ga8976eda1efdcac1bf5c1fb8d9070a969"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the UART Transmit Interrupt.  <a href="#ga8976eda1efdcac1bf5c1fb8d9070a969"></a><br/></td></tr>
<tr class="memitem:ga478001bc20021b274250fd135bf491d5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga478001bc20021b274250fd135bf491d5">uart_disable_tx_interrupt</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:ga478001bc20021b274250fd135bf491d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the UART Transmit Interrupt.  <a href="#ga478001bc20021b274250fd135bf491d5"></a><br/></td></tr>
<tr class="memitem:ga924a61bf45265d78ef59b6f068209988"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga924a61bf45265d78ef59b6f068209988">uart_clear_interrupt_flag</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart, enum <a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a> ints)</td></tr>
<tr class="memdesc:ga924a61bf45265d78ef59b6f068209988"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark interrupt as serviced.  <a href="#ga924a61bf45265d78ef59b6f068209988"></a><br/></td></tr>
<tr class="memitem:ga2749cb5cc83bde92004c55c27558be88"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__fifo.html#ga2749cb5cc83bde92004c55c27558be88">uart_is_tx_fifo_empty</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:ga2749cb5cc83bde92004c55c27558be88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the TX fifo is empty.  <a href="#ga2749cb5cc83bde92004c55c27558be88"></a><br/></td></tr>
<tr class="memitem:ga2efe8fa623488be63244beb71545c862"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__fifo.html#ga2efe8fa623488be63244beb71545c862">uart_is_rx_fifo_full</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:ga2efe8fa623488be63244beb71545c862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the RX fifo is full.  <a href="#ga2efe8fa623488be63244beb71545c862"></a><br/></td></tr>
<tr class="memitem:gaa7b271162dd8bdb3a7aed7aca8c558d1"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__fifo.html#gaa7b271162dd8bdb3a7aed7aca8c558d1">uart_is_rx_fifo_empty</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> uart)</td></tr>
<tr class="memdesc:gaa7b271162dd8bdb3a7aed7aca8c558d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the RX fifo is empty.  <a href="#gaa7b271162dd8bdb3a7aed7aca8c558d1"></a><br/></td></tr>
</table>
<a name="details" id="details"></a><h2>Detailed Description</h2>
<p><b>Defined Constants and Types for the LM4F UART Control</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>Author</dt><dd> &copy;  2013 Alexandru Gagniuc <a href="#" onclick="location.href='mai'+'lto:'+'mr.'+'nu'+'ke.'+'me'+'@gm'+'ai'+'l.c'+'om'; return false;">mr.nu<span style="display: none;">.nosp@m.</span>ke.m<span style="display: none;">.nosp@m.</span>e@gma<span style="display: none;">.nosp@m.</span>il.c<span style="display: none;">.nosp@m.</span>om</a></dd></dl>
<dl class="section date"><dt>Date</dt><dd>07 May 2013</dd></dl>
<p>LGPL License Terms <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/lgpl_license.html">libopencm3 License</a> </p>
<h2>Enumeration Type Documentation</h2>
<a class="anchor" id="gabb9ce81df1867ef09b554e02c63f9be5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__uart__defines.html#gabb9ce81df1867ef09b554e02c63f9be5">uart_fifo_rx_trigger_level</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART RX FIFO interrupt trigger levels. </p>
<p>The levels indicate how full the FIFO should be before an interrupt is generated. UART_FIFO_RX_TRIG_3_4 means that an interrupt is triggered when the FIFO is 3/4 full. As the FIFO is 8 elements deep, 1/8 is equal to being triggered by a single character. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggabb9ce81df1867ef09b554e02c63f9be5a9a9d22fe9ad81f42dc7dd48e3c0522f9"></a>UART_FIFO_RX_TRIG_1_8</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabb9ce81df1867ef09b554e02c63f9be5a698200c109ea3fb1035cc81ff5c3f34c"></a>UART_FIFO_RX_TRIG_1_4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabb9ce81df1867ef09b554e02c63f9be5a370cf31f3500cdbd65b9d6acd71efc2e"></a>UART_FIFO_RX_TRIG_1_2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabb9ce81df1867ef09b554e02c63f9be5a4f86835a14f9d693d8982534bc2e50e5"></a>UART_FIFO_RX_TRIG_3_4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggabb9ce81df1867ef09b554e02c63f9be5a73fd9cb5457a327d74fdf727be6f580e"></a>UART_FIFO_RX_TRIG_7_8</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00411">411</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf79e87f1a6f23cc0501f4d2e3667a848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__uart__defines.html#gaf79e87f1a6f23cc0501f4d2e3667a848">uart_fifo_tx_trigger_level</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART TX FIFO interrupt trigger levels. </p>
<p>The levels indicate how empty the FIFO should be before an interrupt is generated. Note that this indicates the emptiness of the FIFO and not the fullness. This is somewhat confusing, but it follows the wording of the LM4F120H5QR datasheet.</p>
<p>UART_FIFO_TX_TRIG_3_4 means that an interrupt is triggered when the FIFO is 3/4 empty. As the FIFO is 8 elements deep, 7/8 is equal to being triggered by a single character. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggaf79e87f1a6f23cc0501f4d2e3667a848ad73b67cad4b485679cd70f2af3fa73f7"></a>UART_FIFO_TX_TRIG_7_8</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf79e87f1a6f23cc0501f4d2e3667a848a0ba87eebf5636a89499d1c75f4524fc5"></a>UART_FIFO_TX_TRIG_3_4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf79e87f1a6f23cc0501f4d2e3667a848a6cf07bc1412bbf702f39ad478add22fc"></a>UART_FIFO_TX_TRIG_1_2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf79e87f1a6f23cc0501f4d2e3667a848a3b6765a42c9e8794949062283819221a"></a>UART_FIFO_TX_TRIG_1_4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaf79e87f1a6f23cc0501f4d2e3667a848a38c34c00f7ccd0a9424cf3d48338a4c2"></a>UART_FIFO_TX_TRIG_1_8</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00431">431</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50eb7d8c1338b309a11dda5e86240706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__uart__defines.html#ga50eb7d8c1338b309a11dda5e86240706">uart_flowctl</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga50eb7d8c1338b309a11dda5e86240706a087e42c5229a10b6b02aa7f3548e0e18"></a>UART_FLOWCTL_NONE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga50eb7d8c1338b309a11dda5e86240706a8105549da2b48f557f98e5575dd48fc5"></a>UART_FLOWCTL_RTS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga50eb7d8c1338b309a11dda5e86240706a0d9da2df46dc2f980c019b5c0c955a2c"></a>UART_FLOWCTL_CTS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga50eb7d8c1338b309a11dda5e86240706a8e06515da93c430fa99ac8838772040e"></a>UART_FLOWCTL_RTS_CTS</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00371">371</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad02c1455d23262a6dbda84d6053d1f7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART interrupt masks. </p>
<p>These masks can be OR'ed together to specify more than one interrupt. For example, (UART_INT_TXIM | UART_INT_TXIM) specifies both Rx and Tx Interrupt. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggad02c1455d23262a6dbda84d6053d1f7ea22d9d80af21c49fd2845e65ae8964dfc"></a>UART_INT_LME5</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad02c1455d23262a6dbda84d6053d1f7eabea77aada0f38984ab084b876d26e23c"></a>UART_INT_LME1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad02c1455d23262a6dbda84d6053d1f7ea1c2452c3b449ba88c7796845815a974d"></a>UART_INT_LMSB</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad02c1455d23262a6dbda84d6053d1f7ea8775b5683b20ec15d876196c580c584a"></a>UART_INT_9BIT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad02c1455d23262a6dbda84d6053d1f7ea9de058b4403afc1fa2aa7099c45d0b06"></a>UART_INT_OE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad02c1455d23262a6dbda84d6053d1f7ea163453765b5cb996248cd1145c1dac7b"></a>UART_INT_BE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad02c1455d23262a6dbda84d6053d1f7eafcfec516eb93a5484263c358cfe27fe9"></a>UART_INT_PE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad02c1455d23262a6dbda84d6053d1f7eaf222be4a67ad2277a89bca5696d17fbb"></a>UART_INT_FE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad02c1455d23262a6dbda84d6053d1f7eab0ad539c76928c0113725547575376ca"></a>UART_INT_RT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad02c1455d23262a6dbda84d6053d1f7ea2a145ce488762550b48d111c76e03a60"></a>UART_INT_TX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad02c1455d23262a6dbda84d6053d1f7ea32eca039b291092af8df630b6ea6613d"></a>UART_INT_RX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad02c1455d23262a6dbda84d6053d1f7eab03ddef3181bfb7cb0e11bfbb8a42950"></a>UART_INT_DSR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad02c1455d23262a6dbda84d6053d1f7ea26117cec3a3d09416668f45aad1ae08f"></a>UART_INT_DCD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad02c1455d23262a6dbda84d6053d1f7eac8355e07c854f7e22921e01bbc17d5df"></a>UART_INT_CTS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggad02c1455d23262a6dbda84d6053d1f7ea19236a41b0921ff78c01940fb02a9654"></a>UART_INT_RI</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00384">384</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaef0010d952178bd0d851bcf3b63daeca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__uart__defines.html#gaef0010d952178bd0d851bcf3b63daeca">uart_parity</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ggaef0010d952178bd0d851bcf3b63daecaaa80d2d8ea61454045ebe71d155e85b3d"></a>UART_PARITY_NONE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaef0010d952178bd0d851bcf3b63daecaad90cc425f5ba447773a44a75be6593e2"></a>UART_PARITY_ODD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaef0010d952178bd0d851bcf3b63daecaad908a637b1dd23f93b149dd2d8bdfdb8"></a>UART_PARITY_EVEN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaef0010d952178bd0d851bcf3b63daecaa38e4b2e7c5b38024a01f2195748b77f3"></a>UART_PARITY_STICK_0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ggaef0010d952178bd0d851bcf3b63daecaaf20f92778e29fd61d30d276c03353085"></a>UART_PARITY_STICK_1</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00363">363</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<h2>Function Documentation</h2>
<a class="anchor" id="ga924a61bf45265d78ef59b6f068209988"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_clear_interrupt_flag </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a>&#160;</td>
          <td class="paramname"><em>ints</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mark interrupt as serviced. </p>
<p>After an interrupt is services, its flag must be cleared. If the flag is not cleared, then execution will jump back to the start of the ISR after the ISR returns.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ints</td><td>Interrupts which to clear. Any combination of interrupts may be specified by OR'ing then together </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00506">506</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga6fd10c339086a6fc244ddd61e07a9042"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_clock_from_piosc </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock the UART module from the internal oscillator. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00236">236</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a class="anchor" id="gad068d0d195488bc40ebe22ed6d3a9160"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_clock_from_sysclk </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock the UART module from the system clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00246">246</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga25e5d256338110603c9f5e9d7f764679"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_disable </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the UART. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00103">103</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga089f1c5dca7359ccf26e29728f548765"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_disable_fifo </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable FIFO for the UART. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00602">602</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga6dd2f50f82e63295d2a0992ea1266e71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_disable_interrupts </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a>&#160;</td>
          <td class="paramname"><em>ints</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Specific UART Interrupts. </p>
<p>Disabe any combination of interrupts. Interrupts may be OR'ed together to disable them with one call. For example, to disable both the RX and CTS interrupts, pass (UART_INT_RX | UART_INT_CTS)</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ints</td><td>Interrupts which to disable. Any combination of interrupts may be specified by OR'ing then together </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00444">444</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

<p>Referenced by <a class="el" href="uart_8c_source.html#l00467">uart_disable_rx_interrupt()</a>, and <a class="el" href="uart_8c_source.html#l00490">uart_disable_tx_interrupt()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__uart__defines_ga6dd2f50f82e63295d2a0992ea1266e71_icgraph.png" border="0" usemap="#group__uart__defines_ga6dd2f50f82e63295d2a0992ea1266e71_icgraph" alt=""/></div>
<map name="group__uart__defines_ga6dd2f50f82e63295d2a0992ea1266e71_icgraph" id="group__uart__defines_ga6dd2f50f82e63295d2a0992ea1266e71_icgraph">
<area shape="rect" id="node3" href="group__uart__irq.html#gab9cba946fe4287dceeb1af377f5f184d" title="Disable the UART Receive Interrupt." alt="" coords="209,5,372,35"/><area shape="rect" id="node5" href="group__uart__irq.html#ga478001bc20021b274250fd135bf491d5" title="Disable the UART Transmit Interrupt." alt="" coords="209,59,372,88"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gad05e92d61088a06f466b19b83c25c98e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_disable_rx_dma </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the UART Receive DMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00535">535</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab9cba946fe4287dceeb1af377f5f184d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_disable_rx_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the UART Receive Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00467">467</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

<p>References <a class="el" href="uart_8c_source.html#l00444">uart_disable_interrupts()</a>, and <a class="el" href="uart_8h_source.html#l00396">UART_INT_RX</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__uart__defines_gab9cba946fe4287dceeb1af377f5f184d_cgraph.png" border="0" usemap="#group__uart__defines_gab9cba946fe4287dceeb1af377f5f184d_cgraph" alt=""/></div>
<map name="group__uart__defines_gab9cba946fe4287dceeb1af377f5f184d_cgraph" id="group__uart__defines_gab9cba946fe4287dceeb1af377f5f184d_cgraph">
<area shape="rect" id="node3" href="group__uart__defines.html#ga6dd2f50f82e63295d2a0992ea1266e71" title="Enable Specific UART Interrupts." alt="" coords="220,5,372,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga82dd7ed60d0e7de658ed7a6ff5eaf033"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_disable_tx_dma </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the UART Transmit DMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00555">555</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga478001bc20021b274250fd135bf491d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_disable_tx_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the UART Transmit Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00490">490</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

<p>References <a class="el" href="uart_8c_source.html#l00444">uart_disable_interrupts()</a>, and <a class="el" href="uart_8h_source.html#l00395">UART_INT_TX</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__uart__defines_ga478001bc20021b274250fd135bf491d5_cgraph.png" border="0" usemap="#group__uart__defines_ga478001bc20021b274250fd135bf491d5_cgraph" alt=""/></div>
<map name="group__uart__defines_ga478001bc20021b274250fd135bf491d5_cgraph" id="group__uart__defines_ga478001bc20021b274250fd135bf491d5_cgraph">
<area shape="rect" id="node3" href="group__uart__defines.html#ga6dd2f50f82e63295d2a0992ea1266e71" title="Enable Specific UART Interrupts." alt="" coords="220,5,372,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga1986760b76baaca81b12d65b69f7efb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the UART. </p>
<p>Enable the UART. The Rx and Tx lines are also enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00093">93</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a class="anchor" id="gab3cd10b3ae6cad525820b2ad331f9362"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_enable_fifo </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO for the UART. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00592">592</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga232f483b487e1858eaf22b6a024e6778"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_enable_interrupts </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a>&#160;</td>
          <td class="paramname"><em>ints</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Specific UART Interrupts. </p>
<p>Enable any combination of interrupts. Interrupts may be OR'ed together to enable them with one call. For example, to enable both the RX and CTS interrupts, pass (UART_INT_RX | UART_INT_CTS)</p>
<p>Note that the NVIC must be enabled and properly configured for the interrupt to be routed to the CPU.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ints</td><td>Interrupts which to enable. Any combination of interrupts may be specified by OR'ing then together </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00428">428</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

<p>Referenced by <a class="el" href="uart_8c_source.html#l00457">uart_enable_rx_interrupt()</a>, and <a class="el" href="uart_8c_source.html#l00480">uart_enable_tx_interrupt()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__uart__defines_ga232f483b487e1858eaf22b6a024e6778_icgraph.png" border="0" usemap="#group__uart__defines_ga232f483b487e1858eaf22b6a024e6778_icgraph" alt=""/></div>
<map name="group__uart__defines_ga232f483b487e1858eaf22b6a024e6778_icgraph" id="group__uart__defines_ga232f483b487e1858eaf22b6a024e6778_icgraph">
<area shape="rect" id="node3" href="group__uart__irq.html#ga9b489b9e7a5175ef7368edf2738bdea3" title="Enable the UART Receive Interrupt." alt="" coords="207,5,367,35"/><area shape="rect" id="node5" href="group__uart__irq.html#ga8976eda1efdcac1bf5c1fb8d9070a969" title="Enable the UART Transmit Interrupt." alt="" coords="207,59,367,88"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga0b93072916945c485bb6daee91e73b4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_enable_rx_dma </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the UART Receive DMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00525">525</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b489b9e7a5175ef7368edf2738bdea3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_enable_rx_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the UART Receive Interrupt. </p>
<p>Note that the NVIC must be enabled and properly configured for the interrupt to be routed to the CPU.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00457">457</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

<p>References <a class="el" href="uart_8c_source.html#l00428">uart_enable_interrupts()</a>, and <a class="el" href="uart_8h_source.html#l00396">UART_INT_RX</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__uart__defines_ga9b489b9e7a5175ef7368edf2738bdea3_cgraph.png" border="0" usemap="#group__uart__defines_ga9b489b9e7a5175ef7368edf2738bdea3_cgraph" alt=""/></div>
<map name="group__uart__defines_ga9b489b9e7a5175ef7368edf2738bdea3_cgraph" id="group__uart__defines_ga9b489b9e7a5175ef7368edf2738bdea3_cgraph">
<area shape="rect" id="node3" href="group__uart__defines.html#ga232f483b487e1858eaf22b6a024e6778" title="Enable Specific UART Interrupts." alt="" coords="217,5,367,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaa5650bb5ea598dddbd4a0c29daf040e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_enable_tx_dma </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the UART Transmit DMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00545">545</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8976eda1efdcac1bf5c1fb8d9070a969"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_enable_tx_interrupt </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the UART Transmit Interrupt. </p>
<p>Note that the NVIC must be enabled and properly configured for the interrupt to be routed to the CPU.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00480">480</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

<p>References <a class="el" href="uart_8c_source.html#l00428">uart_enable_interrupts()</a>, and <a class="el" href="uart_8h_source.html#l00395">UART_INT_TX</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__uart__defines_ga8976eda1efdcac1bf5c1fb8d9070a969_cgraph.png" border="0" usemap="#group__uart__defines_ga8976eda1efdcac1bf5c1fb8d9070a969_cgraph" alt=""/></div>
<map name="group__uart__defines_ga8976eda1efdcac1bf5c1fb8d9070a969_cgraph" id="group__uart__defines_ga8976eda1efdcac1bf5c1fb8d9070a969_cgraph">
<area shape="rect" id="node3" href="group__uart__defines.html#ga232f483b487e1858eaf22b6a024e6778" title="Enable Specific UART Interrupts." alt="" coords="217,5,367,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaa7b271162dd8bdb3a7aed7aca8c558d1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool uart_is_rx_fifo_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determine if the RX fifo is empty. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00513">513</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2efe8fa623488be63244beb71545c862"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool uart_is_rx_fifo_full </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determine if the RX fifo is full. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00503">503</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2749cb5cc83bde92004c55c27558be88"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool uart_is_tx_fifo_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determine if the TX fifo is empty. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8h_source.html#l00493">493</a> of file <a class="el" href="uart_8h_source.html">uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa340e677480980b6751ac0ad83aabfd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ace9d960e74685e2cd84b36132dbbf8aa">u16</a> uart_recv </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Read a Received Data Word. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>data from the Rx FIFO. </dd></dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00285">285</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

<p>Referenced by <a class="el" href="uart_8c_source.html#l00342">uart_recv_blocking()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__uart__defines_gaa340e677480980b6751ac0ad83aabfd8_icgraph.png" border="0" usemap="#group__uart__defines_gaa340e677480980b6751ac0ad83aabfd8_icgraph" alt=""/></div>
<map name="group__uart__defines_gaa340e677480980b6751ac0ad83aabfd8_icgraph" id="group__uart__defines_gaa340e677480980b6751ac0ad83aabfd8_icgraph">
<area shape="rect" id="node3" href="group__uart__send__recv.html#ga20c33a40f18e40219379cddf0b987814" title="UART Read a Received Data Word with Blocking." alt="" coords="131,5,261,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga20c33a40f18e40219379cddf0b987814"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ace9d960e74685e2cd84b36132dbbf8aa">u16</a> uart_recv_blocking </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Read a Received Data Word with Blocking. </p>
<p>Wait until a data word has been received then return the word.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>data from the Rx FIFO. </dd></dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00342">342</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

<p>References <a class="el" href="uart_8c_source.html#l00285">uart_recv()</a>, and <a class="el" href="uart_8c_source.html#l00314">uart_wait_recv_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__uart__defines_ga20c33a40f18e40219379cddf0b987814_cgraph.png" border="0" usemap="#group__uart__defines_ga20c33a40f18e40219379cddf0b987814_cgraph" alt=""/></div>
<map name="group__uart__defines_ga20c33a40f18e40219379cddf0b987814_cgraph" id="group__uart__defines_ga20c33a40f18e40219379cddf0b987814_cgraph">
<area shape="rect" id="node3" href="group__uart__defines.html#gaa340e677480980b6751ac0ad83aabfd8" title="UART Read a Received Data Word." alt="" coords="220,5,295,35"/><area shape="rect" id="node5" href="group__uart__defines.html#ga57075c0822d1505c40725c906310011b" title="UART Wait for Received Data Available." alt="" coords="184,59,331,88"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga644097552146ac9c31b1c28a0098dd78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_send </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ace9d960e74685e2cd84b36132dbbf8aa">u16</a>&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Send a Data Word. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>data to send. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00273">273</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

<p>Referenced by <a class="el" href="uart_8c_source.html#l00328">uart_send_blocking()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__uart__defines_ga644097552146ac9c31b1c28a0098dd78_icgraph.png" border="0" usemap="#group__uart__defines_ga644097552146ac9c31b1c28a0098dd78_icgraph" alt=""/></div>
<map name="group__uart__defines_ga644097552146ac9c31b1c28a0098dd78_icgraph" id="group__uart__defines_ga644097552146ac9c31b1c28a0098dd78_icgraph">
<area shape="rect" id="node3" href="group__uart__send__recv.html#gaddc763c3c98025e1ccd0722768f0b184" title="UART Send Data Word with Blocking." alt="" coords="135,5,268,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaddc763c3c98025e1ccd0722768f0b184"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_send_blocking </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#ace9d960e74685e2cd84b36132dbbf8aa">u16</a>&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Send Data Word with Blocking. </p>
<p>Blocks until the transmit data FIFO can accept the next data word for transmission.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00328">328</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

<p>References <a class="el" href="uart_8c_source.html#l00273">uart_send()</a>, and <a class="el" href="uart_8c_source.html#l00301">uart_wait_send_ready()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__uart__defines_gaddc763c3c98025e1ccd0722768f0b184_cgraph.png" border="0" usemap="#group__uart__defines_gaddc763c3c98025e1ccd0722768f0b184_cgraph" alt=""/></div>
<map name="group__uart__defines_gaddc763c3c98025e1ccd0722768f0b184_cgraph" id="group__uart__defines_gaddc763c3c98025e1ccd0722768f0b184_cgraph">
<area shape="rect" id="node3" href="group__uart__defines.html#ga644097552146ac9c31b1c28a0098dd78" title="UART Send a Data Word." alt="" coords="225,5,303,35"/><area shape="rect" id="node5" href="group__uart__defines.html#ga5ced85790f760618b3f9583c10b40944" title="UART Wait for Transmit Data Buffer Not Full." alt="" coords="189,59,339,88"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga272000d8efe4ed2d788b93468e33bf09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void uart_set_baudrate </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>baud</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set UART baudrate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">baud</td><td>Baud rate in bits per second (bps).* </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00114">114</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

<p>References <a class="el" href="rcc_8c_source.html#l00382">rcc_get_system_clock_frequency()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__uart__defines_ga272000d8efe4ed2d788b93468e33bf09_cgraph.png" border="0" usemap="#group__uart__defines_ga272000d8efe4ed2d788b93468e33bf09_cgraph" alt=""/></div>
<map name="group__uart__defines_ga272000d8efe4ed2d788b93468e33bf09_cgraph" id="group__uart__defines_ga272000d8efe4ed2d788b93468e33bf09_cgraph">
<area shape="rect" id="node3" href="group__rcc__defines.html#gaebfa606dfc58689248800e62bceb2f93" title="Get the system clock frequency." alt="" coords="183,5,335,51"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gadbc7cedf5cbb59437049265a97a441ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_set_databits </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>databits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set UART databits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">databits</td><td>number of data bits per transmission. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00138">138</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2a3f0dac0cecc4d431072f68e9829d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_set_fifo_trigger_levels </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__uart__defines.html#gabb9ce81df1867ef09b554e02c63f9be5">uart_fifo_rx_trigger_level</a>&#160;</td>
          <td class="paramname"><em>rx_level</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__uart__defines.html#gaf79e87f1a6f23cc0501f4d2e3667a848">uart_fifo_tx_trigger_level</a>&#160;</td>
          <td class="paramname"><em>tx_level</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the FIFO trigger levels. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rx_level</td><td>Trigger level for RX FIFO </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tx_level</td><td>Trigger level for TX FIFO </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00614">614</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga4cef6e53b5e108404b5b4cc61e9e011d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_set_flow_control </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__uart__defines.html#ga50eb7d8c1338b309a11dda5e86240706">uart_flowctl</a>&#160;</td>
          <td class="paramname"><em>flow</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the flow control scheme. </p>
<p>Set the flow control scheme by enabling or disabling RTS and CTS lines. This will only have effect if the given UART supports the RTS and CTS lines.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">flow</td><td>The flow control scheme to use (none, RTS, CTS or both) <br/>
 UART_FLOWCTL_RTS &ndash; enable the RTS line <br/>
 UART_FLOWCTL_CTS &ndash; enable the CTS line <br/>
 UART_FLOWCTL_RTS_CTS &ndash; enable both RTS and CTS lines </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00215">215</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

<p>References <a class="el" href="uart_8h_source.html#l00374">UART_FLOWCTL_CTS</a>, <a class="el" href="uart_8h_source.html#l00373">UART_FLOWCTL_RTS</a>, and <a class="el" href="uart_8h_source.html#l00375">UART_FLOWCTL_RTS_CTS</a>.</p>

</div>
</div>
<a class="anchor" id="ga7dacfd5754ba93b9552dc8d28aaae007"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_set_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gafe7c6f22987bd7394cc3effa35ebf393"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_set_parity </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__uart__defines.html#gaef0010d952178bd0d851bcf3b63daeca">uart_parity</a>&#160;</td>
          <td class="paramname"><em>parity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set UART parity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bits</td><td>the requested parity scheme. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00173">173</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

<p>References <a class="el" href="uart_8h_source.html#l00366">UART_PARITY_EVEN</a>, <a class="el" href="uart_8h_source.html#l00364">UART_PARITY_NONE</a>, <a class="el" href="uart_8h_source.html#l00365">UART_PARITY_ODD</a>, <a class="el" href="uart_8h_source.html#l00367">UART_PARITY_STICK_0</a>, and <a class="el" href="uart_8h_source.html#l00368">UART_PARITY_STICK_1</a>.</p>

</div>
</div>
<a class="anchor" id="gab1535ac90c9962a33560ba83f08d3a02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_set_stopbits </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>stopbits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set UART stopbits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bits</td><td>the requested number of stopbits, either 1 or 2. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00159">159</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga57075c0822d1505c40725c906310011b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_wait_recv_ready </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Wait for Received Data Available. </p>
<p>Blocks until the receive data FIFO holds a at least valid received data word.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00314">314</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

<p>Referenced by <a class="el" href="uart_8c_source.html#l00342">uart_recv_blocking()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__uart__defines_ga57075c0822d1505c40725c906310011b_icgraph.png" border="0" usemap="#group__uart__defines_ga57075c0822d1505c40725c906310011b_icgraph" alt=""/></div>
<map name="group__uart__defines_ga57075c0822d1505c40725c906310011b_icgraph" id="group__uart__defines_ga57075c0822d1505c40725c906310011b_icgraph">
<area shape="rect" id="node3" href="group__uart__send__recv.html#ga20c33a40f18e40219379cddf0b987814" title="UART Read a Received Data Word with Blocking." alt="" coords="200,5,331,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga5ced85790f760618b3f9583c10b40944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_wait_send_ready </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Wait for Transmit Data Buffer Not Full. </p>
<p>Blocks until the transmit data FIFO is not empty and can accept the next data word. <br/>
 Even if the FIFO is not empty, this function will return as long as there is room for at least one more word.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="uart_8c_source.html#l00301">301</a> of file <a class="el" href="uart_8c_source.html">uart.c</a>.</p>

<p>Referenced by <a class="el" href="uart_8c_source.html#l00328">uart_send_blocking()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__uart__defines_ga5ced85790f760618b3f9583c10b40944_icgraph.png" border="0" usemap="#group__uart__defines_ga5ced85790f760618b3f9583c10b40944_icgraph" alt=""/></div>
<map name="group__uart__defines_ga5ced85790f760618b3f9583c10b40944_icgraph" id="group__uart__defines_ga5ced85790f760618b3f9583c10b40944_icgraph">
<area shape="rect" id="node3" href="group__uart__send__recv.html#gaddc763c3c98025e1ccd0722768f0b184" title="UART Send Data Word with Blocking." alt="" coords="204,5,337,35"/></map>
</div>
</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Jun 3 2013 22:21:36 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.1.2 </li>
  </ul>
</div>
</body>
</html>
