 ==  Bambu executed with: bambu -O1 -fcse-follow-jumps -fno-tree-ter -ftree-vectorize -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/astar/includes/values_67 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/astar/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    init_camefrom
    insert
    remove_min
    set_estimates
    heuristic
    astarF
    astar
    main


  Memory allocation information:
    BRAM bitsize: 64
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 128
    ADDRESS bus bitsize: 17
    SIZE bus bitsize: 8
    Internally allocated memory (no private memories): 65536
    Internally allocated memory: 65536
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function heuristic:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.06 seconds


  Module allocation information for function init_camefrom:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Module allocation information for function insert:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Module allocation information for function remove_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Module allocation information for function set_estimates:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Scheduling Information of function heuristic:
    Number of control steps: 10
    Minimum slack: 0.10700000000000121
    Estimated max frequency (MHz): 204.37359493153488
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function heuristic:
    Number of states: 8
    Minimum number of cycles: 6
    Maximum number of cycles 7
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function init_camefrom:
    Number of control steps: 7
    Minimum slack: 0.10699999900000112
    Estimated max frequency (MHz): 204.37359488976631
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function init_camefrom:
    Number of states: 5
    Minimum number of cycles: 5
    Maximum number of cycles 5
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function insert:
    Number of control steps: 6
    Minimum slack: 0.10700000000000121
    Estimated max frequency (MHz): 204.37359493153488
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function insert:
    Number of states: 5
    Minimum number of cycles: 5
    Maximum number of cycles 5
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function remove_min:
    Number of control steps: 13
    Minimum slack: 0.10699999700001162
    Estimated max frequency (MHz): 204.37359480622962
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function remove_min:
    Number of states: 12
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function set_estimates:
    Number of control steps: 9
    Minimum slack: 0.10699999900000112
    Estimated max frequency (MHz): 204.37359488976631
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function set_estimates:
    Number of states: 7
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function heuristic:
    Bound operations:31/33
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function init_camefrom:
    Bound operations:16/25
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function insert:
    Bound operations:12/14
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function remove_min:
    Bound operations:39/52
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function set_estimates:
    Bound operations:43/51
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function heuristic:
    Number of storage values inserted: 6
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function init_camefrom:
    Number of storage values inserted: 8
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function insert:
    Number of storage values inserted: 4
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function remove_min:
    Number of storage values inserted: 20
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function set_estimates:
    Number of storage values inserted: 11
  Time to compute storage value information: 0.00 seconds


  Register binding information for function heuristic:
    Register allocation algorithm obtains a sub-optimal result: 6 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Register binding information for function heuristic:
    Register allocation algorithm obtains a sub-optimal result: 6 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Module binding information for function heuristic:
    Number of modules instantiated: 33
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 288
    Estimated area of MUX21: 0
    Total estimated area: 288
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function heuristic:
    Register allocation algorithm obtains a sub-optimal result: 6 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function heuristic:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function heuristic: 222

  Register binding information for function init_camefrom:
    Register allocation algorithm obtains an optimal result: 8 registers
  Time to perform register binding: 0.00 seconds


  Register binding information for function init_camefrom:
    Register allocation algorithm obtains an optimal result: 8 registers
  Time to perform register binding: 0.00 seconds


  Module binding information for function init_camefrom:
    Number of modules instantiated: 18
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 95
    Estimated area of MUX21: 166
    Total estimated area: 261
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function init_camefrom:
    Register allocation algorithm obtains an optimal result: 8 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function init_camefrom:
    Number of allocated multiplexers (2-to-1 equivalent): 9
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function init_camefrom: 128

  Register binding information for function insert:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Register binding information for function insert:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Module binding information for function insert:
    Number of modules instantiated: 14
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 61
    Estimated area of MUX21: 33
    Total estimated area: 94
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function insert:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function insert:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function insert: 161

  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:12)
  Time to perform register binding: 0.00 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 17 registers(LB:12)
  Time to perform register binding: 0.00 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 17 registers(LB:12)
  Time to perform register binding: 0.01 seconds


  Module binding information for function remove_min:
    Number of modules instantiated: 51
    Number of possible conflicts for possible false paths introduced by resource sharing: 1
    Estimated resources area (no Muxes and address logic): 298
    Estimated area of MUX21: 99
    Total estimated area: 397
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 17 registers(LB:12)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function remove_min:
    Number of allocated multiplexers (2-to-1 equivalent): 9
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function remove_min: 399

  Register binding information for function set_estimates:
    Register allocation algorithm obtains a sub-optimal result: 9 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Register binding information for function set_estimates:
    Register allocation algorithm obtains a sub-optimal result: 9 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Module binding information for function set_estimates:
    Number of modules instantiated: 51
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 132
    Estimated area of MUX21: 132
    Total estimated area: 264
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function set_estimates:
    Register allocation algorithm obtains a sub-optimal result: 9 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function set_estimates:
    Number of allocated multiplexers (2-to-1 equivalent): 6
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function set_estimates: 104

  Module allocation information for function astarF:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.16 seconds


  Scheduling Information of function astarF:
    Number of control steps: 45
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.09 seconds


  State Transition Graph Information of function astarF:
    Number of states: 49
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function astarF:
    Bound operations:162/215
  Time to perform easy binding: 0.01 seconds


  Storage Value Information of function astarF:
    Number of storage values inserted: 114
  Time to compute storage value information: 0.00 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 103 registers(LB:69)
  Time to perform register binding: 0.02 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 110 registers(LB:69)
  Time to perform register binding: 0.02 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 110 registers(LB:69)
  Time to perform register binding: 0.01 seconds


  Module binding information for function astarF:
    Number of modules instantiated: 206
    Number of possible conflicts for possible false paths introduced by resource sharing: 21
    Estimated resources area (no Muxes and address logic): 12609
    Estimated area of MUX21: 165
    Total estimated area: 12774
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.02 seconds
    Clique covering computation completed in 0.04 seconds
  Time to perform module binding: 0.06 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 110 registers(LB:69)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function astarF:
    Number of allocated multiplexers (2-to-1 equivalent): 7
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function astarF: 919

  Module allocation information for function astar:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.10 seconds


  Scheduling Information of function astar:
    Number of control steps: 23
    Minimum slack: 5.0000000000000003e-10
    Estimated max frequency (MHz): 200.00000002000002
  Time to perform scheduling: 0.04 seconds


  State Transition Graph Information of function astar:
    Number of states: 22
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function astar:
    Bound operations:85/124
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function astar:
    Number of storage values inserted: 39
  Time to compute storage value information: 0.00 seconds


  Register binding information for function astar:
    Register allocation algorithm obtains a sub-optimal result: 31 registers(LB:29)
  Time to perform register binding: 0.00 seconds


  Register binding information for function astar:
    Register allocation algorithm obtains a sub-optimal result: 34 registers(LB:29)
  Time to perform register binding: 0.00 seconds


  Register binding information for function astar:
    Register allocation algorithm obtains a sub-optimal result: 34 registers(LB:29)
  Time to perform register binding: 0.00 seconds


  Module binding information for function astar:
    Number of modules instantiated: 119
    Number of possible conflicts for possible false paths introduced by resource sharing: 21
    Estimated resources area (no Muxes and address logic): 3946
    Estimated area of MUX21: 132
    Total estimated area: 4078
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function astar:
    Register allocation algorithm obtains a sub-optimal result: 34 registers(LB:29)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function astar:
    Number of allocated multiplexers (2-to-1 equivalent): 11
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function astar: 401

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function main:
    Number of control steps: 4
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:4/4
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 4
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2000
    Estimated area of MUX21: 0
    Total estimated area: 2000
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 0
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/astar/files/values_67/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 5844 cycles
  Number of executions     : 1
  Average execution        : 5844 cycles
