Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 352f69464a0e4e3b9443a01c6cd7b616 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_lab1_1_behav xil_defaultlib.cfg_tb_lab1_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.lab1_1 [lab1_1_default]
Compiling architecture tb of entity xil_defaultlib.tb_lab1_1 [tb_lab1_1]
Built simulation snapshot cfg_tb_lab1_1_behav
