Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Sun Nov 14 22:16:10 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt ModuloAlarmaTP2_impl_1.twr ModuloAlarmaTP2_impl_1.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Operating conditions:
--------------------
    Temperature: 85
    Core voltage: 1.14 V

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
mainTimer/i790_4_lut/B	->	mainTimer/i790_4_lut/Z

++++ Loop2
mainTimer/add_120_add_5_1/S1	->	mainTimer/i12_4_lut/Z

++++ Loop3
mainTimer/add_120_add_5_3/B1	->	mainTimer/add_120_add_5_3/S1

++++ Loop4
mainTimer/add_120_add_5_5/B1	->	mainTimer/add_120_add_5_5/S1

++++ Loop5
mainTimer/add_120_add_5_7/B1	->	mainTimer/add_120_add_5_7/S1

++++ Loop6
mainTimer/add_120_add_5_9/B1	->	mainTimer/add_120_add_5_9/S1

++++ Loop7
mainTimer/add_120_add_5_11/B1	->	mainTimer/add_120_add_5_11/S1

++++ Loop8
mainTimer/add_120_add_5_13/B1	->	mainTimer/add_120_add_5_13/S1

++++ Loop9
mainTimer/add_120_add_5_15/B1	->	mainTimer/add_120_add_5_15/S1

++++ Loop10
mainTimer/add_120_add_5_17/B1	->	mainTimer/add_120_add_5_17/S1

++++ Loop11
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i790_4_lut/Z

++++ Loop12
i1_4_lut/C	->	i1_4_lut/Z

++++ Loop13
mainTimer/i773_4_lut/Z	->	mainTimer/i790_4_lut/Z

++++ Loop14
mainTimer/i773_4_lut/D	->	mainTimer/i773_4_lut/Z

++++ Loop15
i251_4_lut_3_lut/C	->	i251_4_lut_3_lut/Z

++++ Loop16
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i12_4_lut/Z

++++ Loop17
mainTimer/i12_4_lut_adj_43/D	->	mainTimer/i12_4_lut_adj_43/Z

++++ Loop18
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i293_4_lut/Z

++++ Loop19
mainTimer/i11_4_lut/D	->	mainTimer/i11_4_lut/Z

++++ Loop20
mainTimer/add_120_add_5_3/S0	->	mainTimer/i261_4_lut/Z

++++ Loop21
mainTimer/add_120_add_5_3/B0	->	mainTimer/add_120_add_5_3/CO0

++++ Loop22
mainTimer/i261_4_lut/A	->	mainTimer/i261_4_lut/Z

++++ Loop23
mainTimer/i11_4_lut_adj_42/Z	->	mainTimer/i12_4_lut_adj_43/Z

++++ Loop24
mainTimer/add_120_add_5_13/S0	->	mainTimer/i793_4_lut/Z

++++ Loop25
mainTimer/add_120_add_5_13/B0	->	mainTimer/add_120_add_5_13/CO0

++++ Loop26
mainTimer/i793_4_lut/A	->	mainTimer/i793_4_lut/Z

++++ Loop27
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i783_4_lut/Z

++++ Loop28
mainTimer/i12_4_lut_adj_41/D	->	mainTimer/i12_4_lut_adj_41/Z

++++ Loop29
mainTimer/add_120_add_5_7/S0	->	mainTimer/i269_4_lut/Z

++++ Loop30
mainTimer/add_120_add_5_7/B0	->	mainTimer/add_120_add_5_7/CO0

++++ Loop31
mainTimer/i269_4_lut/Z	->	mainTimer/i1276_4_lut/Z

++++ Loop32
mainTimer/i269_4_lut/A	->	mainTimer/i269_4_lut/Z

++++ Loop33
mainTimer/add_120_add_5_9/S0	->	mainTimer/i273_4_lut/Z

++++ Loop34
mainTimer/add_120_add_5_9/B0	->	mainTimer/add_120_add_5_9/CO0

++++ Loop35
mainTimer/i273_4_lut/A	->	mainTimer/i273_4_lut/Z

++++ Loop36
mainTimer/add_120_add_5_5/S0	->	mainTimer/i265_4_lut/Z

++++ Loop37
mainTimer/add_120_add_5_5/B0	->	mainTimer/add_120_add_5_5/CO0

++++ Loop38
mainTimer/i1274_4_lut/Z	->	mainTimer/i7_4_lut/Z

++++ Loop39
mainTimer/i265_4_lut/A	->	mainTimer/i265_4_lut/Z

++++ Loop40
mainTimer/add_120_add_5_15/S0	->	mainTimer/i285_4_lut/Z

++++ Loop41
mainTimer/add_120_add_5_15/B0	->	mainTimer/add_120_add_5_15/CO0

++++ Loop42
mainTimer/i285_4_lut/Z	->	mainTimer/i7_4_lut/Z

++++ Loop43
mainTimer/i285_4_lut/A	->	mainTimer/i285_4_lut/Z

++++ Loop44
mainTimer/add_120_add_5_17/S0	->	mainTimer/i289_4_lut/Z

++++ Loop45
mainTimer/add_120_add_5_17/B0	->	mainTimer/add_120_add_5_17/CO0

++++ Loop46
mainTimer/i289_4_lut/Z	->	mainTimer/i1276_4_lut/Z

++++ Loop47
mainTimer/i289_4_lut/A	->	mainTimer/i289_4_lut/Z

++++ Loop48
mainTimer/i776_4_lut/D	->	mainTimer/i776_4_lut/Z

++++ Loop49
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i794_4_lut/Z

++++ Loop50
mainTimer/i795_4_lut/D	->	mainTimer/i795_4_lut/Z

++++ Loop51
mainTimer/add_120_add_5_11/S0	->	mainTimer/i277_4_lut/Z

++++ Loop52
mainTimer/add_120_add_5_11/B0	->	mainTimer/add_120_add_5_11/CO0

++++ Loop53
mainTimer/i277_4_lut/A	->	mainTimer/i277_4_lut/Z

++++ Loop54
mainTimer/i275_4_lut/D	->	mainTimer/i275_4_lut/Z

++++ Loop55
mainTimer/i12_4_lut_adj_43/Z	->	mainTimer/i271_4_lut/Z

++++ Loop56
mainTimer/i293_4_lut/A	->	mainTimer/i293_4_lut/Z

++++ Loop57
mainTimer/i776_4_lut/A	->	mainTimer/i776_4_lut/Z

++++ Loop58
mainTimer/i794_4_lut/A	->	mainTimer/i794_4_lut/Z

++++ Loop59
mainTimer/i795_4_lut/A	->	mainTimer/i795_4_lut/Z

++++ Loop60
mainTimer/i783_4_lut/A	->	mainTimer/i783_4_lut/Z

++++ Loop61
mainTimer/i275_4_lut/A	->	mainTimer/i275_4_lut/Z

++++ Loop62
mainTimer/i271_4_lut/A	->	mainTimer/i271_4_lut/Z

++++ Loop63
mainTimer/i12_4_lut_adj_41/A	->	mainTimer/i12_4_lut_adj_41/Z

++++ Loop64
mainTimer/i11_4_lut/A	->	mainTimer/i11_4_lut/Z

++++ Loop65
mainTimer/i12_4_lut/A	->	mainTimer/i12_4_lut/Z

++++ Loop66
i1_4_lut/A	->	i1_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 74.7088%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/counter_i31/D           |99976.640 ns 
STATE_OUT/serial/counter_i30/D           |99977.409 ns 
STATE_OUT/serial/status_out/D            |99977.842 ns 
STATE_OUT/serial/counter_i29/D           |99978.071 ns 
STATE_OUT/serial/counter_i28/D           |99978.084 ns 
STATE_OUT/serial/counter_i26/D           |99978.521 ns 
STATE_OUT/serial/counter_i27/D           |99978.627 ns 
STATE_OUT/serial/counter_i25/D           |99978.799 ns 
STATE_OUT/serial/counter_i23/D           |99979.142 ns 
STATE_OUT/serial/counter_i24/D           |99979.143 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/init_c/D                       |    1.719 ns 
STATE_OUT/waiting_c/D                    |    1.719 ns 
STATE_OUT/serial/aux_i1/D                |    1.719 ns 
STATE_OUT/serial/aux_i3/D                |    1.719 ns 
STATE_OUT/serial/counter_i3/D            |    1.719 ns 
STATE_OUT/serial/aux_i0/D                |    1.719 ns 
STATE_OUT/cont_105__i2/D                 |    1.719 ns 
STATE_OUT/cont_105__i3/D                 |    1.719 ns 
STATE_OUT/cont_105__i0/D                 |    1.719 ns 
STATE_OUT/cont_105__i1/D                 |    1.887 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
CTRL_IN                                 |                     input
CTRL_RECV                               |                     input
CTRL_CLK                                |                     input
STATUS_OUT                              |                    output
SIREN_OUT                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (SLICE_R16C6D)
Path End         : STATE_OUT/serial/counter_i31/D  (SLICE_R17C11B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 33
Delay Ratio      : 52.9% (route), 47.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99976.640 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  27      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  27      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          SLICE_R16C6D    CLK_TO_Q0_DELAY      1.391         6.901  10      
STATE_OUT/serial/counter[2]                               NET DELAY            3.271        10.172  10      
STATE_OUT/i1_2_lut_adj_49/B->STATE_OUT/i1_2_lut_adj_49/Z
                                          SLICE_R18C6B    B0_TO_F0_DELAY       0.450        10.622  31      
STATE_OUT/serial/counter_31__N_126[2]                     NET DELAY            3.603        14.225  31      
STATE_OUT/serial/sub_11_add_2_add_5_3/B1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C7B    B1_TO_COUT1_DELAY    0.358        14.583  2       
STATE_OUT/serial/n1079                                    NET DELAY            0.000        14.583  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C7C    CIN0_TO_COUT0_DELAY  0.278        14.861  2       
STATE_OUT/serial/n2647                                    NET DELAY            0.000        14.861  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C7C    CIN1_TO_COUT1_DELAY  0.278        15.139  2       
STATE_OUT/serial/n1081                                    NET DELAY            0.000        15.139  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C7D    CIN0_TO_COUT0_DELAY  0.278        15.417  2       
STATE_OUT/serial/n2650                                    NET DELAY            0.000        15.417  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C7D    CIN1_TO_COUT1_DELAY  0.278        15.695  2       
STATE_OUT/serial/n1083                                    NET DELAY            0.556        16.251  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C8A    CIN0_TO_COUT0_DELAY  0.278        16.529  2       
STATE_OUT/serial/n2653                                    NET DELAY            0.000        16.529  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C8A    CIN1_TO_COUT1_DELAY  0.278        16.807  2       
STATE_OUT/serial/n1085                                    NET DELAY            0.000        16.807  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        17.085  2       
STATE_OUT/serial/n2656                                    NET DELAY            0.000        17.085  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        17.363  2       
STATE_OUT/serial/n1087                                    NET DELAY            0.000        17.363  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        17.641  2       
STATE_OUT/serial/n2659                                    NET DELAY            0.000        17.641  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        17.919  2       
STATE_OUT/serial/n1089                                    NET DELAY            0.000        17.919  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        18.197  2       
STATE_OUT/serial/n2662                                    NET DELAY            0.000        18.197  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        18.475  2       
STATE_OUT/serial/n1091                                    NET DELAY            0.556        19.031  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        19.309  2       
STATE_OUT/serial/n2665                                    NET DELAY            0.000        19.309  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        19.587  2       
STATE_OUT/serial/n1093                                    NET DELAY            0.000        19.587  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        19.865  2       
STATE_OUT/serial/n2668                                    NET DELAY            0.000        19.865  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        20.143  2       
STATE_OUT/serial/n1095                                    NET DELAY            0.000        20.143  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        20.421  2       
STATE_OUT/serial/n2671                                    NET DELAY            0.000        20.421  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        20.699  2       
STATE_OUT/serial/n1097                                    NET DELAY            0.000        20.699  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        20.977  2       
STATE_OUT/serial/n2674                                    NET DELAY            0.000        20.977  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        21.255  2       
STATE_OUT/serial/n1099                                    NET DELAY            0.556        21.811  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        22.089  2       
STATE_OUT/serial/n2677                                    NET DELAY            0.000        22.089  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        22.367  2       
STATE_OUT/serial/n1101                                    NET DELAY            0.000        22.367  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        22.645  2       
STATE_OUT/serial/n2680                                    NET DELAY            0.000        22.645  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        22.923  2       
STATE_OUT/serial/n1103                                    NET DELAY            0.000        22.923  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        23.201  2       
STATE_OUT/serial/n2683                                    NET DELAY            0.000        23.201  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        23.479  2       
STATE_OUT/serial/n1105                                    NET DELAY            0.000        23.479  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        23.757  2       
STATE_OUT/serial/n2686                                    NET DELAY            0.000        23.757  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI1->STATE_OUT/serial/sub_11_add_2_add_5_31/CO1
                                          SLICE_R16C10D   CIN1_TO_COUT1_DELAY  0.278        24.035  2       
STATE_OUT/serial/n1107                                    NET DELAY            1.219        25.254  2       
STATE_OUT/serial/sub_11_add_2_add_5_33/D0->STATE_OUT/serial/sub_11_add_2_add_5_33/S0
                                          SLICE_R16C11A   D0_TO_F0_DELAY       0.450        25.704  1       
STATE_OUT/serial/counter_31__N_158[31]                    NET DELAY            2.490        28.194  1       
STATE_OUT/counter_31__I_38_i32_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i32_3_lut_4_lut/Z
                                          SLICE_R17C11B   B1_TO_F1_DELAY       0.477        28.671  1       
STATE_OUT/serial/counter_31__N_89[31] ( DI1 )
                                                          NET DELAY            0.000        28.671  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  27      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  27      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -28.671  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99976.640  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (SLICE_R16C6D)
Path End         : STATE_OUT/serial/counter_i30/D  (SLICE_R17C11B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 32
Delay Ratio      : 52.5% (route), 47.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99977.409 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  27      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  27      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          SLICE_R16C6D    CLK_TO_Q0_DELAY      1.391         6.901  10      
STATE_OUT/serial/counter[2]                               NET DELAY            3.271        10.172  10      
STATE_OUT/i1_2_lut_adj_49/B->STATE_OUT/i1_2_lut_adj_49/Z
                                          SLICE_R18C6B    B0_TO_F0_DELAY       0.450        10.622  31      
STATE_OUT/serial/counter_31__N_126[2]                     NET DELAY            3.603        14.225  31      
STATE_OUT/serial/sub_11_add_2_add_5_3/B1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C7B    B1_TO_COUT1_DELAY    0.358        14.583  2       
STATE_OUT/serial/n1079                                    NET DELAY            0.000        14.583  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C7C    CIN0_TO_COUT0_DELAY  0.278        14.861  2       
STATE_OUT/serial/n2647                                    NET DELAY            0.000        14.861  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C7C    CIN1_TO_COUT1_DELAY  0.278        15.139  2       
STATE_OUT/serial/n1081                                    NET DELAY            0.000        15.139  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C7D    CIN0_TO_COUT0_DELAY  0.278        15.417  2       
STATE_OUT/serial/n2650                                    NET DELAY            0.000        15.417  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C7D    CIN1_TO_COUT1_DELAY  0.278        15.695  2       
STATE_OUT/serial/n1083                                    NET DELAY            0.556        16.251  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C8A    CIN0_TO_COUT0_DELAY  0.278        16.529  2       
STATE_OUT/serial/n2653                                    NET DELAY            0.000        16.529  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C8A    CIN1_TO_COUT1_DELAY  0.278        16.807  2       
STATE_OUT/serial/n1085                                    NET DELAY            0.000        16.807  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        17.085  2       
STATE_OUT/serial/n2656                                    NET DELAY            0.000        17.085  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        17.363  2       
STATE_OUT/serial/n1087                                    NET DELAY            0.000        17.363  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        17.641  2       
STATE_OUT/serial/n2659                                    NET DELAY            0.000        17.641  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        17.919  2       
STATE_OUT/serial/n1089                                    NET DELAY            0.000        17.919  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        18.197  2       
STATE_OUT/serial/n2662                                    NET DELAY            0.000        18.197  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        18.475  2       
STATE_OUT/serial/n1091                                    NET DELAY            0.556        19.031  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        19.309  2       
STATE_OUT/serial/n2665                                    NET DELAY            0.000        19.309  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        19.587  2       
STATE_OUT/serial/n1093                                    NET DELAY            0.000        19.587  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        19.865  2       
STATE_OUT/serial/n2668                                    NET DELAY            0.000        19.865  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        20.143  2       
STATE_OUT/serial/n1095                                    NET DELAY            0.000        20.143  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        20.421  2       
STATE_OUT/serial/n2671                                    NET DELAY            0.000        20.421  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        20.699  2       
STATE_OUT/serial/n1097                                    NET DELAY            0.000        20.699  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        20.977  2       
STATE_OUT/serial/n2674                                    NET DELAY            0.000        20.977  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        21.255  2       
STATE_OUT/serial/n1099                                    NET DELAY            0.556        21.811  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        22.089  2       
STATE_OUT/serial/n2677                                    NET DELAY            0.000        22.089  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        22.367  2       
STATE_OUT/serial/n1101                                    NET DELAY            0.000        22.367  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        22.645  2       
STATE_OUT/serial/n2680                                    NET DELAY            0.000        22.645  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        22.923  2       
STATE_OUT/serial/n1103                                    NET DELAY            0.000        22.923  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        23.201  2       
STATE_OUT/serial/n2683                                    NET DELAY            0.000        23.201  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        23.479  2       
STATE_OUT/serial/n1105                                    NET DELAY            0.000        23.479  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          SLICE_R16C10D   CIN0_TO_COUT0_DELAY  0.278        23.757  2       
STATE_OUT/serial/n2686                                    NET DELAY            0.662        24.419  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D1->STATE_OUT/serial/sub_11_add_2_add_5_31/S1
                                          SLICE_R16C10D   D1_TO_F1_DELAY       0.450        24.869  1       
STATE_OUT/serial/counter_31__N_158[30]                    NET DELAY            2.556        27.425  1       
STATE_OUT/counter_31__I_38_i31_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i31_3_lut_4_lut/Z
                                          SLICE_R17C11B   A0_TO_F0_DELAY       0.477        27.902  1       
STATE_OUT/serial/counter_31__N_89[30] ( DI0 )
                                                          NET DELAY            0.000        27.902  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  27      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  27      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -27.902  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99977.409  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i30/Q  (SLICE_R17C11B)
Path End         : STATE_OUT/serial/status_out/D  (SLICE_R18C5B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 7
Delay Ratio      : 81.2% (route), 18.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99977.842 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  27      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  27      



STATE_OUT/serial/counter_i30/CK->STATE_OUT/serial/counter_i30/Q
                                          SLICE_R17C11B   CLK_TO_Q0_DELAY  1.391         6.901  2       
STATE_OUT/serial/counter[30]                              NET DELAY        2.742         9.643  2       
STATE_OUT/serial/i12_4_lut/D->STATE_OUT/serial/i12_4_lut/Z
                                          SLICE_R18C8C    A0_TO_F0_DELAY   0.450        10.093  1       
STATE_OUT/serial/n32                                      NET DELAY        3.086        13.179  1       
STATE_OUT/serial/i18_3_lut/C->STATE_OUT/serial/i18_3_lut/Z
                                          SLICE_R18C10B   B1_TO_F1_DELAY   0.450        13.629  1       
STATE_OUT/serial/n38                                      NET DELAY        3.669        17.298  1       
STATE_OUT/i2_4_lut/C->STATE_OUT/i2_4_lut/Z
                                          SLICE_R17C6B    A1_TO_F1_DELAY   0.450        17.748  39      
STATE_OUT/serial/n1488                                    NET DELAY        2.768        20.516  39      
STATE_OUT/serial/aux_3__I_0_i3_3_lut_4_lut/D->STATE_OUT/serial/aux_3__I_0_i3_3_lut_4_lut/Z
                                          SLICE_R17C5C    D0_TO_F0_DELAY   0.450        20.966  1       
STATE_OUT/serial/aux_3__N_121[2]                          NET DELAY        3.086        24.052  1       
STATE_OUT/serial/counter_31__N_188[0]_bdd_4_lut/B->STATE_OUT/serial/counter_31__N_188[0]_bdd_4_lut/Z
                                          SLICE_R18C6C    B1_TO_F1_DELAY   0.450        24.502  1       
STATE_OUT/serial/n2204                                    NET DELAY        2.490        26.992  1       
STATE_OUT/serial/n2204_bdd_4_lut/A->STATE_OUT/serial/n2204_bdd_4_lut/Z
                                          SLICE_R18C5B    B1_TO_F1_DELAY   0.477        27.469  1       
STATE_OUT/serial/status_out_N_195 ( DI1 )
                                                          NET DELAY        0.000        27.469  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  27      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  27      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -27.469  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99977.842  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (SLICE_R16C6D)
Path End         : STATE_OUT/serial/counter_i29/D  (SLICE_R16C11D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 31
Delay Ratio      : 52.4% (route), 47.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99978.071 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  27      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  27      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          SLICE_R16C6D    CLK_TO_Q0_DELAY      1.391         6.901  10      
STATE_OUT/serial/counter[2]                               NET DELAY            3.271        10.172  10      
STATE_OUT/i1_2_lut_adj_49/B->STATE_OUT/i1_2_lut_adj_49/Z
                                          SLICE_R18C6B    B0_TO_F0_DELAY       0.450        10.622  31      
STATE_OUT/serial/counter_31__N_126[2]                     NET DELAY            3.603        14.225  31      
STATE_OUT/serial/sub_11_add_2_add_5_3/B1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C7B    B1_TO_COUT1_DELAY    0.358        14.583  2       
STATE_OUT/serial/n1079                                    NET DELAY            0.000        14.583  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C7C    CIN0_TO_COUT0_DELAY  0.278        14.861  2       
STATE_OUT/serial/n2647                                    NET DELAY            0.000        14.861  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C7C    CIN1_TO_COUT1_DELAY  0.278        15.139  2       
STATE_OUT/serial/n1081                                    NET DELAY            0.000        15.139  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C7D    CIN0_TO_COUT0_DELAY  0.278        15.417  2       
STATE_OUT/serial/n2650                                    NET DELAY            0.000        15.417  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C7D    CIN1_TO_COUT1_DELAY  0.278        15.695  2       
STATE_OUT/serial/n1083                                    NET DELAY            0.556        16.251  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C8A    CIN0_TO_COUT0_DELAY  0.278        16.529  2       
STATE_OUT/serial/n2653                                    NET DELAY            0.000        16.529  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C8A    CIN1_TO_COUT1_DELAY  0.278        16.807  2       
STATE_OUT/serial/n1085                                    NET DELAY            0.000        16.807  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        17.085  2       
STATE_OUT/serial/n2656                                    NET DELAY            0.000        17.085  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        17.363  2       
STATE_OUT/serial/n1087                                    NET DELAY            0.000        17.363  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        17.641  2       
STATE_OUT/serial/n2659                                    NET DELAY            0.000        17.641  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        17.919  2       
STATE_OUT/serial/n1089                                    NET DELAY            0.000        17.919  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        18.197  2       
STATE_OUT/serial/n2662                                    NET DELAY            0.000        18.197  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        18.475  2       
STATE_OUT/serial/n1091                                    NET DELAY            0.556        19.031  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        19.309  2       
STATE_OUT/serial/n2665                                    NET DELAY            0.000        19.309  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        19.587  2       
STATE_OUT/serial/n1093                                    NET DELAY            0.000        19.587  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        19.865  2       
STATE_OUT/serial/n2668                                    NET DELAY            0.000        19.865  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        20.143  2       
STATE_OUT/serial/n1095                                    NET DELAY            0.000        20.143  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        20.421  2       
STATE_OUT/serial/n2671                                    NET DELAY            0.000        20.421  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        20.699  2       
STATE_OUT/serial/n1097                                    NET DELAY            0.000        20.699  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        20.977  2       
STATE_OUT/serial/n2674                                    NET DELAY            0.000        20.977  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        21.255  2       
STATE_OUT/serial/n1099                                    NET DELAY            0.556        21.811  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        22.089  2       
STATE_OUT/serial/n2677                                    NET DELAY            0.000        22.089  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        22.367  2       
STATE_OUT/serial/n1101                                    NET DELAY            0.000        22.367  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        22.645  2       
STATE_OUT/serial/n2680                                    NET DELAY            0.000        22.645  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        22.923  2       
STATE_OUT/serial/n1103                                    NET DELAY            0.000        22.923  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        23.201  2       
STATE_OUT/serial/n2683                                    NET DELAY            0.000        23.201  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE_R16C10C   CIN1_TO_COUT1_DELAY  0.278        23.479  2       
STATE_OUT/serial/n1105                                    NET DELAY            0.662        24.141  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D0->STATE_OUT/serial/sub_11_add_2_add_5_31/S0
                                          SLICE_R16C10D   D0_TO_F0_DELAY       0.450        24.591  1       
STATE_OUT/serial/counter_31__N_158[29]                    NET DELAY            2.172        26.763  1       
STATE_OUT/counter_31__I_38_i30_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i30_3_lut_4_lut/Z
                                          SLICE_R16C11D   D1_TO_F1_DELAY       0.477        27.240  1       
STATE_OUT/serial/counter_31__N_89[29] ( DI1 )
                                                          NET DELAY            0.000        27.240  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  27      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  27      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -27.240  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99978.071  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (SLICE_R16C6D)
Path End         : STATE_OUT/serial/counter_i28/D  (SLICE_R16C11D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 30
Delay Ratio      : 53.6% (route), 46.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99978.084 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  27      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  27      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          SLICE_R16C6D    CLK_TO_Q0_DELAY      1.391         6.901  10      
STATE_OUT/serial/counter[2]                               NET DELAY            3.271        10.172  10      
STATE_OUT/i1_2_lut_adj_49/B->STATE_OUT/i1_2_lut_adj_49/Z
                                          SLICE_R18C6B    B0_TO_F0_DELAY       0.450        10.622  31      
STATE_OUT/serial/counter_31__N_126[2]                     NET DELAY            3.603        14.225  31      
STATE_OUT/serial/sub_11_add_2_add_5_3/B1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C7B    B1_TO_COUT1_DELAY    0.358        14.583  2       
STATE_OUT/serial/n1079                                    NET DELAY            0.000        14.583  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C7C    CIN0_TO_COUT0_DELAY  0.278        14.861  2       
STATE_OUT/serial/n2647                                    NET DELAY            0.000        14.861  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C7C    CIN1_TO_COUT1_DELAY  0.278        15.139  2       
STATE_OUT/serial/n1081                                    NET DELAY            0.000        15.139  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C7D    CIN0_TO_COUT0_DELAY  0.278        15.417  2       
STATE_OUT/serial/n2650                                    NET DELAY            0.000        15.417  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C7D    CIN1_TO_COUT1_DELAY  0.278        15.695  2       
STATE_OUT/serial/n1083                                    NET DELAY            0.556        16.251  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C8A    CIN0_TO_COUT0_DELAY  0.278        16.529  2       
STATE_OUT/serial/n2653                                    NET DELAY            0.000        16.529  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C8A    CIN1_TO_COUT1_DELAY  0.278        16.807  2       
STATE_OUT/serial/n1085                                    NET DELAY            0.000        16.807  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        17.085  2       
STATE_OUT/serial/n2656                                    NET DELAY            0.000        17.085  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        17.363  2       
STATE_OUT/serial/n1087                                    NET DELAY            0.000        17.363  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        17.641  2       
STATE_OUT/serial/n2659                                    NET DELAY            0.000        17.641  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        17.919  2       
STATE_OUT/serial/n1089                                    NET DELAY            0.000        17.919  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        18.197  2       
STATE_OUT/serial/n2662                                    NET DELAY            0.000        18.197  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        18.475  2       
STATE_OUT/serial/n1091                                    NET DELAY            0.556        19.031  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        19.309  2       
STATE_OUT/serial/n2665                                    NET DELAY            0.000        19.309  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        19.587  2       
STATE_OUT/serial/n1093                                    NET DELAY            0.000        19.587  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        19.865  2       
STATE_OUT/serial/n2668                                    NET DELAY            0.000        19.865  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        20.143  2       
STATE_OUT/serial/n1095                                    NET DELAY            0.000        20.143  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        20.421  2       
STATE_OUT/serial/n2671                                    NET DELAY            0.000        20.421  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        20.699  2       
STATE_OUT/serial/n1097                                    NET DELAY            0.000        20.699  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        20.977  2       
STATE_OUT/serial/n2674                                    NET DELAY            0.000        20.977  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        21.255  2       
STATE_OUT/serial/n1099                                    NET DELAY            0.556        21.811  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        22.089  2       
STATE_OUT/serial/n2677                                    NET DELAY            0.000        22.089  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        22.367  2       
STATE_OUT/serial/n1101                                    NET DELAY            0.000        22.367  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        22.645  2       
STATE_OUT/serial/n2680                                    NET DELAY            0.000        22.645  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        22.923  2       
STATE_OUT/serial/n1103                                    NET DELAY            0.000        22.923  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R16C10C   CIN0_TO_COUT0_DELAY  0.278        23.201  2       
STATE_OUT/serial/n2683                                    NET DELAY            0.662        23.863  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D1->STATE_OUT/serial/sub_11_add_2_add_5_29/S1
                                          SLICE_R16C10C   D1_TO_F1_DELAY       0.450        24.313  1       
STATE_OUT/serial/counter_31__N_158[28]                    NET DELAY            2.437        26.750  1       
STATE_OUT/counter_31__I_38_i29_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i29_3_lut_4_lut/Z
                                          SLICE_R16C11D   C0_TO_F0_DELAY       0.477        27.227  1       
STATE_OUT/serial/counter_31__N_89[28] ( DI0 )
                                                          NET DELAY            0.000        27.227  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  27      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  27      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -27.227  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99978.084  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (SLICE_R16C6D)
Path End         : STATE_OUT/serial/counter_i26/D  (SLICE_R17C10A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 28
Delay Ratio      : 55.3% (route), 44.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99978.521 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  27      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  27      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          SLICE_R16C6D    CLK_TO_Q0_DELAY      1.391         6.901  10      
STATE_OUT/serial/counter[2]                               NET DELAY            3.271        10.172  10      
STATE_OUT/i1_2_lut_adj_49/B->STATE_OUT/i1_2_lut_adj_49/Z
                                          SLICE_R18C6B    B0_TO_F0_DELAY       0.450        10.622  31      
STATE_OUT/serial/counter_31__N_126[2]                     NET DELAY            3.603        14.225  31      
STATE_OUT/serial/sub_11_add_2_add_5_3/B1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C7B    B1_TO_COUT1_DELAY    0.358        14.583  2       
STATE_OUT/serial/n1079                                    NET DELAY            0.000        14.583  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C7C    CIN0_TO_COUT0_DELAY  0.278        14.861  2       
STATE_OUT/serial/n2647                                    NET DELAY            0.000        14.861  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C7C    CIN1_TO_COUT1_DELAY  0.278        15.139  2       
STATE_OUT/serial/n1081                                    NET DELAY            0.000        15.139  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C7D    CIN0_TO_COUT0_DELAY  0.278        15.417  2       
STATE_OUT/serial/n2650                                    NET DELAY            0.000        15.417  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C7D    CIN1_TO_COUT1_DELAY  0.278        15.695  2       
STATE_OUT/serial/n1083                                    NET DELAY            0.556        16.251  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C8A    CIN0_TO_COUT0_DELAY  0.278        16.529  2       
STATE_OUT/serial/n2653                                    NET DELAY            0.000        16.529  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C8A    CIN1_TO_COUT1_DELAY  0.278        16.807  2       
STATE_OUT/serial/n1085                                    NET DELAY            0.000        16.807  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        17.085  2       
STATE_OUT/serial/n2656                                    NET DELAY            0.000        17.085  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        17.363  2       
STATE_OUT/serial/n1087                                    NET DELAY            0.000        17.363  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        17.641  2       
STATE_OUT/serial/n2659                                    NET DELAY            0.000        17.641  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        17.919  2       
STATE_OUT/serial/n1089                                    NET DELAY            0.000        17.919  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        18.197  2       
STATE_OUT/serial/n2662                                    NET DELAY            0.000        18.197  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        18.475  2       
STATE_OUT/serial/n1091                                    NET DELAY            0.556        19.031  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        19.309  2       
STATE_OUT/serial/n2665                                    NET DELAY            0.000        19.309  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        19.587  2       
STATE_OUT/serial/n1093                                    NET DELAY            0.000        19.587  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        19.865  2       
STATE_OUT/serial/n2668                                    NET DELAY            0.000        19.865  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        20.143  2       
STATE_OUT/serial/n1095                                    NET DELAY            0.000        20.143  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        20.421  2       
STATE_OUT/serial/n2671                                    NET DELAY            0.000        20.421  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        20.699  2       
STATE_OUT/serial/n1097                                    NET DELAY            0.000        20.699  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        20.977  2       
STATE_OUT/serial/n2674                                    NET DELAY            0.000        20.977  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        21.255  2       
STATE_OUT/serial/n1099                                    NET DELAY            0.556        21.811  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        22.089  2       
STATE_OUT/serial/n2677                                    NET DELAY            0.000        22.089  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        22.367  2       
STATE_OUT/serial/n1101                                    NET DELAY            0.000        22.367  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        22.645  2       
STATE_OUT/serial/n2680                                    NET DELAY            0.662        23.307  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D1->STATE_OUT/serial/sub_11_add_2_add_5_27/S1
                                          SLICE_R16C10B   D1_TO_F1_DELAY       0.450        23.757  1       
STATE_OUT/serial/counter_31__N_158[26]                    NET DELAY            2.556        26.313  1       
STATE_OUT/counter_31__I_38_i27_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i27_3_lut_4_lut/Z
                                          SLICE_R17C10A   A0_TO_F0_DELAY       0.477        26.790  1       
STATE_OUT/serial/counter_31__N_89[26] ( DI0 )
                                                          NET DELAY            0.000        26.790  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  27      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  27      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.790  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99978.521  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (SLICE_R16C6D)
Path End         : STATE_OUT/serial/counter_i27/D  (SLICE_R17C10A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 29
Delay Ratio      : 53.7% (route), 46.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99978.627 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  27      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  27      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          SLICE_R16C6D    CLK_TO_Q0_DELAY      1.391         6.901  10      
STATE_OUT/serial/counter[2]                               NET DELAY            3.271        10.172  10      
STATE_OUT/i1_2_lut_adj_49/B->STATE_OUT/i1_2_lut_adj_49/Z
                                          SLICE_R18C6B    B0_TO_F0_DELAY       0.450        10.622  31      
STATE_OUT/serial/counter_31__N_126[2]                     NET DELAY            3.603        14.225  31      
STATE_OUT/serial/sub_11_add_2_add_5_3/B1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C7B    B1_TO_COUT1_DELAY    0.358        14.583  2       
STATE_OUT/serial/n1079                                    NET DELAY            0.000        14.583  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C7C    CIN0_TO_COUT0_DELAY  0.278        14.861  2       
STATE_OUT/serial/n2647                                    NET DELAY            0.000        14.861  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C7C    CIN1_TO_COUT1_DELAY  0.278        15.139  2       
STATE_OUT/serial/n1081                                    NET DELAY            0.000        15.139  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C7D    CIN0_TO_COUT0_DELAY  0.278        15.417  2       
STATE_OUT/serial/n2650                                    NET DELAY            0.000        15.417  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C7D    CIN1_TO_COUT1_DELAY  0.278        15.695  2       
STATE_OUT/serial/n1083                                    NET DELAY            0.556        16.251  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C8A    CIN0_TO_COUT0_DELAY  0.278        16.529  2       
STATE_OUT/serial/n2653                                    NET DELAY            0.000        16.529  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C8A    CIN1_TO_COUT1_DELAY  0.278        16.807  2       
STATE_OUT/serial/n1085                                    NET DELAY            0.000        16.807  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        17.085  2       
STATE_OUT/serial/n2656                                    NET DELAY            0.000        17.085  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        17.363  2       
STATE_OUT/serial/n1087                                    NET DELAY            0.000        17.363  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        17.641  2       
STATE_OUT/serial/n2659                                    NET DELAY            0.000        17.641  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        17.919  2       
STATE_OUT/serial/n1089                                    NET DELAY            0.000        17.919  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        18.197  2       
STATE_OUT/serial/n2662                                    NET DELAY            0.000        18.197  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        18.475  2       
STATE_OUT/serial/n1091                                    NET DELAY            0.556        19.031  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        19.309  2       
STATE_OUT/serial/n2665                                    NET DELAY            0.000        19.309  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        19.587  2       
STATE_OUT/serial/n1093                                    NET DELAY            0.000        19.587  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        19.865  2       
STATE_OUT/serial/n2668                                    NET DELAY            0.000        19.865  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        20.143  2       
STATE_OUT/serial/n1095                                    NET DELAY            0.000        20.143  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        20.421  2       
STATE_OUT/serial/n2671                                    NET DELAY            0.000        20.421  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        20.699  2       
STATE_OUT/serial/n1097                                    NET DELAY            0.000        20.699  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        20.977  2       
STATE_OUT/serial/n2674                                    NET DELAY            0.000        20.977  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        21.255  2       
STATE_OUT/serial/n1099                                    NET DELAY            0.556        21.811  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        22.089  2       
STATE_OUT/serial/n2677                                    NET DELAY            0.000        22.089  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        22.367  2       
STATE_OUT/serial/n1101                                    NET DELAY            0.000        22.367  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R16C10B   CIN0_TO_COUT0_DELAY  0.278        22.645  2       
STATE_OUT/serial/n2680                                    NET DELAY            0.000        22.645  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R16C10B   CIN1_TO_COUT1_DELAY  0.278        22.923  2       
STATE_OUT/serial/n1103                                    NET DELAY            0.662        23.585  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D0->STATE_OUT/serial/sub_11_add_2_add_5_29/S0
                                          SLICE_R16C10C   D0_TO_F0_DELAY       0.450        24.035  1       
STATE_OUT/serial/counter_31__N_158[27]                    NET DELAY            2.172        26.207  1       
STATE_OUT/counter_31__I_38_i28_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i28_3_lut_4_lut/Z
                                          SLICE_R17C10A   D1_TO_F1_DELAY       0.477        26.684  1       
STATE_OUT/serial/counter_31__N_89[27] ( DI1 )
                                                          NET DELAY            0.000        26.684  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  27      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  27      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.684  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99978.627  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (SLICE_R16C6D)
Path End         : STATE_OUT/serial/counter_i25/D  (SLICE_R15C10A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 27
Delay Ratio      : 56.0% (route), 44.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99978.799 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  27      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  27      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          SLICE_R16C6D    CLK_TO_Q0_DELAY      1.391         6.901  10      
STATE_OUT/serial/counter[2]                               NET DELAY            3.271        10.172  10      
STATE_OUT/i1_2_lut_adj_49/B->STATE_OUT/i1_2_lut_adj_49/Z
                                          SLICE_R18C6B    B0_TO_F0_DELAY       0.450        10.622  31      
STATE_OUT/serial/counter_31__N_126[2]                     NET DELAY            3.603        14.225  31      
STATE_OUT/serial/sub_11_add_2_add_5_3/B1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C7B    B1_TO_COUT1_DELAY    0.358        14.583  2       
STATE_OUT/serial/n1079                                    NET DELAY            0.000        14.583  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C7C    CIN0_TO_COUT0_DELAY  0.278        14.861  2       
STATE_OUT/serial/n2647                                    NET DELAY            0.000        14.861  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C7C    CIN1_TO_COUT1_DELAY  0.278        15.139  2       
STATE_OUT/serial/n1081                                    NET DELAY            0.000        15.139  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C7D    CIN0_TO_COUT0_DELAY  0.278        15.417  2       
STATE_OUT/serial/n2650                                    NET DELAY            0.000        15.417  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C7D    CIN1_TO_COUT1_DELAY  0.278        15.695  2       
STATE_OUT/serial/n1083                                    NET DELAY            0.556        16.251  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C8A    CIN0_TO_COUT0_DELAY  0.278        16.529  2       
STATE_OUT/serial/n2653                                    NET DELAY            0.000        16.529  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C8A    CIN1_TO_COUT1_DELAY  0.278        16.807  2       
STATE_OUT/serial/n1085                                    NET DELAY            0.000        16.807  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        17.085  2       
STATE_OUT/serial/n2656                                    NET DELAY            0.000        17.085  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        17.363  2       
STATE_OUT/serial/n1087                                    NET DELAY            0.000        17.363  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        17.641  2       
STATE_OUT/serial/n2659                                    NET DELAY            0.000        17.641  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        17.919  2       
STATE_OUT/serial/n1089                                    NET DELAY            0.000        17.919  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        18.197  2       
STATE_OUT/serial/n2662                                    NET DELAY            0.000        18.197  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        18.475  2       
STATE_OUT/serial/n1091                                    NET DELAY            0.556        19.031  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        19.309  2       
STATE_OUT/serial/n2665                                    NET DELAY            0.000        19.309  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        19.587  2       
STATE_OUT/serial/n1093                                    NET DELAY            0.000        19.587  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        19.865  2       
STATE_OUT/serial/n2668                                    NET DELAY            0.000        19.865  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        20.143  2       
STATE_OUT/serial/n1095                                    NET DELAY            0.000        20.143  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        20.421  2       
STATE_OUT/serial/n2671                                    NET DELAY            0.000        20.421  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        20.699  2       
STATE_OUT/serial/n1097                                    NET DELAY            0.000        20.699  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        20.977  2       
STATE_OUT/serial/n2674                                    NET DELAY            0.000        20.977  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        21.255  2       
STATE_OUT/serial/n1099                                    NET DELAY            0.556        21.811  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        22.089  2       
STATE_OUT/serial/n2677                                    NET DELAY            0.000        22.089  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R16C10A   CIN1_TO_COUT1_DELAY  0.278        22.367  2       
STATE_OUT/serial/n1101                                    NET DELAY            0.662        23.029  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D0->STATE_OUT/serial/sub_11_add_2_add_5_27/S0
                                          SLICE_R16C10B   D0_TO_F0_DELAY       0.450        23.479  1       
STATE_OUT/serial/counter_31__N_158[25]                    NET DELAY            2.556        26.035  1       
STATE_OUT/counter_31__I_38_i26_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i26_3_lut_4_lut/Z
                                          SLICE_R15C10A   A1_TO_F1_DELAY       0.477        26.512  1       
STATE_OUT/serial/counter_31__N_89[25] ( DI1 )
                                                          NET DELAY            0.000        26.512  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  27      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  27      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.512  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99978.799  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (SLICE_R16C6D)
Path End         : STATE_OUT/serial/counter_i23/D  (SLICE_R18C10A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 25
Delay Ratio      : 58.0% (route), 42.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.142 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  27      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  27      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          SLICE_R16C6D    CLK_TO_Q0_DELAY      1.391         6.901  10      
STATE_OUT/serial/counter[2]                               NET DELAY            3.271        10.172  10      
STATE_OUT/i1_2_lut_adj_49/B->STATE_OUT/i1_2_lut_adj_49/Z
                                          SLICE_R18C6B    B0_TO_F0_DELAY       0.450        10.622  31      
STATE_OUT/serial/counter_31__N_126[2]                     NET DELAY            3.603        14.225  31      
STATE_OUT/serial/sub_11_add_2_add_5_3/B1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C7B    B1_TO_COUT1_DELAY    0.358        14.583  2       
STATE_OUT/serial/n1079                                    NET DELAY            0.000        14.583  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C7C    CIN0_TO_COUT0_DELAY  0.278        14.861  2       
STATE_OUT/serial/n2647                                    NET DELAY            0.000        14.861  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C7C    CIN1_TO_COUT1_DELAY  0.278        15.139  2       
STATE_OUT/serial/n1081                                    NET DELAY            0.000        15.139  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C7D    CIN0_TO_COUT0_DELAY  0.278        15.417  2       
STATE_OUT/serial/n2650                                    NET DELAY            0.000        15.417  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C7D    CIN1_TO_COUT1_DELAY  0.278        15.695  2       
STATE_OUT/serial/n1083                                    NET DELAY            0.556        16.251  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C8A    CIN0_TO_COUT0_DELAY  0.278        16.529  2       
STATE_OUT/serial/n2653                                    NET DELAY            0.000        16.529  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C8A    CIN1_TO_COUT1_DELAY  0.278        16.807  2       
STATE_OUT/serial/n1085                                    NET DELAY            0.000        16.807  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        17.085  2       
STATE_OUT/serial/n2656                                    NET DELAY            0.000        17.085  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        17.363  2       
STATE_OUT/serial/n1087                                    NET DELAY            0.000        17.363  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        17.641  2       
STATE_OUT/serial/n2659                                    NET DELAY            0.000        17.641  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        17.919  2       
STATE_OUT/serial/n1089                                    NET DELAY            0.000        17.919  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        18.197  2       
STATE_OUT/serial/n2662                                    NET DELAY            0.000        18.197  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        18.475  2       
STATE_OUT/serial/n1091                                    NET DELAY            0.556        19.031  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        19.309  2       
STATE_OUT/serial/n2665                                    NET DELAY            0.000        19.309  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        19.587  2       
STATE_OUT/serial/n1093                                    NET DELAY            0.000        19.587  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        19.865  2       
STATE_OUT/serial/n2668                                    NET DELAY            0.000        19.865  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        20.143  2       
STATE_OUT/serial/n1095                                    NET DELAY            0.000        20.143  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        20.421  2       
STATE_OUT/serial/n2671                                    NET DELAY            0.000        20.421  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        20.699  2       
STATE_OUT/serial/n1097                                    NET DELAY            0.000        20.699  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        20.977  2       
STATE_OUT/serial/n2674                                    NET DELAY            0.000        20.977  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        21.255  2       
STATE_OUT/serial/n1099                                    NET DELAY            1.219        22.474  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D0->STATE_OUT/serial/sub_11_add_2_add_5_25/S0
                                          SLICE_R16C10A   D0_TO_F0_DELAY       0.450        22.924  1       
STATE_OUT/serial/counter_31__N_158[23]                    NET DELAY            2.768        25.692  1       
STATE_OUT/counter_31__I_38_i24_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i24_3_lut_4_lut/Z
                                          SLICE_R18C10A   D1_TO_F1_DELAY       0.477        26.169  1       
STATE_OUT/serial/counter_31__N_89[23] ( DI1 )
                                                          NET DELAY            0.000        26.169  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  27      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  27      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.169  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.142  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (SLICE_R16C6D)
Path End         : STATE_OUT/serial/counter_i24/D  (SLICE_R15C10A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 26
Delay Ratio      : 56.6% (route), 43.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.143 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  27      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  27      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          SLICE_R16C6D    CLK_TO_Q0_DELAY      1.391         6.901  10      
STATE_OUT/serial/counter[2]                               NET DELAY            3.271        10.172  10      
STATE_OUT/i1_2_lut_adj_49/B->STATE_OUT/i1_2_lut_adj_49/Z
                                          SLICE_R18C6B    B0_TO_F0_DELAY       0.450        10.622  31      
STATE_OUT/serial/counter_31__N_126[2]                     NET DELAY            3.603        14.225  31      
STATE_OUT/serial/sub_11_add_2_add_5_3/B1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R16C7B    B1_TO_COUT1_DELAY    0.358        14.583  2       
STATE_OUT/serial/n1079                                    NET DELAY            0.000        14.583  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R16C7C    CIN0_TO_COUT0_DELAY  0.278        14.861  2       
STATE_OUT/serial/n2647                                    NET DELAY            0.000        14.861  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R16C7C    CIN1_TO_COUT1_DELAY  0.278        15.139  2       
STATE_OUT/serial/n1081                                    NET DELAY            0.000        15.139  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R16C7D    CIN0_TO_COUT0_DELAY  0.278        15.417  2       
STATE_OUT/serial/n2650                                    NET DELAY            0.000        15.417  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R16C7D    CIN1_TO_COUT1_DELAY  0.278        15.695  2       
STATE_OUT/serial/n1083                                    NET DELAY            0.556        16.251  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R16C8A    CIN0_TO_COUT0_DELAY  0.278        16.529  2       
STATE_OUT/serial/n2653                                    NET DELAY            0.000        16.529  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R16C8A    CIN1_TO_COUT1_DELAY  0.278        16.807  2       
STATE_OUT/serial/n1085                                    NET DELAY            0.000        16.807  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R16C8B    CIN0_TO_COUT0_DELAY  0.278        17.085  2       
STATE_OUT/serial/n2656                                    NET DELAY            0.000        17.085  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R16C8B    CIN1_TO_COUT1_DELAY  0.278        17.363  2       
STATE_OUT/serial/n1087                                    NET DELAY            0.000        17.363  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R16C8C    CIN0_TO_COUT0_DELAY  0.278        17.641  2       
STATE_OUT/serial/n2659                                    NET DELAY            0.000        17.641  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R16C8C    CIN1_TO_COUT1_DELAY  0.278        17.919  2       
STATE_OUT/serial/n1089                                    NET DELAY            0.000        17.919  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R16C8D    CIN0_TO_COUT0_DELAY  0.278        18.197  2       
STATE_OUT/serial/n2662                                    NET DELAY            0.000        18.197  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R16C8D    CIN1_TO_COUT1_DELAY  0.278        18.475  2       
STATE_OUT/serial/n1091                                    NET DELAY            0.556        19.031  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R16C9A    CIN0_TO_COUT0_DELAY  0.278        19.309  2       
STATE_OUT/serial/n2665                                    NET DELAY            0.000        19.309  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R16C9A    CIN1_TO_COUT1_DELAY  0.278        19.587  2       
STATE_OUT/serial/n1093                                    NET DELAY            0.000        19.587  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R16C9B    CIN0_TO_COUT0_DELAY  0.278        19.865  2       
STATE_OUT/serial/n2668                                    NET DELAY            0.000        19.865  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R16C9B    CIN1_TO_COUT1_DELAY  0.278        20.143  2       
STATE_OUT/serial/n1095                                    NET DELAY            0.000        20.143  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R16C9C    CIN0_TO_COUT0_DELAY  0.278        20.421  2       
STATE_OUT/serial/n2671                                    NET DELAY            0.000        20.421  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R16C9C    CIN1_TO_COUT1_DELAY  0.278        20.699  2       
STATE_OUT/serial/n1097                                    NET DELAY            0.000        20.699  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R16C9D    CIN0_TO_COUT0_DELAY  0.278        20.977  2       
STATE_OUT/serial/n2674                                    NET DELAY            0.000        20.977  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R16C9D    CIN1_TO_COUT1_DELAY  0.278        21.255  2       
STATE_OUT/serial/n1099                                    NET DELAY            0.556        21.811  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R16C10A   CIN0_TO_COUT0_DELAY  0.278        22.089  2       
STATE_OUT/serial/n2677                                    NET DELAY            0.662        22.751  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D1->STATE_OUT/serial/sub_11_add_2_add_5_25/S1
                                          SLICE_R16C10A   D1_TO_F1_DELAY       0.450        23.201  1       
STATE_OUT/serial/counter_31__N_158[24]                    NET DELAY            2.490        25.691  1       
STATE_OUT/counter_31__I_38_i25_3_lut_4_lut/C->STATE_OUT/counter_31__I_38_i25_3_lut_4_lut/Z
                                          SLICE_R15C10A   B0_TO_F0_DELAY       0.477        26.168  1       
STATE_OUT/serial/counter_31__N_89[24] ( DI0 )
                                                          NET DELAY            0.000        26.168  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  27      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  27      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.168  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.143  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE_R18C6D)
Path End         : STATE_OUT/init_c/D  (SLICE_R18C6D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE_R18C6D    CLK_TO_Q1_DELAY  0.768         3.809  38      
STATE_OUT/serial/init                                     NET DELAY        0.702         4.511  38      
STATE_OUT/serial/i712_4_lut_4_lut/C->STATE_OUT/serial/i712_4_lut_4_lut/Z
                                          SLICE_R18C6D    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/n314 ( DI1 )                             NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/waiting_c/Q  (SLICE_R21C5D)
Path End         : STATE_OUT/waiting_c/D  (SLICE_R21C5D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      



STATE_OUT/waiting_c/CK->STATE_OUT/waiting_c/Q
                                          SLICE_R21C5D    CLK_TO_Q1_DELAY  0.768         3.809  6       
STATE_OUT/serial/waiting                                  NET DELAY        0.702         4.511  6       
STATE_OUT/i1_2_lut_adj_48/A->STATE_OUT/i1_2_lut_adj_48/Z
                                          SLICE_R21C5D    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n632 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/aux_i1/Q  (SLICE_R17C5D)
Path End         : STATE_OUT/serial/aux_i1/D  (SLICE_R17C5D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      



STATE_OUT/serial/aux_i1/CK->STATE_OUT/serial/aux_i1/Q
                                          SLICE_R17C5D    CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/serial/aux[1]                                   NET DELAY        0.702         4.511  2       
SLICE_118/D1->SLICE_118/F1                SLICE_R17C5D    D1_TO_F1_DELAY   0.249         4.760  1       
aux_3__N_121[1]$n0 ( DI1 )                                NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (SLICE_R16C6D)
Path End         : STATE_OUT/serial/aux_i3/D  (SLICE_R17C5C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      3.041         3.041  28      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          SLICE_R16C6D    CLK_TO_Q0_DELAY  0.768         3.809  10      
STATE_OUT/serial/counter[2]                               NET DELAY        0.702         4.511  10      
STATE_OUT.serial.SLICE_94/D1->STATE_OUT.serial.SLICE_94/F1
                                          SLICE_R17C5C    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT.serial.aux_3__N_121[3]$n2 ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i2/Q  (SLICE_R16C6D)
Path End         : STATE_OUT/serial/counter_i3/D  (SLICE_R16C6D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      



STATE_OUT/serial/counter_i2/CK->STATE_OUT/serial/counter_i2/Q
                                          SLICE_R16C6D    CLK_TO_Q0_DELAY  0.768         3.809  10      
STATE_OUT/serial/counter[2]                               NET DELAY        0.702         4.511  10      
STATE_OUT/i1_2_lut_3_lut_4_lut_adj_52/B->STATE_OUT/i1_2_lut_3_lut_4_lut_adj_52/Z
                                          SLICE_R16C6D    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_89[3] ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/aux_i0/Q  (SLICE_R17C5A)
Path End         : STATE_OUT/serial/aux_i0/D  (SLICE_R17C5A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      



STATE_OUT/serial/aux_i0/CK->STATE_OUT/serial/aux_i0/Q
                                          SLICE_R17C5A    CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/serial/aux[0]                                   NET DELAY        0.702         4.511  2       
STATE_OUT.serial.SLICE_35/D1->STATE_OUT.serial.SLICE_35/F1
                                          SLICE_R17C5A    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT.serial.aux_3__N_121[0]$n3 ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/waiting_c/Q  (SLICE_R21C5D)
Path End         : STATE_OUT/cont_105__i2/D  (SLICE_R21C5B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      3.041         3.041  28      



STATE_OUT/waiting_c/CK->STATE_OUT/waiting_c/Q
                                          SLICE_R21C5D    CLK_TO_Q1_DELAY  0.768         3.809  6       
STATE_OUT/serial/waiting                                  NET DELAY        0.702         4.511  6       
STATE_OUT/i882_2_lut_3_lut_4_lut/B->STATE_OUT/i882_2_lut_3_lut_4_lut/Z
                                          SLICE_R21C5B    D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n21[2] ( DI0 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_105__i2/Q  (SLICE_R21C5B)
Path End         : STATE_OUT/cont_105__i3/D  (SLICE_R21C5B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      



STATE_OUT/cont_105__i2/CK->STATE_OUT/cont_105__i2/Q
                                          SLICE_R21C5B    CLK_TO_Q0_DELAY  0.768         3.809  3       
STATE_OUT/cont[2]                                         NET DELAY        0.702         4.511  3       
STATE_OUT/i889_3_lut_4_lut/C->STATE_OUT/i889_3_lut_4_lut/Z
                                          SLICE_R21C5B    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[3] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_105__i0/Q  (SLICE_R21C5C)
Path End         : STATE_OUT/cont_105__i0/D  (SLICE_R21C5C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      



STATE_OUT/cont_105__i0/CK->STATE_OUT/cont_105__i0/Q
                                          SLICE_R21C5C    CLK_TO_Q1_DELAY  0.768         3.809  5       
STATE_OUT/cont[0]                                         NET DELAY        0.702         4.511  5       
STATE_OUT/i867_2_lut/B->STATE_OUT/i867_2_lut/Z
                                          SLICE_R21C5C    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[0] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_105__i0/Q  (SLICE_R21C5C)
Path End         : STATE_OUT/cont_105__i1/D  (SLICE_R21C5C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      



STATE_OUT/cont_105__i0/CK->STATE_OUT/cont_105__i0/Q
                                          SLICE_R21C5C    CLK_TO_Q1_DELAY  0.768         3.809  5       
STATE_OUT/cont[0]                                         NET DELAY        0.870         4.679  5       
STATE_OUT/i875_2_lut_3_lut/C->STATE_OUT/i875_2_lut_3_lut/Z
                                          SLICE_R21C5C    C0_TO_F0_DELAY   0.249         4.928  1       
STATE_OUT/n21[1] ( DI0 )                                  NET DELAY        0.000         4.928  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  28      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  28      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.928  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.887  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

