{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570313204957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570313204957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  5 19:06:44 2019 " "Processing started: Sat Oct  5 19:06:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570313204957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313204957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313204958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570313205094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570313205094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-comportamento " "Found design unit 1: BancoRegistradores-comportamento" {  } { { "BancoRegistradores.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/BancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213708 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/BancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313213708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-estrutural " "Found design unit 1: cpu-estrutural" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213708 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313213708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProgramCounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-comportamento " "Found design unit 1: ProgramCounter-comportamento" {  } { { "ProgramCounter.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/ProgramCounter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213709 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/ProgramCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313213709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Chaves.vhd 1 1 " "Found 1 design units, including 1 entities, in source file Chaves.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Chaves " "Found entity 1: Chaves" {  } { { "Chaves.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Chaves.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313213709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Botoes.vhd 1 1 " "Found 1 design units, including 1 entities, in source file Botoes.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Botoes " "Found entity 1: Botoes" {  } { { "Botoes.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Botoes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313213709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavioral " "Found design unit 1: ULA-Behavioral" {  } { { "ULA.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213710 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313213710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-decode " "Found design unit 1: Decoder-decode" {  } { { "Decoder.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213710 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313213710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux4.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/mux4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213710 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux4.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/mux4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313213710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-comportamento " "Found design unit 1: Somador-comportamento" {  } { { "Somador.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Somador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213711 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313213711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-comportamento " "Found design unit 1: UC-comportamento" {  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213711 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313213711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-initFileROM " "Found design unit 1: ROM-initFileROM" {  } { { "ROM.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/ROM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213712 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570313213712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313213712 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570313213749 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outDecoder CPU.vhd(16) " "VHDL Signal Declaration warning at CPU.vhd(16): used implicit default value for signal \"outDecoder\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570313213750 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataOut CPU.vhd(17) " "VHDL Signal Declaration warning at CPU.vhd(17): used implicit default value for signal \"dataOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570313213750 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "habilitaBotaoOut CPU.vhd(20) " "VHDL Signal Declaration warning at CPU.vhd(20): used implicit default value for signal \"habilitaBotaoOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570313213750 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saidaBbanco CPU.vhd(36) " "Verilog HDL or VHDL warning at CPU.vhd(36): object \"saidaBbanco\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570313213751 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "entrada0ula CPU.vhd(39) " "Verilog HDL or VHDL warning at CPU.vhd(39): object \"entrada0ula\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570313213751 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saidaula CPU.vhd(39) " "VHDL Signal Declaration warning at CPU.vhd(39): used implicit default value for signal \"saidaula\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570313213751 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enableWriteBanco CPU.vhd(40) " "VHDL Signal Declaration warning at CPU.vhd(40): used implicit default value for signal \"enableWriteBanco\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570313213751 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selMuxJump CPU.vhd(43) " "Verilog HDL or VHDL warning at CPU.vhd(43): object \"selMuxJump\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570313213751 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selBotoes CPU.vhd(43) " "Verilog HDL or VHDL warning at CPU.vhd(43): object \"selBotoes\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570313213751 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enableWrite CPU.vhd(43) " "Verilog HDL or VHDL warning at CPU.vhd(43): object \"enableWrite\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570313213751 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetCondReg CPU.vhd(43) " "Verilog HDL or VHDL warning at CPU.vhd(43): object \"resetCondReg\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570313213751 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "operacaoULA CPU.vhd(45) " "Verilog HDL or VHDL warning at CPU.vhd(45): object \"operacaoULA\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570313213751 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CondRegOut CPU.vhd(48) " "VHDL Signal Declaration warning at CPU.vhd(48): used implicit default value for signal \"CondRegOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570313213751 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UC " "Elaborating entity \"UC\" for hierarchy \"UC:UC\"" {  } { { "CPU.vhd" "UC" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570313213758 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inCondReg Uc.vhd(69) " "VHDL Process Statement warning at Uc.vhd(69): signal \"inCondReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570313213758 "|CPU|UC:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Operation Uc.vhd(18) " "VHDL Process Statement warning at Uc.vhd(18): inferring latch(es) for signal or variable \"Operation\", which holds its previous value in one or more paths through the process" {  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570313213759 "|CPU|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operation\[0\] Uc.vhd(18) " "Inferred latch for \"Operation\[0\]\" at Uc.vhd(18)" {  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313213759 "|CPU|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operation\[1\] Uc.vhd(18) " "Inferred latch for \"Operation\[1\]\" at Uc.vhd(18)" {  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313213759 "|CPU|UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operation\[2\] Uc.vhd(18) " "Inferred latch for \"Operation\[2\]\" at Uc.vhd(18)" {  } { { "Uc.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/Uc.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313213759 "|CPU|UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:BR " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:BR\"" {  } { { "CPU.vhd" "BR" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570313213761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:MUXImediato " "Elaborating entity \"mux2\" for hierarchy \"mux2:MUXImediato\"" {  } { { "CPU.vhd" "MUXImediato" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570313213764 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outDecoder\[0\] GND " "Pin \"outDecoder\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570313214126 "|cpu|outDecoder[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outDecoder\[1\] GND " "Pin \"outDecoder\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570313214126 "|cpu|outDecoder[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outDecoder\[2\] GND " "Pin \"outDecoder\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570313214126 "|cpu|outDecoder[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outDecoder\[3\] GND " "Pin \"outDecoder\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570313214126 "|cpu|outDecoder[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[0\] GND " "Pin \"dataOut\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570313214126 "|cpu|dataOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[1\] GND " "Pin \"dataOut\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570313214126 "|cpu|dataOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[2\] GND " "Pin \"dataOut\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570313214126 "|cpu|dataOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dataOut\[3\] GND " "Pin \"dataOut\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570313214126 "|cpu|dataOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "habilitaBotaoOut GND " "Pin \"habilitaBotaoOut\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570313214126 "|cpu|habilitaBotaoOut"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570313214126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570313214201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570313214201 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[0\] " "No output dependent on input pin \"ROM\[0\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[1\] " "No output dependent on input pin \"ROM\[1\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[2\] " "No output dependent on input pin \"ROM\[2\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[3\] " "No output dependent on input pin \"ROM\[3\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[4\] " "No output dependent on input pin \"ROM\[4\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[5\] " "No output dependent on input pin \"ROM\[5\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[6\] " "No output dependent on input pin \"ROM\[6\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[7\] " "No output dependent on input pin \"ROM\[7\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[8\] " "No output dependent on input pin \"ROM\[8\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[9\] " "No output dependent on input pin \"ROM\[9\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[10\] " "No output dependent on input pin \"ROM\[10\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[11\] " "No output dependent on input pin \"ROM\[11\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[12\] " "No output dependent on input pin \"ROM\[12\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[13\] " "No output dependent on input pin \"ROM\[13\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[14\] " "No output dependent on input pin \"ROM\[14\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[15\] " "No output dependent on input pin \"ROM\[15\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[16\] " "No output dependent on input pin \"ROM\[16\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ROM\[17\] " "No output dependent on input pin \"ROM\[17\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|ROM[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baseT " "No output dependent on input pin \"baseT\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|baseT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[0\] " "No output dependent on input pin \"buttons\[0\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|buttons[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[1\] " "No output dependent on input pin \"buttons\[1\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|buttons[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttons\[2\] " "No output dependent on input pin \"buttons\[2\]\"" {  } { { "CPU.vhd" "" { Text "/home/lucasv/intelFPGA_lite/17.1/Projects/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570313214235 "|cpu|buttons[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570313214235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570313214236 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570313214236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570313214236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "966 " "Peak virtual memory: 966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570313214242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  5 19:06:54 2019 " "Processing ended: Sat Oct  5 19:06:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570313214242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570313214242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570313214242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570313214242 ""}
