read -sv run_verilog_mid/adder_32b_18_78_435591068914a306489138a29b9fca48.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_78_435591068914a306489138a29b9fca48_yosys.v
