add
  register[0]
  register[1]
  4
out
  register[0]
