#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jul 17 19:22:49 2018
# Process ID: 1796
# Current directory: C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.runs/synth_1
# Command line: vivado.exe -log PWM_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PWM_Top.tcl
# Log file: C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.runs/synth_1/PWM_Top.vds
# Journal file: C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PWM_Top.tcl -notrace
Command: synth_design -top PWM_Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 344.051 ; gain = 99.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PWM_Top' [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Top.v:23]
INFO: [Synth 8-638] synthesizing module 'button_debouncer' [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'button_debouncer' (1#1) [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-638] synthesizing module 'PWM_Driver' [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Driver.v:23]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter MAX_FREQ bound to: 100000 - type: integer 
	Parameter COUNT_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-5788] Register time_on_reg in module PWM_Driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Driver.v:62]
WARNING: [Synth 8-5788] Register duty_compare_value_reg in module PWM_Driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Driver.v:70]
INFO: [Synth 8-256] done synthesizing module 'PWM_Driver' (2#1) [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Driver.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/clk_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (3#1) [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/clk_gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'PWM_Top' (4#1) [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/PWM_Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 396.879 ; gain = 152.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 396.879 ; gain = 152.816
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/constrs_1/new/PWM_Driver.xdc]
Finished Parsing XDC File [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/constrs_1/new/PWM_Driver.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/constrs_1/new/PWM_Driver.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PWM_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PWM_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 742.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:09 ; elapsed = 00:01:26 . Memory (MB): peak = 742.043 ; gain = 497.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:09 ; elapsed = 00:01:26 . Memory (MB): peak = 742.043 ; gain = 497.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:26 . Memory (MB): peak = 742.043 ; gain = 497.980
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_4sec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:28 . Memory (MB): peak = 742.043 ; gain = 497.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PWM_Driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element CLK/count1_reg was removed.  [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/clk_gen.v:9]
WARNING: [Synth 8-6014] Unused sequential element CLK/clk_4sec_reg was removed.  [C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.srcs/sources_1/new/clk_gen.v:9]
INFO: [Synth 8-5546] ROM "RSTDB/debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LDDB/debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "CLK/count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK/clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP freq_conc, operation Mode is: (A:0x3e8)*B.
DSP Report: operator freq_conc is absorbed into DSP freq_conc.
INFO: [Synth 8-3886] merging instance 'PWMD/duty_compare_value_reg[16]' (FDE) to 'PWMD/duty_compare_value_reg[17]'
INFO: [Synth 8-3886] merging instance 'PWMD/duty_compare_value_reg[17]' (FDE) to 'PWMD/duty_compare_value_reg[18]'
INFO: [Synth 8-3886] merging instance 'PWMD/duty_compare_value_reg[18]' (FDE) to 'PWMD/duty_compare_value_reg[19]'
INFO: [Synth 8-3886] merging instance 'PWMD/duty_compare_value_reg[19]' (FDE) to 'PWMD/duty_compare_value_reg[20]'
INFO: [Synth 8-3886] merging instance 'PWMD/duty_compare_value_reg[20]' (FDE) to 'PWMD/duty_compare_value_reg[21]'
INFO: [Synth 8-3886] merging instance 'PWMD/duty_compare_value_reg[21]' (FDE) to 'PWMD/duty_compare_value_reg[22]'
INFO: [Synth 8-3886] merging instance 'PWMD/duty_compare_value_reg[22]' (FDE) to 'PWMD/duty_compare_value_reg[23]'
INFO: [Synth 8-3886] merging instance 'PWMD/duty_compare_value_reg[23]' (FDE) to 'PWMD/duty_compare_value_reg[24]'
INFO: [Synth 8-3886] merging instance 'PWMD/duty_compare_value_reg[24]' (FDE) to 'PWMD/duty_compare_value_reg[25]'
INFO: [Synth 8-3886] merging instance 'PWMD/duty_compare_value_reg[25]' (FDE) to 'PWMD/duty_compare_value_reg[26]'
INFO: [Synth 8-3886] merging instance 'PWMD/duty_compare_value_reg[26]' (FDE) to 'PWMD/duty_compare_value_reg[27]'
INFO: [Synth 8-3886] merging instance 'PWMD/duty_compare_value_reg[27]' (FDE) to 'PWMD/duty_compare_value_reg[28]'
INFO: [Synth 8-3886] merging instance 'PWMD/duty_compare_value_reg[28]' (FDE) to 'PWMD/duty_compare_value_reg[29]'
INFO: [Synth 8-3886] merging instance 'PWMD/duty_compare_value_reg[29]' (FDE) to 'PWMD/duty_compare_value_reg[30]'
INFO: [Synth 8-3886] merging instance 'PWMD/duty_compare_value_reg[30]' (FDE) to 'PWMD/duty_compare_value_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PWMD/\duty_compare_value_reg[31] )
INFO: [Synth 8-3886] merging instance 'PWMD/freq_compare_value_reg[27]' (FDCE) to 'PWMD/freq_compare_value_reg[28]'
INFO: [Synth 8-3886] merging instance 'PWMD/freq_compare_value_reg[28]' (FDCE) to 'PWMD/freq_compare_value_reg[29]'
INFO: [Synth 8-3886] merging instance 'PWMD/freq_compare_value_reg[29]' (FDCE) to 'PWMD/freq_compare_value_reg[30]'
INFO: [Synth 8-3886] merging instance 'PWMD/freq_compare_value_reg[30]' (FDCE) to 'PWMD/freq_compare_value_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PWMD/\freq_compare_value_reg[31] )
WARNING: [Synth 8-3332] Sequential element (freq_compare_value_reg[31]) is unused and will be removed from module PWM_Driver.
WARNING: [Synth 8-3332] Sequential element (duty_compare_value_reg[31]) is unused and will be removed from module PWM_Driver.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:37 . Memory (MB): peak = 742.043 ; gain = 497.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PWM_Top     | (A:0x3e8)*B | 8      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:23 . Memory (MB): peak = 787.609 ; gain = 543.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:23 . Memory (MB): peak = 789.133 ; gain = 545.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:04 ; elapsed = 00:02:25 . Memory (MB): peak = 817.309 ; gain = 573.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:32 . Memory (MB): peak = 817.309 ; gain = 573.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:32 . Memory (MB): peak = 817.309 ; gain = 573.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:10 ; elapsed = 00:02:33 . Memory (MB): peak = 817.309 ; gain = 573.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:10 ; elapsed = 00:02:33 . Memory (MB): peak = 817.309 ; gain = 573.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:10 ; elapsed = 00:02:33 . Memory (MB): peak = 817.309 ; gain = 573.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:10 ; elapsed = 00:02:33 . Memory (MB): peak = 817.309 ; gain = 573.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   560|
|3     |DSP48E1 |     1|
|4     |LUT1    |    76|
|5     |LUT2    |   857|
|6     |LUT3    |  1064|
|7     |LUT4    |    37|
|8     |LUT5    |    68|
|9     |LUT6    |    94|
|10    |FDCE    |    92|
|11    |FDRE    |    83|
|12    |IBUF    |    20|
|13    |OBUF    |     1|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |  2955|
|2     |  CLK    |clk_gen            |    56|
|3     |  LDDB   |button_debouncer   |    22|
|4     |  PWMD   |PWM_Driver         |  2833|
|5     |  RSTDB  |button_debouncer_0 |    20|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:10 ; elapsed = 00:02:33 . Memory (MB): peak = 817.309 ; gain = 573.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:24 ; elapsed = 00:02:04 . Memory (MB): peak = 817.309 ; gain = 228.082
Synthesis Optimization Complete : Time (s): cpu = 00:02:10 ; elapsed = 00:02:34 . Memory (MB): peak = 817.309 ; gain = 573.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 581 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'PWM_Top' is not ideal for floorplanning, since the cellview 'PWM_Driver' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:16 ; elapsed = 00:02:44 . Memory (MB): peak = 817.309 ; gain = 586.121
INFO: [Common 17-1381] The checkpoint 'C:/Users/Colin/SJSU_Internship_2018/CMPE127-Toolkit/PWM_Driver/PWM_Driver.runs/synth_1/PWM_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PWM_Top_utilization_synth.rpt -pb PWM_Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.524 . Memory (MB): peak = 817.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 17 19:26:08 2018...
