{"vcs1":{"timestamp_begin":1747920606.401808473, "rt":11.72, "ut":11.77, "st":0.67}}
{"vcselab":{"timestamp_begin":1747920618.197326377, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747920618.622045577, "rt":0.44, "ut":0.19, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747920605.759618681}
{"VCS_COMP_START_TIME": 1747920605.759618681}
{"VCS_COMP_END_TIME": 1747920619.209800689}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 614692}}
{"vcselab": {"peak_mem": 183884}}
