 
****************************************
Report : net fanout
        -threshold 50
Design : mkViterbi
Version: U-2022.12
Date   : Fri Nov  7 18:23:39 2025
****************************************


Operating Conditions: ss0p75v25c   Library: saed32lvt_ss0p75v25c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
mkViterbi              35000             saed32lvt_ss0p75v25c
mkFP32_Adder           8000              saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_80 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_79 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_78 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_77 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_76 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_75 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_74 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_73 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_72 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_71 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_70 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_69 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_68 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_67 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_66 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_65 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_64 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_63 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_62 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_61 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_60 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_59 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_58 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_57 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_56 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_55 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_54 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_53 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_52 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_51 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_50 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_49 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_48 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_47 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_46 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_45 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_44 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_43 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_42 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_41 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_40 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_39 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_38 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_37 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_36 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_35 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_34 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_33 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_32 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_31 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_30 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_29 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_28 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_27 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_26 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_25 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_24 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_23 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_22 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_21 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_20 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_19 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_18 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_17 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_16 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_15 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_14 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_13 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_12 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_11 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_10 ForQA  saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_9 ForQA   saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_8 ForQA   saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_7 ForQA   saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_6 ForQA   saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_5 ForQA   saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_4 ForQA   saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_3 ForQA   saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_2 ForQA   saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_1 ForQA   saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_0 ForQA   saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkViterbi_0_1 ForQA saed32lvt_ss0p75v25c
mkBrentKungAdder24     8000              saed32lvt_ss0p75v25c
mkRippleCarrySubtractor_1 ForQA          saed32lvt_ss0p75v25c
mkRippleCarrySubtractor_0 ForQA          saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkFP32_Adder_2 ForQA saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkFP32_Adder_1 ForQA saed32lvt_ss0p75v25c
SNPS_CLOCK_GATE_HIGH_mkFP32_Adder_0 ForQA saed32lvt_ss0p75v25c


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
CLK                    182   dr              94.56      CLK
n4033                   61                   29.02      U3436/Y
n4576                   75                   36.38      U3451/Y
adder/net2032           58   dr              35.87      adder/clk_gate_shifted_mantissa_2_reg/main_gate/Y
1
