Classic Timing Analyzer report for FLIPFLOP
Mon May 10 16:02:00 2021
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLKN'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.659 ns                                       ; CLRN            ; Q~reg0_emulated ; --         ; CLKN     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.087 ns                                       ; Q~reg0_emulated ; Q               ; CLKN       ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.600 ns                                      ; CLRN            ; Q               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.853 ns                                      ; J               ; Q~reg0_emulated ; --         ; CLKN     ; 0            ;
; Clock Setup: 'CLKN'          ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Q~reg0_emulated ; Q~reg0_emulated ; CLKN       ; CLKN     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLKN            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLKN'                                                                                                                                                                                    ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Q~reg0_emulated ; Q~reg0_emulated ; CLKN       ; CLKN     ; None                        ; None                      ; 0.932 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To              ; To Clock ;
+-------+--------------+------------+------+-----------------+----------+
; N/A   ; None         ; 5.659 ns   ; CLRN ; Q~reg0_emulated ; CLKN     ;
; N/A   ; None         ; 3.742 ns   ; K    ; Q~reg0_emulated ; CLKN     ;
; N/A   ; None         ; 2.118 ns   ; PRN  ; Q~reg0_emulated ; CLKN     ;
; N/A   ; None         ; 1.083 ns   ; J    ; Q~reg0_emulated ; CLKN     ;
+-------+--------------+------------+------+-----------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-----------------+----+------------+
; Slack ; Required tco ; Actual tco ; From            ; To ; From Clock ;
+-------+--------------+------------+-----------------+----+------------+
; N/A   ; None         ; 7.087 ns   ; Q~reg0_emulated ; Q  ; CLKN       ;
+-------+--------------+------------+-----------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 11.600 ns       ; CLRN ; Q  ;
; N/A   ; None              ; 8.059 ns        ; PRN  ; Q  ;
+-------+-------------------+-----------------+------+----+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To              ; To Clock ;
+---------------+-------------+-----------+------+-----------------+----------+
; N/A           ; None        ; -0.853 ns ; J    ; Q~reg0_emulated ; CLKN     ;
; N/A           ; None        ; -1.571 ns ; PRN  ; Q~reg0_emulated ; CLKN     ;
; N/A           ; None        ; -3.512 ns ; K    ; Q~reg0_emulated ; CLKN     ;
; N/A           ; None        ; -5.429 ns ; CLRN ; Q~reg0_emulated ; CLKN     ;
+---------------+-------------+-----------+------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon May 10 16:02:00 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FLIPFLOP -c FLIPFLOP --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Q~reg0latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLKN" is an undefined clock
Info: Clock "CLKN" Internal fmax is restricted to 450.05 MHz between source register "Q~reg0_emulated" and destination register "Q~reg0_emulated"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.932 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'
            Info: 2: + IC(0.305 ns) + CELL(0.150 ns) = 0.455 ns; Loc. = LCCOMB_X1_Y34_N2; Fanout = 2; COMB Node = 'Q~reg0head_lut'
            Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 0.848 ns; Loc. = LCCOMB_X1_Y34_N0; Fanout = 1; COMB Node = 'Q~reg0data_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 0.932 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'
            Info: Total cell delay = 0.384 ns ( 41.20 % )
            Info: Total interconnect delay = 0.548 ns ( 58.80 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLKN" to destination register is 2.089 ns
                Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B3; Fanout = 1; CLK Node = 'CLKN'
                Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.089 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'
                Info: Total cell delay = 1.409 ns ( 67.45 % )
                Info: Total interconnect delay = 0.680 ns ( 32.55 % )
            Info: - Longest clock path from clock "CLKN" to source register is 2.089 ns
                Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B3; Fanout = 1; CLK Node = 'CLKN'
                Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.089 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'
                Info: Total cell delay = 1.409 ns ( 67.45 % )
                Info: Total interconnect delay = 0.680 ns ( 32.55 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "Q~reg0_emulated" (data pin = "CLRN", clock pin = "CLKN") is 5.659 ns
    Info: + Longest pin to register delay is 7.784 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L7; Fanout = 1; PIN Node = 'CLRN'
        Info: 2: + IC(5.402 ns) + CELL(0.398 ns) = 6.632 ns; Loc. = LCCOMB_X1_Y34_N6; Fanout = 3; COMB Node = 'Q~2'
        Info: 3: + IC(0.277 ns) + CELL(0.398 ns) = 7.307 ns; Loc. = LCCOMB_X1_Y34_N2; Fanout = 2; COMB Node = 'Q~reg0head_lut'
        Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 7.700 ns; Loc. = LCCOMB_X1_Y34_N0; Fanout = 1; COMB Node = 'Q~reg0data_lut'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.784 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'
        Info: Total cell delay = 1.862 ns ( 23.92 % )
        Info: Total interconnect delay = 5.922 ns ( 76.08 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLKN" to destination register is 2.089 ns
        Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B3; Fanout = 1; CLK Node = 'CLKN'
        Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.089 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'
        Info: Total cell delay = 1.409 ns ( 67.45 % )
        Info: Total interconnect delay = 0.680 ns ( 32.55 % )
Info: tco from clock "CLKN" to destination pin "Q" through register "Q~reg0_emulated" is 7.087 ns
    Info: + Longest clock path from clock "CLKN" to source register is 2.089 ns
        Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B3; Fanout = 1; CLK Node = 'CLKN'
        Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.089 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'
        Info: Total cell delay = 1.409 ns ( 67.45 % )
        Info: Total interconnect delay = 0.680 ns ( 32.55 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.748 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'
        Info: 2: + IC(0.305 ns) + CELL(0.150 ns) = 0.455 ns; Loc. = LCCOMB_X1_Y34_N2; Fanout = 2; COMB Node = 'Q~reg0head_lut'
        Info: 3: + IC(1.515 ns) + CELL(2.778 ns) = 4.748 ns; Loc. = PIN_G10; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 2.928 ns ( 61.67 % )
        Info: Total interconnect delay = 1.820 ns ( 38.33 % )
Info: Longest tpd from source pin "CLRN" to destination pin "Q" is 11.600 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L7; Fanout = 1; PIN Node = 'CLRN'
    Info: 2: + IC(5.402 ns) + CELL(0.398 ns) = 6.632 ns; Loc. = LCCOMB_X1_Y34_N6; Fanout = 3; COMB Node = 'Q~2'
    Info: 3: + IC(0.277 ns) + CELL(0.398 ns) = 7.307 ns; Loc. = LCCOMB_X1_Y34_N2; Fanout = 2; COMB Node = 'Q~reg0head_lut'
    Info: 4: + IC(1.515 ns) + CELL(2.778 ns) = 11.600 ns; Loc. = PIN_G10; Fanout = 0; PIN Node = 'Q'
    Info: Total cell delay = 4.406 ns ( 37.98 % )
    Info: Total interconnect delay = 7.194 ns ( 62.02 % )
Info: th for register "Q~reg0_emulated" (data pin = "J", clock pin = "CLKN") is -0.853 ns
    Info: + Longest clock path from clock "CLKN" to destination register is 2.089 ns
        Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_B3; Fanout = 1; CLK Node = 'CLKN'
        Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.089 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'
        Info: Total cell delay = 1.409 ns ( 67.45 % )
        Info: Total interconnect delay = 0.680 ns ( 32.55 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.208 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'J'
        Info: 2: + IC(1.707 ns) + CELL(0.438 ns) = 3.124 ns; Loc. = LCCOMB_X1_Y34_N0; Fanout = 1; COMB Node = 'Q~reg0data_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.208 ns; Loc. = LCFF_X1_Y34_N1; Fanout = 1; REG Node = 'Q~reg0_emulated'
        Info: Total cell delay = 1.501 ns ( 46.79 % )
        Info: Total interconnect delay = 1.707 ns ( 53.21 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Mon May 10 16:02:00 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


