Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu May 23 19:44:41 2024
| Host         : DESKTOP-5U57I87 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   143 |
|    Minimum number of control sets                        |   143 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   599 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   143 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |    24 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |    24 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4947 |         1800 |
| No           | No                    | Yes                    |              16 |            9 |
| No           | Yes                   | No                     |            1193 |          402 |
| Yes          | No                    | No                     |             471 |          158 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                 Enable Signal                |                                                                        Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/sclr_i                                                                                             |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/acumulador_imag/U0/i_synth/sclr_i                                                                                             |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/sclr_i                                                                                             |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/acumulador_real/U0/i_synth/sclr_i                                                                                             |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/sclr_i                                                                                             |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/sclr_i                                                                                             |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                              | cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_up[0]                                                                    |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/acumulador_real/U0/i_synth/sclr_i                                                                                             |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/sclr_i                                                                                             |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/sclr_i                                                                                             |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/acumulador_real/U0/i_synth/sclr_i                                                                                             |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/sclr_i                                                                                             |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/sclr_i                                                                                             |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | memoria/finish_img_i_1_n_0                   |                                                                                                                                                               |                1 |              2 |         2.00 |
|  clock_IBUF_BUFG | modulacion/eqOp                              |                                                                                                                                                               |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG | modulacion/interpolador_p/estado_alm         |                                                                                                                                                               |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/product_imag/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                 |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/product_real/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                 |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/product_real/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                 |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/product_imag/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                 |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/product_imag/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                 |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/product_real/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                 |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/product_imag/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                 |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/product_imag/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                 |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                      |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/product_real/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                 |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/product_imag/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                 |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/product_coseno/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                    |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/product_real/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                 |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/product_real/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                 |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                   |                3 |              7 |         2.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                   |                3 |              7 |         2.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_1            |                1 |              7 |         7.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                   |                3 |              7 |         2.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_1            |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                   |                4 |              7 |         1.75 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_1            |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                   |                3 |              7 |         2.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                   |                3 |              7 |         2.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_1            |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                   |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_1            |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_1            |                1 |              7 |         7.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                   |                4 |              7 |         1.75 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_1            |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_1            |                1 |              7 |         7.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                   |                3 |              7 |         2.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_1            |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                   |                4 |              7 |         1.75 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                   |                3 |              7 |         2.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_1            |                1 |              7 |         7.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_1            |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/rst_at_recomb                                                   |                3 |              7 |         2.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_1            |                2 |              7 |         3.50 |
|  clock_IBUF_BUFG |                                              | cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                                         |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG |                                              | cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0[1]                                           |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG |                                              | modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                        |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/product_imag/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                   |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/product_real/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                   |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/product_imag/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                   |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/product_real/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                   |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/product_coseno/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                      |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_1                       |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_1                       |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_1                       |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                        |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/product_real/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                   |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_1                       |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_1                       |                4 |              9 |         2.25 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_1                       |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_1                       |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/product_imag/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                   |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_1                       |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_1                       |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_1                       |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/product_real/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                   |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_1                       |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_1                       |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/product_imag/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                   |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/product_real/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                   |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/product_imag/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                   |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/product_real/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                   |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/product_imag/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                   |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[38]_i_1_n_0 |                6 |             10 |         1.67 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0 |                4 |             10 |         2.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0 |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[38]_i_1_n_0 |                4 |             10 |         2.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[38]_i_1_n_0 |                2 |             10 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0 |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[38]_i_1_n_0 |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0 |                4 |             10 |         2.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0 |                4 |             10 |         2.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[38]_i_1_n_0 |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0 |                5 |             10 |         2.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[38]_i_1_n_0 |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0 |                4 |             10 |         2.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0 |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[38]_i_1_n_0 |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0 |                2 |             10 |         5.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0 |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[38]_i_1_n_0 |                4 |             10 |         2.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0 |                4 |             10 |         2.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[38]_i_1_n_0 |                4 |             10 |         2.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[38]_i_1_n_0 |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1_n_0 |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[38]_i_1_n_0 |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[38]_i_1_n_0 |                5 |             10 |         2.00 |
|  clock_IBUF_BUFG | modulacion/interpolador_p/band_act_salida__0 | modulacion/interpolador_p/RR[15]_i_1_n_0                                                                                                                      |                9 |             14 |         1.56 |
|  clock_IBUF_BUFG | cuantizador_1/cuantizador/t_valid_bin_temp   |                                                                                                                                                               |                4 |             14 |         3.50 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/g_msb_select[3].i_msb_select/normalization_distance_i[0]            |               10 |             16 |         1.60 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/g_msb_select[3].i_msb_select/normalization_distance_i[0]            |                8 |             16 |         2.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/g_msb_select[3].i_msb_select/normalization_distance_i[0]            |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/g_msb_select[3].i_msb_select/normalization_distance_i[0]            |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG |                                              | cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0                                                                                                            |                9 |             16 |         1.78 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/g_msb_select[3].i_msb_select/normalization_distance_i[0]            |                5 |             16 |         3.20 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/g_msb_select[3].i_msb_select/normalization_distance_i[0]            |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/g_msb_select[3].i_msb_select/normalization_distance_i[0]            |                5 |             16 |         3.20 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/g_msb_select[3].i_msb_select/normalization_distance_i[0]            |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/g_msb_select[3].i_msb_select/normalization_distance_i[0]            |                5 |             16 |         3.20 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/g_msb_select[3].i_msb_select/normalization_distance_i[0]            |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/g_msb_select[3].i_msb_select/normalization_distance_i[0]            |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG |                                              | modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/g_msb_select[3].i_msb_select/normalization_distance_i[0]            |                6 |             16 |         2.67 |
|  clock_IBUF_BUFG | modulacion/interpolador_p/band_act_salida__0 |                                                                                                                                                               |               11 |             19 |         1.73 |
|  clock_IBUF_BUFG | modulacion/interpolador_p/conta_interpolador |                                                                                                                                                               |                6 |             21 |         3.50 |
|  clock_IBUF_BUFG |                                              | cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                            |                7 |             22 |         3.14 |
|  clock_IBUF_BUFG |                                              | cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0[2]                                           |                8 |             22 |         2.75 |
|  clock_IBUF_BUFG |                                              | cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[5].nt.ct/m3/f/cntrl[5]_9[0]                    |                6 |             25 |         4.17 |
|  clock_IBUF_BUFG |                                              | cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[7].nt.ct/m3/f/cntrl[7]_11[0]                   |                6 |             25 |         4.17 |
|  clock_IBUF_BUFG |                                              | cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[4].nt.ct/m3/f/cntrl[4]_8[0]                    |                7 |             25 |         3.57 |
|  clock_IBUF_BUFG |                                              | cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[0].nt.ct/m3/f/cntrl[0]_4[0]                    |                7 |             25 |         3.57 |
|  clock_IBUF_BUFG |                                              | cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[2].nt.ct/m3/f/cntrl[2]_6[0]                    |                7 |             25 |         3.57 |
|  clock_IBUF_BUFG |                                              | cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[1].nt.ct/m3/f/cntrl[1]_5[0]                    |                7 |             25 |         3.57 |
|  clock_IBUF_BUFG |                                              | cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m3/f/cntrl[6]_10[0]                   |                6 |             25 |         4.17 |
|  clock_IBUF_BUFG |                                              | modulacion/transformation/p_0_in                                                                                                                              |               13 |             32 |         2.46 |
| ~clock_IBUF_BUFG | modulacion/ofdm_modulador/fila4/bits_alm0    |                                                                                                                                                               |               10 |             36 |         3.60 |
| ~clock_IBUF_BUFG | modulacion/ofdm_modulador/fila1/bits_alm0    |                                                                                                                                                               |               10 |             36 |         3.60 |
| ~clock_IBUF_BUFG | modulacion/ofdm_modulador/fila2/bits_alm0    |                                                                                                                                                               |               10 |             36 |         3.60 |
| ~clock_IBUF_BUFG | modulacion/ofdm_modulador/fila3/bits_alm0    |                                                                                                                                                               |               11 |             36 |         3.27 |
| ~clock_IBUF_BUFG | modulacion/ofdm_modulador/fila0/bits_alm0    |                                                                                                                                                               |               14 |             36 |         2.57 |
| ~clock_IBUF_BUFG | modulacion/ofdm_modulador/fila5/bits_alm0    |                                                                                                                                                               |               10 |             36 |         3.60 |
| ~clock_IBUF_BUFG |                                              |                                                                                                                                                               |               43 |            110 |         2.56 |
|  clock_IBUF_BUFG | modulacion/interpolador_p/band_control_tx__0 |                                                                                                                                                               |               67 |            192 |         2.87 |
|  clock_IBUF_BUFG |                                              |                                                                                                                                                               |             1757 |           4962 |         2.82 |
+------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


