{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577999835967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577999835967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 00:17:15 2020 " "Processing started: Fri Jan 03 00:17:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577999835967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577999835967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw_3 -c hw_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw_3 -c hw_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577999835967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1577999836433 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "booth's_algorithm.v(23) " "Verilog HDL information at booth's_algorithm.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "booth's_algorithm.v" "" { Text "C:/ee314/hw_3/booth's_algorithm.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1577999836487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth's_algorithm.v 1 1 " "Found 1 design units, including 1 entities, in source file booth's_algorithm.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_3 " "Found entity 1: hw_3" {  } { { "booth's_algorithm.v" "" { Text "C:/ee314/hw_3/booth's_algorithm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577999836488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577999836488 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "factorial.v(24) " "Verilog HDL information at factorial.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/factorial.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1577999836491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factorial.v 1 1 " "Found 1 design units, including 1 entities, in source file factorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 factorial " "Found entity 1: factorial" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/factorial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577999836491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577999836491 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "N factorial.v(44) " "Verilog HDL Procedural Assignment error at factorial.v(44): object \"N\" on left-hand side of assignment must have a variable data type" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/factorial.v" 44 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1577999836491 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "N factorial.v(44) " "Verilog HDL error at factorial.v(44): value cannot be assigned to input \"N\"" {  } { { "factorial.v" "" { Text "C:/ee314/hw_3/factorial.v" 44 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577999836491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ee314/hw_3/output_files/hw_3.map.smsg " "Generated suppressed messages file C:/ee314/hw_3/output_files/hw_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1577999836534 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577999836630 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 03 00:17:16 2020 " "Processing ended: Fri Jan 03 00:17:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577999836630 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577999836630 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577999836630 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577999836630 ""}
