** NOTE: Created directory path 'logs' for file 'logs/run.log'.

Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
Date:		Tue May 17 00:41:38 2022
Host:		rice-503-20-north (x86_64 w/Linux 5.11.0-41-generic) (20cores*40cpus*Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz 28160KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_3873477_rice-503-20-north_xingyuni_d1MzBG.

The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

Sourcing file "START.tcl" ...
#% Begin load design ... (date=05/17 00:42:02, mem=666.2M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'bgr_top' saved by 'Innovus' '20.13-s083_1' on 'Tue May 17 00:41:34 2022'.
% Begin Load MMMC data ... (date=05/17 00:42:03, mem=669.0M)
% End Load MMMC data ... (date=05/17 00:42:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=669.9M, current mem=669.9M)

Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/rtk-tech.lef ...

Loading LEF file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef ...
WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef at line 2.
Set DBUPerIGU to M1 pitch 460.
**WARN: (IMPLF-63):	The layer 'obsm4' referenced in OBS in macro 'sky130_asc_cap_mim_m3_1' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-63):	The layer 'obsm5' referenced in OBS in macro 'sky130_asc_cap_mim_m3_1' is not found in the database. The obstruction geometries specified on the layer are being ignored. A layer must be defined in the LEF technology LAYER section before it can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the layer does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-63' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_9' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Cin' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'Cin' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Cout' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'Cout' in macro 'sky130_asc_cap_mim_m3_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_05v5_W3p40L3p40_7' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'Collector' in macro 'sky130_asc_pnp_05v5_W3p40L3p40_7' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_6' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_12' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'Emitter' in macro 'sky130_asc_pnp_05v5_W3p40L3p40_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'Collector' in macro 'sky130_asc_pnp_05v5_W3p40L3p40_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res_xhigh_po_2p85_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'Rin' in macro 'sky130_asc_res_xhigh_po_2p85_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res_xhigh_po_2p85_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'Rout' in macro 'sky130_asc_res_xhigh_po_2p85_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Rin' in macro 'sky130_asc_res_xhigh_po_2p85_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'Rin' in macro 'sky130_asc_res_xhigh_po_2p85_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Rout' in macro 'sky130_asc_res_xhigh_po_2p85_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'Rout' in macro 'sky130_asc_res_xhigh_po_2p85_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Tue May 17 00:42:03 2022
viaInitial ends at Tue May 17 00:42:03 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
Reading libs_typical timing library '/home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/2-skywater-130nm/view-standard/stdcells.lib' ...
Read 12 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
*** End library_loading (cpu=0.00min, real=0.00min, mem=30.0M, fe_cpu=0.27min, fe_real=0.42min, fe_mem=689.0M) ***
% Begin Load netlist data ... (date=05/17 00:42:03, mem=687.6M)
*** Begin netlist parsing (mem=689.0M) ***
**WARN: (IMPVL-159):	Pin 'Collector' of cell 'sky130_asc_pnp_05v5_W3p40L3p40_7' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'Collector' of cell 'sky130_asc_pnp_05v5_W3p40L3p40_8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
Created 12 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/vbin/bgr_top.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#2 (Current mem = 699.980M, initial mem = 275.727M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=700.0M) ***
% End Load netlist data ... (date=05/17 00:42:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=691.1M, current mem=691.1M)
Set top cell to bgr_top.
**WARN: (IMPTS-124):	Timing library description of pin 'Collector' is missing from cell 'sky130_asc_pnp_05v5_W3p40L3p40_7' in timing library 'sky130_fd_sc_hd__tt_025C_1v80'.
**WARN: (IMPTS-124):	Timing library description of pin 'Collector' is missing from cell 'sky130_asc_pnp_05v5_W3p40L3p40_8' in timing library 'sky130_fd_sc_hd__tt_025C_1v80'.
Hooked 12 DB cells to tlib cells.
2 empty module found.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell bgr_top ...
*** Netlist is unique.
Set DBUPerIGU to techSite unitasc width 490.
** info: there are 34 modules.
** info: there are 30 stdCell insts.

*** Memory Usage v#2 (Current mem = 731.395M, initial mem = 275.727M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'unithd' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Change floorplan default-technical-site to 'unitasc'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 10
Total number of sequential cells: 0
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sky130_asc_cap_mim_m3_1 sky130_asc_res_xhigh_po_2p85_1 sky130_asc_res_xhigh_po_2p85_2
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters:
Total number of usable inverters: 0
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
Type 'man IMPOPT-3001' for more detail.
% Begin Load MMMC data ... (date=05/17 00:42:04, mem=928.1M)
% End Load MMMC data ... (date=05/17 00:42:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=928.1M, current mem=928.1M)
Reading floorplan file - /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/bgr_top.fp.gz (mem = 940.0M).
% Begin Load floorplan data ... (date=05/17 00:42:04, mem=928.5M)
*info: reset 42 existing net BottomPreferredLayer and AvoidDetour
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R9 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Collector of instance BGR_Core/pnp_va is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b1 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b2 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b3 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b4 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Base of instance BGR_Core/pnp_vb/b5 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Rout of instance BGR_Core/R13 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Deleting old partition specification.
Set FPlanBox to (0 0 288420 269620)
**WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'unithd' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.34 to 0.17.
Adjust met4 preferred direction offset from 0.46 to 0.23.
Adjust met5 preferred direction offset from 1.7 to 0.17.
Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/bgr_top.fp.spr.gz (Created by Innovus v20.13-s083_1 on Tue May 17 00:41:33 2022, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=930.3M, current mem=930.3M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=05/17 00:42:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=931.5M, current mem=931.2M)
% Begin Load SymbolTable ... (date=05/17 00:42:04, mem=931.5M)
Reading congestion map file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/bgr_top.route.congmap.gz ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=05/17 00:42:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=932.0M, current mem=932.0M)
Loading place ...
% Begin Load placement data ... (date=05/17 00:42:04, mem=932.0M)
Reading placement file - /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/bgr_top.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v20.13-s083_1 on Tue May 17 00:41:33 2022, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=944.0M) ***
Total net length = 1.769e+03 (8.845e+02 8.840e+02) (ext = 8.810e+02)
% End Load placement data ... (date=05/17 00:42:05, total cpu=0:00:00.0, real=0:00:01.0, peak res=932.7M, current mem=932.7M)
Reading PG file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/bgr_top.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on       Tue May 17 00:41:33 2022)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=941.0M) ***
% Begin Load routing data ... (date=05/17 00:42:05, mem=933.2M)
Reading routing file - /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/bgr_top.route.gz.
Reading Innovus routing data (Created by Innovus v20.13-s083_1 on Tue May 17 00:41:33 2022 Format: 20.1) ...
*** Total 34 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=941.0M) ***
% End Load routing data ... (date=05/17 00:42:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.7M, current mem=933.8M)
Loading Drc markers ...
... 43 markers are loaded ...
... 0 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/bgr_top.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=947.1M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable ...
Process name: (null).
Allocated an empty WireEdgeEnlargement table in typical [6].
Allocated an empty WireEdgeEnlargement table in typical [6].
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: analysis_default
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=05/17 00:42:06, mem=940.5M)
source /home/users/xingyuni/ee372/aloe-sky130/stemcell_mflowgen/yueting_git/bgr_top/build/7-cadence-innovus-place/checkpoints/design.checkpoint/save.enc.dat/bgr_top_power_constraints.tcl
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=05/17 00:42:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=940.7M, current mem=940.7M)
% Begin load AAE data ... (date=05/17 00:42:06, mem=947.5M)
**WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=976.52 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=05/17 00:42:06, total cpu=0:00:00.3, real=0:00:00.0, peak res=953.2M, current mem=953.2M)
Total number of combinational cells: 10
Total number of sequential cells: 0
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sky130_asc_cap_mim_m3_1 sky130_asc_res_xhigh_po_2p85_1 sky130_asc_res_xhigh_po_2p85_2
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters:
Total number of usable inverters: 0
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.13-s083_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=05/17 00:42:06, total cpu=0:00:02.1, real=0:00:04.0, peak res=978.0M, current mem=953.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-63             2  The layer '%s' referenced %s is not foun...
WARNING   IMPLF-200           24  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           12  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
WARNING   IMPTS-124            2  Timing library description of pin '%s' i...
WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPDB-2078           8  Output pin %s of instance %s is connecte...
WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
WARNING   IMPOPT-3001          1  Inverter footprint is not defined or is ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
*** Message Summary: 59 warning(s), 0 error(s)

The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
<FF> Plugin -> always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
<FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl

  > Info: Sourcing "scripts/main.tcl"

### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
# source -verbose innovus-foundation-flow/INNOVUS/run_route.tcl
### Start verbose source output (echo mode) for 'innovus-foundation-flow/INNOVUS/run_route.tcl' ...
# if {[file exists innovus-foundation-flow/vars.tcl]} {
   source innovus-foundation-flow/vars.tcl
}
# foreach file $vars(config_files) {
   source $file
}
# source innovus-foundation-flow/procs.tcl
# ff_procs::system_info
# setDistributeHost -local
The timeout for a remote job to respond is 3600 seconds.
Submit command for task runs will be: local
# setMultiCpuUsage -localCpu 16
# if {$vars(restore_design)} { # <BEGIN TAG> route,restore_design

# <begin tag route,restore_design,skip>
#
# restoreDesign checkpoints/postcts_hold.enc.dat inverter
#
# <end tag route,restore_design,skip> }
# um::enable_metrics -on
# puts "<FF> Plugin -> always_source_tcl"
<FF> Plugin -> always_source_tcl
# ff_procs::source_plug always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
<FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
# set vars(step) route
# set vars(route,start_time) [clock seconds]
# um::push_snapshot_stack
# setAnalysisMode -cppr both
# setDelayCalMode -siAware true -engine aae
# setNanoRouteMode -drouteUseMultiCutViaEffort high \
   -routeWithLithoDriven true \
   -routeAntennaCellName sky130_fd_sc_hd__diode_2 \
   -routeInsertAntennaDiode true
# setFillerMode -core "sky130_fd_sc_hd__fill_8  sky130_fd_sc_hd__fill_4  sky130_fd_sc_hd__fill_2  sky130_fd_sc_hd__fill_1" \
   -corePrefix FILL
**WARN: (IMPSP-5123):	Cell sky130_fd_sc_hd__fill_8 is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5123):	Cell sky130_fd_sc_hd__fill_4 is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5123):	Cell sky130_fd_sc_hd__fill_2 is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5123):	Cell sky130_fd_sc_hd__fill_1 is not found.
Type 'man IMPSP-5123' for more detail.
# Puts "<FF> RUNNING GLOBAL/DETAIL ROUTING ..."
<FF> RUNNING GLOBAL/DETAIL ROUTING ...
# puts "<FF> Plugin -> pre_route_tcl"
<FF> Plugin -> pre_route_tcl
# routeDesign -placementCheck
#% Begin routeDesign (date=05/17 00:42:06, mem=953.2M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 953.23 (MB), peak = 978.01 (MB)
**INFO: User settings:
setNanoRouteMode -drouteUseMultiCutViaEffort                    high
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithLithoDriven                          true
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met5
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#typical has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
Total CPU(s) now enabled: 16
Multithreaded Timing Analysis is initialized with 16 threads

Begin checking placement ... (start mem=1046.2M, init mem=1078.2M)
*info: Placed = 30            
*info: Unplaced = 0           
Placement Density:24.40%(9463/38783)
Placement Density (including fixed std cells):24.40%(9463/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1079.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1079.2M) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=05/17 00:42:07, mem=1025.2M)

globalDetailRoute

#Start globalDetailRoute on Tue May 17 00:42:07 2022
#
#Generating timing data, please wait...
#23 total nets, 21 already routed, 21 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 24
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1524.61 CPU=0:00:00.1 REAL=0:00:00.0)

#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1112.20 (MB), peak = 1130.04 (MB)
#Done generating timing data.
#create default rule from bind_ndr_rule rule=0x15144694a7f0 0x15144268efc0
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=42)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_3873477.tif.gz ...
#WARNING (NRDB-194) 
#No setup time constraints read in
#Read in timing information for 4 ports, 30 instances from timing file .timing_file_3873477.tif.gz.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Total number of trivial nets (e.g. < 2 pins) = 20 (skipped).
#Total number of routable nets = 22.
#Total number of nets in the design = 42.
#22 routable nets do not have any wires.
#22 nets will be global routed.
#Using multithreading with 16 threads.
#Start routing data preparation on Tue May 17 00:42:07 2022
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 32 nets.
#Voltage range [1.800 - 1.800] has 6 nets.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1137.75 (MB), peak = 1403.43 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1141.55 (MB), peak = 1403.43 (MB)
#
#Connectivity extraction summary:
#22 (52.38%) nets are without wires.
#20 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 42.
#
#
#Finished routing data preparation on Tue May 17 00:42:08 2022
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.92 (MB)
#Total memory = 1141.62 (MB)
#Peak memory = 1403.43 (MB)
#
#
#Start global routing on Tue May 17 00:42:08 2022
#
#
#Start global routing initialization on Tue May 17 00:42:08 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 17 00:42:08 2022
#
#Start routing resource analysis on Tue May 17 00:42:08 2022
#
#Routing resource analysis is done on Tue May 17 00:42:08 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  li1            V         627           0        1638    17.16%
#  met1           H         782          11        1638     0.55%
#  met2           V         627           0        1638     0.00%
#  met3           H         430           0        1638     0.00%
#  met4           V         306         112        1638     0.00%
#  met5           H          37          36        1638    22.95%
#  --------------------------------------------------------------
#  Total                   2809      12.90%        9828     6.78%
#
#
#
#
#Global routing data preparation is done on Tue May 17 00:42:08 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.23 (MB), peak = 1403.43 (MB)
#
#
#Global routing initialization is done on Tue May 17 00:42:08 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.29 (MB), peak = 1403.43 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.01 (MB), peak = 1403.43 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1150.09 (MB), peak = 1403.43 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 20 (skipped).
#Total number of routable nets = 22.
#Total number of nets in the design = 42.
#
#22 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              22  
#-----------------------------
#        Total              22  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              22  
#-----------------------------
#        Total              22  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  li1           0(0.00%)   (0.00%)
#  met1          0(0.00%)   (0.00%)
#  met2          0(0.00%)   (0.00%)
#  met3          0(0.00%)   (0.00%)
#  met4          0(0.00%)   (0.00%)
#  met5          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      li1(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 1145 um.
#Total half perimeter of net bounding box = 2609 um.
#Total wire length on LAYER li1 = 7 um.
#Total wire length on LAYER met1 = 193 um.
#Total wire length on LAYER met2 = 801 um.
#Total wire length on LAYER met3 = 144 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 82
#Up-Via Summary (total 82):
#           
#-----------------------
# li1                22
# met1               57
# met2                3
#-----------------------
#                    82 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.91 (MB)
#Total memory = 1147.53 (MB)
#Peak memory = 1403.43 (MB)
#
#Finished global routing on Tue May 17 00:42:08 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1147.22 (MB), peak = 1403.43 (MB)
#Start Track Assignment.
#Done with 22 horizontal wires in 2 hboxes and 31 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# li1           10.11 	 11.63%  	  0.00% 	 11.63%
# met1         210.76 	  0.00%  	  0.00% 	  0.00%
# met2         817.09 	  0.02%  	  0.00% 	  0.00%
# met3         153.63 	  0.00%  	  0.00% 	  0.00%
# met4           0.00 	  0.00%  	  0.00% 	  0.00%
# met5           0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        1191.58  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 1200 um.
#Total half perimeter of net bounding box = 2609 um.
#Total wire length on LAYER li1 = 17 um.
#Total wire length on LAYER met1 = 215 um.
#Total wire length on LAYER met2 = 815 um.
#Total wire length on LAYER met3 = 153 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 82
#Up-Via Summary (total 82):
#           
#-----------------------
# li1                22
# met1               57
# met2                3
#-----------------------
#                    82 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1147.43 (MB), peak = 1403.43 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 19.85 (MB)
#Total memory = 1147.43 (MB)
#Peak memory = 1403.43 (MB)
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#
#Start litho driven routing to prevent litho hotspot patterns.
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	li1           1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1163.64 (MB), peak = 1403.43 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.69 (MB), peak = 1403.43 (MB)
#Complete Detail Routing.
#Total wire length = 1274 um.
#Total half perimeter of net bounding box = 2609 um.
#Total wire length on LAYER li1 = 60 um.
#Total wire length on LAYER met1 = 280 um.
#Total wire length on LAYER met2 = 801 um.
#Total wire length on LAYER met3 = 134 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 83
#Up-Via Summary (total 83):
#           
#-----------------------
# li1                24
# met1               56
# met2                3
#-----------------------
#                    83 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 12.59 (MB)
#Total memory = 1160.02 (MB)
#Peak memory = 1403.43 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.69 (MB), peak = 1403.43 (MB)
#
#Total wire length = 1274 um.
#Total half perimeter of net bounding box = 2609 um.
#Total wire length on LAYER li1 = 60 um.
#Total wire length on LAYER met1 = 280 um.
#Total wire length on LAYER met2 = 801 um.
#Total wire length on LAYER met3 = 134 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 83
#Up-Via Summary (total 83):
#           
#-----------------------
# li1                24
# met1               56
# met2                3
#-----------------------
#                    83 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Total wire length = 1274 um.
#Total half perimeter of net bounding box = 2609 um.
#Total wire length on LAYER li1 = 60 um.
#Total wire length on LAYER met1 = 280 um.
#Total wire length on LAYER met2 = 801 um.
#Total wire length on LAYER met3 = 134 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 83
#Up-Via Summary (total 83):
#           
#-----------------------
# li1                24
# met1               56
# met2                3
#-----------------------
#                    83 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route via swapping...
#49.48% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.26 (MB), peak = 1403.43 (MB)
#CELL_VIEW bgr_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#No via is swapped.
#Post Route via swapping is done.
#Total wire length = 1274 um.
#Total half perimeter of net bounding box = 2609 um.
#Total wire length on LAYER li1 = 60 um.
#Total wire length on LAYER met1 = 280 um.
#Total wire length on LAYER met2 = 801 um.
#Total wire length on LAYER met3 = 134 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 83
#Up-Via Summary (total 83):
#           
#-----------------------
# li1                24
# met1               56
# met2                3
#-----------------------
#                    83 
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1166.94 (MB), peak = 1403.43 (MB)
#CELL_VIEW bgr_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue May 17 00:42:09 2022
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route Wire Spread.
#Done with 9 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 1283 um.
#Total half perimeter of net bounding box = 2609 um.
#Total wire length on LAYER li1 = 60 um.
#Total wire length on LAYER met1 = 287 um.
#Total wire length on LAYER met2 = 803 um.
#Total wire length on LAYER met3 = 134 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 83
#Up-Via Summary (total 83):
#           
#-----------------------
# li1                24
# met1               56
# met2                3
#-----------------------
#                    83 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.35 (MB), peak = 1403.43 (MB)
#CELL_VIEW bgr_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1176.90 (MB), peak = 1403.43 (MB)
#CELL_VIEW bgr_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total wire length = 1283 um.
#Total half perimeter of net bounding box = 2609 um.
#Total wire length on LAYER li1 = 60 um.
#Total wire length on LAYER met1 = 287 um.
#Total wire length on LAYER met2 = 803 um.
#Total wire length on LAYER met3 = 134 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 83
#Up-Via Summary (total 83):
#           
#-----------------------
# li1                24
# met1               56
# met2                3
#-----------------------
#                    83 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 26.80 (MB)
#Total memory = 1174.23 (MB)
#Peak memory = 1403.43 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 157.45 (MB)
#Total memory = 1182.63 (MB)
#Peak memory = 1403.43 (MB)
#Number of warnings = 11
#Total number of warnings = 13
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 17 00:42:09 2022
#
% End globalDetailRoute (date=05/17 00:42:09, total cpu=0:00:04.5, real=0:00:02.0, peak res=1403.4M, current mem=1163.2M)
#Default setup view is reset to analysis_default.
#Default setup view is reset to analysis_default.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count  :            0
Multi-Bit FF Count   :            0
Total Bit Count      :            0
Total FF Count       :            0
Bits Per Flop        :         -nan
------------------------------------------------------------
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:              5              4                                      route_design
#routeDesign: cpu time = 00:00:05, elapsed time = 00:00:03, memory = 1152.74 (MB), peak = 1403.43 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

#% End routeDesign (date=05/17 00:42:10, total cpu=0:00:05.0, real=0:00:04.0, peak res=1403.4M, current mem=1152.8M)
# setNanoRouteMode -droutePostRouteSpreadWire true -routeWithTimingDriven false
# routeDesign -wireOpt
#% Begin routeDesign (date=05/17 00:42:10, mem=1152.8M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.80 (MB), peak = 1403.43 (MB)
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     true
setNanoRouteMode -drouteUseMultiCutViaEffort                    high
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
setNanoRouteMode -routeFillerInstPrefix                         FILL
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithLithoDriven                          true
setNanoRouteMode -routeWithTimingDriven                         false
setDesignMode -powerEffort                                      high
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  met5
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1272.6M, init mem=1272.6M)
*info: Placed = 30            
*info: Unplaced = 0           
Placement Density:24.40%(9463/38783)
Placement Density (including fixed std cells):24.40%(9463/38783)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1272.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1272.6M) ***
% Begin detailRoute (date=05/17 00:42:10, mem=1152.4M)

detailRoute

#Start detailRoute on Tue May 17 00:42:10 2022
#
#num needed restored net=0
#need_extraction net=0 (total=42)
#WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
#NanoRoute Version 20.13-s083_1 NR201221-0721/20_13-UB
#Start routing data preparation on Tue May 17 00:42:10 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 32 nets.
#Voltage range [1.800 - 1.800] has 6 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# li1          V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6900    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.46 (MB), peak = 1403.43 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.4600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.12 (MB), peak = 1403.43 (MB)
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue May 17 00:42:10 2022
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 1284 um.
#Total half perimeter of net bounding box = 2609 um.
#Total wire length on LAYER li1 = 60 um.
#Total wire length on LAYER met1 = 287 um.
#Total wire length on LAYER met2 = 803 um.
#Total wire length on LAYER met3 = 134 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 83
#Up-Via Summary (total 83):
#           
#-----------------------
# li1                24
# met1               56
# met2                3
#-----------------------
#                    83 
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.54 (MB), peak = 1403.43 (MB)
#CELL_VIEW bgr_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total wire length = 1284 um.
#Total half perimeter of net bounding box = 2609 um.
#Total wire length on LAYER li1 = 60 um.
#Total wire length on LAYER met1 = 287 um.
#Total wire length on LAYER met2 = 803 um.
#Total wire length on LAYER met3 = 134 um.
#Total wire length on LAYER met4 = 0 um.
#Total wire length on LAYER met5 = 0 um.
#Total number of vias = 83
#Up-Via Summary (total 83):
#           
#-----------------------
# li1                24
# met1               56
# met2                3
#-----------------------
#                    83 
#
#
#detailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 21.33 (MB)
#Total memory = 1173.71 (MB)
#Peak memory = 1403.43 (MB)
#Number of warnings = 5
#Total number of warnings = 18
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Tue May 17 00:42:10 2022
#
% End detailRoute (date=05/17 00:42:10, total cpu=0:00:00.4, real=0:00:00.0, peak res=1166.2M, current mem=1166.2M)
#Default setup view is reset to analysis_default.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count  :            0
Multi-Bit FF Count   :            0
Total Bit Count      :            0
Total FF Count       :            0
Bits Per Flop        :         -nan
------------------------------------------------------------
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           0.68              0                                      route_design
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1156.10 (MB), peak = 1403.43 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

#% End routeDesign (date=05/17 00:42:10, total cpu=0:00:00.7, real=0:00:00.0, peak res=1166.2M, current mem=1156.1M)
# setNanoRouteMode -droutePostRouteSpreadWire false
# setExtractRCMode -engine postRoute -effortLevel low
# puts "<FF> Plugin -> post_route_tcl"
<FF> Plugin -> post_route_tcl
# um::pop_snapshot_stack
# create_snapshot -name route -categories design
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count  :            0
Multi-Bit FF Count   :            0
Total Bit Count      :            0
Total FF Count       :            0
Bits Per Flop        :         -nan
------------------------------------------------------------
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           7.29              8                                      route
# report_metric -file reports/metrics.html -format html
# return
### End verbose source output for 'innovus-foundation-flow/INNOVUS/run_route.tcl'.
### End verbose source output for 'scripts/main.tcl'.
#% Begin save design ... (date=05/17 00:42:11, mem=1156.7M)
% Begin Save ccopt configuration ... (date=05/17 00:42:11, mem=1159.7M)
% End Save ccopt configuration ... (date=05/17 00:42:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1161.5M, current mem=1161.5M)
% Begin Save netlist data ... (date=05/17 00:42:11, mem=1181.4M)
Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/bgr_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/17 00:42:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1190.6M, current mem=1190.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/bgr_top.route.congmap.gz ...
% Begin Save AAE data ... (date=05/17 00:42:11, mem=1191.0M)
Saving AAE Data ...
AAE DB initialization (MEM=1296.93 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=05/17 00:42:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1191.5M, current mem=1191.5M)
Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file checkpoints/design.checkpoint/save.enc.dat/bgr_top.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on Tue May 17 00:42:12 2022)
Saving property file checkpoints/design.checkpoint/save.enc.dat/bgr_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1327.5M) ***
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1327.5M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1327.5M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file checkpoints/design.checkpoint/save.enc.dat/bgr_top.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/17 00:42:13, mem=1196.6M)
% End Save power constraints data ... (date=05/17 00:42:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.7M, current mem=1196.7M)
Generated self-contained design save.enc.dat
#% End save design ... (date=05/17 00:42:13, total cpu=0:00:00.8, real=0:00:02.0, peak res=1197.8M, current mem=1197.8M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#2 (Current mem = 1337.824M, initial mem = 275.727M) ***
*** Message Summary: 63 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:24.8, real=0:00:35.0, mem=1337.8M) ---

