# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/DWT_0.xci
# IP: The module: 'DWT_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/constraints/DWT_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'DWT_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/DWT_0.xci
# IP: The module: 'DWT_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: e:/FPGA/Xilinx/tests/DWT_test/project_1/project_1.srcs/sources_1/ip/DWT_0/constraints/DWT_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'DWT_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
