<stg><name>array_io</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="3" to="4">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="4" to="5">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="5" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %d_o) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x i16]* %d_i) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @array_io_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i = phi i6 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="6">
<![CDATA[
:1  %rem = trunc i6 %i to i3

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond = icmp eq i6 %i, -32

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i_1 = add i6 1, %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="3">
<![CDATA[
:1  %tmp = zext i3 %rem to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %acc_addr = getelementptr inbounds [8 x i32]* @acc, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="acc_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="3">
<![CDATA[
:3  %acc_load = load i32* %acc_addr, align 4

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
:4  %tmp_1 = zext i6 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %d_i_addr = getelementptr [32 x i16]* %d_i, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="d_i_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="5">
<![CDATA[
:6  %d_i_load = load i16* %d_i_addr, align 2

]]></Node>
<StgValue><ssdm name="d_i_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="3">
<![CDATA[
:3  %acc_load = load i32* %acc_addr, align 4

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="5">
<![CDATA[
:6  %d_i_load = load i16* %d_i_addr, align 2

]]></Node>
<StgValue><ssdm name="d_i_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="32">
<![CDATA[
:8  %tmp_6 = trunc i32 %acc_load to i16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="16">
<![CDATA[
:7  %tmp_2 = sext i16 %d_i_load to i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_3 = add nsw i32 %acc_load, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %tmp_4 = add i16 %d_i_load, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:10  store i32 %tmp_3, i32* %acc_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %d_o_addr = getelementptr [32 x i16]* %d_o, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="d_o_addr"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:13  store i16 %tmp_4, i16* %d_o_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="d_o" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_o"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="d_i" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="acc" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="acc"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="_ssdm_op_SpecBitsMap" to="StgValue_6" fromId="43" toId="6">
</dataflow>
<dataflow id="45" from="d_o" to="StgValue_6" fromId="40" toId="6">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecBitsMap" to="StgValue_7" fromId="43" toId="7">
</dataflow>
<dataflow id="47" from="d_i" to="StgValue_7" fromId="41" toId="7">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecTopModule" to="StgValue_8" fromId="48" toId="8">
</dataflow>
<dataflow id="51" from="array_io_str" to="StgValue_8" fromId="50" toId="8">
</dataflow>
<dataflow id="53" from="StgValue_52" to="i" fromId="52" toId="10">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="54" from="StgValue_9" to="i" fromId="9" toId="10">
</dataflow>
<dataflow id="55" from="i_1" to="i" fromId="14" toId="10">
<BackEdge/>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="56" from="StgValue_33" to="i" fromId="33" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="57" from="i" to="rem" fromId="10" toId="11">
</dataflow>
<dataflow id="58" from="i" to="exitcond" fromId="10" toId="12">
</dataflow>
<dataflow id="60" from="StgValue_59" to="exitcond" fromId="59" toId="12">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="61" toId="13">
</dataflow>
<dataflow id="64" from="StgValue_63" to="empty" fromId="63" toId="13">
</dataflow>
<dataflow id="65" from="StgValue_63" to="empty" fromId="63" toId="13">
</dataflow>
<dataflow id="66" from="StgValue_63" to="empty" fromId="63" toId="13">
</dataflow>
<dataflow id="68" from="StgValue_67" to="i_1" fromId="67" toId="14">
</dataflow>
<dataflow id="69" from="i" to="i_1" fromId="10" toId="14">
</dataflow>
<dataflow id="70" from="exitcond" to="StgValue_15" fromId="12" toId="15">
</dataflow>
<dataflow id="71" from="rem" to="tmp" fromId="11" toId="16">
</dataflow>
<dataflow id="72" from="acc" to="acc_addr" fromId="42" toId="17">
</dataflow>
<dataflow id="74" from="StgValue_73" to="acc_addr" fromId="73" toId="17">
</dataflow>
<dataflow id="75" from="tmp" to="acc_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="76" from="acc_addr" to="acc_load" fromId="17" toId="18">
</dataflow>
<dataflow id="77" from="i" to="tmp_1" fromId="10" toId="19">
</dataflow>
<dataflow id="78" from="d_i" to="d_i_addr" fromId="41" toId="20">
</dataflow>
<dataflow id="79" from="StgValue_73" to="d_i_addr" fromId="73" toId="20">
</dataflow>
<dataflow id="80" from="tmp_1" to="d_i_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="81" from="d_i_addr" to="d_i_load" fromId="20" toId="21">
</dataflow>
<dataflow id="82" from="acc_addr" to="acc_load" fromId="17" toId="23">
</dataflow>
<dataflow id="83" from="d_i_addr" to="d_i_load" fromId="20" toId="24">
</dataflow>
<dataflow id="84" from="acc_load" to="tmp_6" fromId="23" toId="25">
</dataflow>
<dataflow id="85" from="d_i_load" to="tmp_2" fromId="24" toId="26">
</dataflow>
<dataflow id="86" from="acc_load" to="tmp_3" fromId="23" toId="27">
</dataflow>
<dataflow id="87" from="tmp_2" to="tmp_3" fromId="26" toId="27">
</dataflow>
<dataflow id="88" from="d_i_load" to="tmp_4" fromId="24" toId="28">
</dataflow>
<dataflow id="89" from="tmp_6" to="tmp_4" fromId="25" toId="28">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecLoopName" to="StgValue_29" fromId="90" toId="29">
</dataflow>
<dataflow id="93" from="p_str" to="StgValue_29" fromId="92" toId="29">
</dataflow>
<dataflow id="94" from="tmp_3" to="StgValue_30" fromId="27" toId="30">
</dataflow>
<dataflow id="95" from="acc_addr" to="StgValue_30" fromId="17" toId="30">
</dataflow>
<dataflow id="96" from="d_o" to="d_o_addr" fromId="40" toId="31">
</dataflow>
<dataflow id="97" from="StgValue_73" to="d_o_addr" fromId="73" toId="31">
</dataflow>
<dataflow id="98" from="tmp_1" to="d_o_addr" fromId="19" toId="31">
</dataflow>
<dataflow id="99" from="tmp_4" to="StgValue_32" fromId="28" toId="32">
</dataflow>
<dataflow id="100" from="d_o_addr" to="StgValue_32" fromId="31" toId="32">
</dataflow>
<dataflow id="101" from="exitcond" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
