;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB #12, @260
	SUB 1, <-1
	CMP 210, 0
	SUB -107, <-126
	DAT #270, #60
	SLT 121, 0
	SLT 121, 0
	ADD 210, 60
	ADD #270, <1
	SUB 1, <-1
	SUB 1, <-1
	ADD 270, 60
	SLT 121, 0
	MOV 12, @15
	MOV 12, @15
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	SLT 121, 0
	SUB @0, @2
	SUB -107, <-126
	JMP @12, #200
	SUB @12, @10
	DAT #210, #60
	MOV @-127, -100
	MOV @-127, -100
	SUB @0, @2
	SUB -107, <-126
	SUB -107, <-126
	ADD 210, 60
	JMP 12, #10
	MOV @-127, -100
	JMP 0, #2
	SUB 12, @15
	SUB -107, <-126
	ADD 210, 60
	SLT 121, 606
	SLT <300, 90
	SLT <300, 90
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-26
	MOV -1, <-26
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
