Battiti, R. and Protasi, M. 2000. Reactive local search for the maximum clique problem. Algorithmica 29, 4, 610--637.
Pohua P. Chang , Scott A. Mahlke , William Y. Chen , Nancy J. Warter , Wen-mei W. Hwu, IMPACT: an architectural framework for multiple-instruction-issue processors, Proceedings of the 18th annual international symposium on Computer architecture, p.266-275, May 27-30, 1991, Toronto, Ontario, Canada[doi>10.1145/115952.115979]
Carl Ebeling , Darren C. Cronquist , Paul Franklin, RaPiD - Reconfigurable Pipelined Datapath, Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, p.126-135, September 23-25, 1996
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
Seth Copen Goldstein , Herman Schmit , Matthew Moe , Mihai Budiu , Srihari Cadambi , R. Reed Taylor , Ronald Laufer, PipeRench: a co/processor for streaming multimedia acceleration, Proceedings of the 26th annual international symposium on Computer architecture, p.28-39, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300982]
J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
S. Hauck , T. W. Fry , M. M. Hosler , J. P. Kao, The Chimaera reconfigurable functional unit, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.87, April 16-18, 1997
Z. Huang , S. Malik, Managing dynamic reconfiguration overhead in systems-on-a-chip design using reconfigurable datapaths and optimized interconnection networks, Proceedings of the conference on Design, automation and test in Europe, p.735, March 2001, Munich, Germany
Zhining Huang , Sharad Malik, Exploiting operation level parallelism through dynamically reconfigurable datapaths, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514006]
K. Keutzer , A. R. Newton , J. M. Rabaey , A. Sangiovanni-Vincentelli, System-level design: orthogonalization of concerns and platform-based design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.12, p.1523-1543, November 2006[doi>10.1109/43.898830]
M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.318-328, June 20-24, 1988, Atlanta, Georgia, USA[doi>10.1145/53990.54022]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Lee, J.-H., Hsu, Y.-C., and Lin, Y.-L. 1989. A new integer linear programming formulation for the scheduling problem in data path synthesis. In Proceedings of IEEE ICCAD 89, Santa Clara, CA, 20--23.
Nahri Moreano , Guido Araujo , Zhining Huang , Sharad Malik, Datapath merging and interconnection sharing for reconfigurable architectures, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581210]
Rau, B. 1996. Iterative modulo scheduling. Int. J. Parallel Process. 24, 1.
Rahul Razdan , Michael D. Smith, A high-performance microarchitecture with hardware-programmable functional units, Proceedings of the 27th annual international symposium on Microarchitecture, p.172-180, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192749]
C. R. Rupp , M. Landguth , T. Garverick , E. Gomersall , H. Holt , J. M. Arnold , M. Gokhale, The NAPA Adaptive Processing Architecture, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.28, April 15-17, 1998
Bill Salefski , Levent Caglar, Re-configurable computing in wireless, Proceedings of the 38th annual Design Automation Conference, p.178-183, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378459]
Michael S. Schlansker , B. Ramakrishna Rau, EPIC: Explicitly Parallel Instruction Computing, Computer, v.33 n.2, p.37-45, February 2000[doi>10.1109/2.820037]
Marlene Wan , Hui Zhang , Varghese George , Martin Benes , Arthur Abnous , Vandana Prabhu , Jan Rabaey, Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System, Journal of VLSI Signal Processing Systems, v.28 n.1/2, p.47-61, May-June 2001[doi>10.1023/A:1008159121620]
Albert Wang , Earl Killian , Dror Maydan , Chris Rowen, Hardware/software instruction set configurability for system-on-chip processors, Proceedings of the 38th annual Design Automation Conference, p.184-188, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378460]
