// Seed: 2703598526
module module_0 ();
  assign id_1 = id_1[{""{1}}];
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  wire  id_2,
    output wor   id_3
);
  module_0();
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  if (~1) begin
    assign id_1 = 1'b0;
  end else begin
    wire id_2;
    wire id_3;
  end
  module_0();
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  module_0();
endmodule
