Determining the location of the ModelSim executable...

Using: /opt/intelFPGA/21.1/questa_fse/linux_x86_64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Lab2 -c Ver2 --vector_source="/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Waveform1.vwf" --testbench_file="/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/simulation/qsim/Waveform1.vwf.vht"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Thu Feb 16 19:48:52 2023Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Lab2 -c Ver2 --vector_source=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Waveform1.vwf --testbench_file=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/simulation/qsim/Waveform1.vwf.vht
Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/simulation/qsim/" Lab2 -c Ver2

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Thu Feb 16 19:48:53 2023Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/simulation/qsim/ Lab2 -c Ver2Info (204019): Generated file Ver2_7_1200mv_85c_slow.vho in folder "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file Ver2_7_1200mv_0c_slow.vho in folder "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file Ver2_min_1200mv_0c_fast.vho in folder "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file Ver2.vho in folder "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file Ver2_7_1200mv_85c_vhd_slow.sdo in folder "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file Ver2_7_1200mv_0c_vhd_slow.sdo in folder "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file Ver2_min_1200mv_0c_vhd_fast.sdo in folder "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file Ver2_vhd.sdo in folder "/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings    Info: Peak virtual memory: 625 megabytes    Info: Processing ended: Thu Feb 16 19:48:53 2023    Info: Elapsed time: 00:00:00    Info: Total CPU time (on all processors): 00:00:00
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/simulation/qsim/Lab2.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/opt/intelFPGA/21.1/questa_fse/linux_x86_64//vsim -c -do Lab2.do

Reading pref.tcl
# 2021.2

# do Lab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:48:53 on Feb 16,2023
# vcom -work work Ver2.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity Krets_12# -- Compiling architecture structure of Krets_12
# End time: 19:48:53 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:48:53 on Feb 16,2023
# vcom -work work Waveform1.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Krets_12_vhd_vec_tst
# -- Compiling architecture Krets_12_arch of Krets_12_vhd_vec_tst
# End time: 19:48:54 on Feb 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -sdfmax "Krets_12_vhd_vec_tst/i1=Ver2_vhd.sdo" -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Krets_12_vhd_vec_tst # Start time: 19:48:54 on Feb 16,2023# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel Starter FPGA Edition-64# //  Version 2021.2 linux_x86_64 Apr 14 2021# //# //  Copyright 1991-2021 Mentor Graphics Corporation# //  All Rights Reserved.# //# //  QuestaSim and its associated documentation contain trade# //  secrets and commercial or financial information that are the property of# //  Mentor Graphics Corporation and are privileged, confidential,# //  and exempt from disclosure under the Freedom of Information Act,# //  5 U.S.C. Section 552. Furthermore, this information# //  is prohibited from disclosure under the Trade Secrets Act,# //  18 U.S.C. Section 1905.# //
# Loading std.standard# Loading std.textio(body)# Loading ieee.std_logic_1164(body)# Loading work.krets_12_vhd_vec_tst(krets_12_arch)#1# Loading ieee.vital_timing(body)# Loading ieee.vital_primitives(body)# Loading cycloneive.cycloneive_atom_pack(body)# Loading cycloneive.cycloneive_components# Loading work.krets_12(structure)#1# Loading work.hard_block(structure)#1# Loading ieee.std_logic_arith(body)# Loading cycloneive.cycloneive_io_obuf(arch)#2# Loading cycloneive.cycloneive_io_ibuf(arch)#1# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#4# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#5# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#6# Loading instances from Ver2_vhd.sdo# Loading timing data from Ver2_vhd.sdo# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.#    Time: 0 ps  Iteration: 0  Instance: /krets_12_vhd_vec_tst File: Waveform1.vwf.vht
# after#34
# End time: 19:48:54 on Feb 16,2023, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/Waveform1.vwf...

Reading /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/simulation/qsim/Lab2.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/simondar/NTNU/TFE4208-Innvevde-systemer-designprosjekt/lab2/simulation/qsim/Lab2_20230216194854.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.