$date
	Fri Nov 24 08:20:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Shift $end
$var wire 1 ! clk $end
$var wire 32 " data_in_a [31:0] $end
$var wire 32 # data_in_b [31:0] $end
$var wire 32 $ data_out [31:0] $end
$var wire 1 % reset $end
$var wire 1 & shift $end
$var reg 32 ' shift_reg [31:0] $end
$upscope $end
$scope module adder $end
$var wire 8 ( a [7:0] $end
$var wire 8 ) b [7:0] $end
$var wire 8 * y [7:0] $end
$var parameter 32 + WIDTH $end
$upscope $end
$scope module testbench $end
$var wire 32 , WriteData [31:0] $end
$var wire 1 - MemWrite $end
$var wire 32 . Adr [31:0] $end
$var reg 1 / clk $end
$var reg 1 0 reset $end
$scope module dut $end
$var wire 1 / clk $end
$var wire 1 0 reset $end
$var wire 32 1 WriteData [31:0] $end
$var wire 32 2 ReadData [31:0] $end
$var wire 1 - MemWrite $end
$var wire 32 3 Adr [31:0] $end
$scope module arm $end
$var wire 1 / clk $end
$var wire 1 0 reset $end
$var wire 32 4 WriteData [31:0] $end
$var wire 2 5 ResultSrc [1:0] $end
$var wire 1 6 RegWrite $end
$var wire 2 7 RegSrc [1:0] $end
$var wire 32 8 ReadData [31:0] $end
$var wire 1 9 PCWrite $end
$var wire 1 - MemWrite $end
$var wire 32 : Instr [31:0] $end
$var wire 2 ; ImmSrc [1:0] $end
$var wire 1 < IRWrite $end
$var wire 1 = AdrSrc $end
$var wire 32 > Adr [31:0] $end
$var wire 2 ? ALUSrcB [1:0] $end
$var wire 2 @ ALUSrcA [1:0] $end
$var wire 4 A ALUFlags [3:0] $end
$var wire 3 B ALUControl [2:0] $end
$scope module c $end
$var wire 20 C Instr [31:12] $end
$var wire 1 / clk $end
$var wire 1 0 reset $end
$var wire 2 D ResultSrc [1:0] $end
$var wire 1 6 RegWrite $end
$var wire 1 E RegW $end
$var wire 2 F RegSrc [1:0] $end
$var wire 1 9 PCWrite $end
$var wire 1 G PCS $end
$var wire 1 H NextPC $end
$var wire 1 - MemWrite $end
$var wire 1 I MemW $end
$var wire 2 J ImmSrc [1:0] $end
$var wire 1 < IRWrite $end
$var wire 2 K FlagW [1:0] $end
$var wire 1 = AdrSrc $end
$var wire 2 L ALUSrcB [1:0] $end
$var wire 2 M ALUSrcA [1:0] $end
$var wire 4 N ALUFlags [3:0] $end
$var wire 3 O ALUControl [2:0] $end
$scope module cl $end
$var wire 4 P Cond [3:0] $end
$var wire 2 Q FlagWrite [1:0] $end
$var wire 1 - MemWrite $end
$var wire 1 9 PCWrite $end
$var wire 1 6 RegWrite $end
$var wire 1 / clk $end
$var wire 1 0 reset $end
$var wire 1 E RegW $end
$var wire 1 G PCS $end
$var wire 1 H NextPC $end
$var wire 1 I MemW $end
$var wire 4 R Flags [3:0] $end
$var wire 2 S FlagW [1:0] $end
$var wire 1 T CondExDelayed $end
$var wire 1 U CondEx $end
$var wire 4 V ALUFlags [3:0] $end
$scope module cc $end
$var wire 4 W Cond [3:0] $end
$var wire 4 X Flags [3:0] $end
$var wire 1 Y ge $end
$var wire 1 Z zero $end
$var wire 1 [ overflow $end
$var wire 1 \ neg $end
$var wire 1 ] carry $end
$var reg 1 U CondEx $end
$upscope $end
$scope module condreg $end
$var wire 1 / clk $end
$var wire 1 U d $end
$var wire 1 0 reset $end
$var parameter 32 ^ WIDTH $end
$var reg 1 T q $end
$upscope $end
$scope module flagreg0 $end
$var wire 1 / clk $end
$var wire 2 _ d [1:0] $end
$var wire 1 ` en $end
$var wire 1 0 reset $end
$var parameter 32 a WIDTH $end
$var reg 2 b q [1:0] $end
$upscope $end
$scope module flagreg1 $end
$var wire 1 / clk $end
$var wire 2 c d [1:0] $end
$var wire 1 d en $end
$var wire 1 0 reset $end
$var parameter 32 e WIDTH $end
$var reg 2 f q [1:0] $end
$upscope $end
$upscope $end
$scope module dec $end
$var wire 6 g Funct [5:0] $end
$var wire 2 h ImmSrc [1:0] $end
$var wire 2 i Op [1:0] $end
$var wire 1 G PCS $end
$var wire 4 j Rd [3:0] $end
$var wire 1 / clk $end
$var wire 1 0 reset $end
$var wire 2 k ResultSrc [1:0] $end
$var wire 1 E RegW $end
$var wire 2 l RegSrc [1:0] $end
$var wire 1 H NextPC $end
$var wire 1 I MemW $end
$var wire 1 < IRWrite $end
$var wire 1 m Branch $end
$var wire 1 = AdrSrc $end
$var wire 2 n ALUSrcB [1:0] $end
$var wire 2 o ALUSrcA [1:0] $end
$var wire 1 p ALUOp $end
$var reg 3 q ALUControl [2:0] $end
$var reg 2 r FlagW [1:0] $end
$scope module fsm $end
$var wire 6 s Funct [5:0] $end
$var wire 2 t Op [1:0] $end
$var wire 1 / clk $end
$var wire 1 0 reset $end
$var wire 2 u ResultSrc [1:0] $end
$var wire 1 E RegW $end
$var wire 1 H NextPC $end
$var wire 1 I MemW $end
$var wire 1 < IRWrite $end
$var wire 1 m Branch $end
$var wire 1 = AdrSrc $end
$var wire 2 v ALUSrcB [1:0] $end
$var wire 2 w ALUSrcA [1:0] $end
$var wire 1 p ALUOp $end
$var parameter 4 x ALUWB $end
$var parameter 4 y BRANCH $end
$var parameter 4 z DECODE $end
$var parameter 4 { EXECUTEI $end
$var parameter 4 | EXECUTER $end
$var parameter 4 } FETCH $end
$var parameter 4 ~ MEMADR $end
$var parameter 4 !" MEMRD $end
$var parameter 4 "" MEMWB $end
$var parameter 4 #" MEMWR $end
$var parameter 4 $" UNKNOWN $end
$var reg 13 %" controls [12:0] $end
$var reg 4 &" nextstate [3:0] $end
$var reg 4 '" state [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module dp $end
$var wire 3 (" ALUControl [2:0] $end
$var wire 2 )" ALUSrcA [1:0] $end
$var wire 2 *" ALUSrcB [1:0] $end
$var wire 1 = AdrSrc $end
$var wire 1 < IRWrite $end
$var wire 2 +" ImmSrc [1:0] $end
$var wire 1 9 PCWrite $end
$var wire 2 ," RegSrc [1:0] $end
$var wire 1 6 RegWrite $end
$var wire 2 -" ResultSrc [1:0] $end
$var wire 1 / clk $end
$var wire 1 0 reset $end
$var wire 32 ." WriteData [31:0] $end
$var wire 32 /" SrcB [31:0] $end
$var wire 32 0" SrcA [31:0] $end
$var wire 32 1" Result [31:0] $end
$var wire 32 2" ReadData [31:0] $end
$var wire 32 3" RD2 [31:0] $end
$var wire 32 4" RD1 [31:0] $end
$var wire 4 5" RA2 [3:0] $end
$var wire 4 6" RA1 [3:0] $end
$var wire 32 7" PC [31:0] $end
$var wire 32 8" Instr [31:0] $end
$var wire 32 9" ExtImm [31:0] $end
$var wire 32 :" Data [31:0] $end
$var wire 32 ;" Adr [31:0] $end
$var wire 32 <" ALUResult [31:0] $end
$var wire 32 =" ALUOut [31:0] $end
$var wire 4 >" ALUFlags [3:0] $end
$var wire 32 ?" A [31:0] $end
$scope module adrmux $end
$var wire 1 = s $end
$var wire 32 @" y [31:0] $end
$var wire 32 A" d1 [31:0] $end
$var wire 32 B" d0 [31:0] $end
$var parameter 32 C" WIDTH $end
$upscope $end
$scope module alu $end
$var wire 3 D" ALUControl [2:0] $end
$var wire 1 E" carry $end
$var wire 1 F" overflow $end
$var wire 1 G" zero $end
$var wire 33 H" sum [32:0] $end
$var wire 1 I" negative $end
$var wire 32 J" multiplier_result [31:0] $end
$var wire 2 K" condinvb [1:0] $end
$var wire 32 L" b [31:0] $end
$var wire 32 M" a [31:0] $end
$var wire 4 N" ALUFlags [3:0] $end
$var reg 32 O" Result [31:0] $end
$scope module uut_mult $end
$var wire 16 P" A [15:0] $end
$var wire 16 Q" B [15:0] $end
$var parameter 32 R" MAX_ITERATIONS $end
$var parameter 15 S" ONE $end
$var reg 5 T" E [4:0] $end
$var reg 11 U" m1 [10:0] $end
$var reg 11 V" m2 [10:0] $end
$var reg 10 W" mantisa [9:0] $end
$var reg 16 X" result [15:0] $end
$var reg 22 Y" temp_mantisa [21:0] $end
$var integer 32 Z" i [31:0] $end
$upscope $end
$upscope $end
$scope module aluoutreg $end
$var wire 1 / clk $end
$var wire 32 [" d [31:0] $end
$var wire 1 0 reset $end
$var parameter 32 \" WIDTH $end
$var reg 32 ]" q [31:0] $end
$upscope $end
$scope module datareg $end
$var wire 1 / clk $end
$var wire 1 0 reset $end
$var wire 32 ^" d [31:0] $end
$var parameter 32 _" WIDTH $end
$var reg 32 `" q [31:0] $end
$upscope $end
$scope module ext $end
$var wire 2 a" ImmSrc [1:0] $end
$var wire 24 b" Instr [23:0] $end
$var reg 32 c" ExtImm [31:0] $end
$upscope $end
$scope module ir $end
$var wire 1 / clk $end
$var wire 1 < en $end
$var wire 1 0 reset $end
$var wire 32 d" d [31:0] $end
$var parameter 32 e" WIDTH $end
$var reg 32 f" q [31:0] $end
$upscope $end
$scope module pcreg $end
$var wire 1 / clk $end
$var wire 1 9 en $end
$var wire 1 0 reset $end
$var wire 32 g" d [31:0] $end
$var parameter 32 h" WIDTH $end
$var reg 32 i" q [31:0] $end
$upscope $end
$scope module ra1mux $end
$var wire 4 j" d0 [3:0] $end
$var wire 4 k" d1 [3:0] $end
$var wire 1 l" s $end
$var wire 4 m" y [3:0] $end
$var parameter 32 n" WIDTH $end
$upscope $end
$scope module ra2mux $end
$var wire 4 o" d0 [3:0] $end
$var wire 4 p" d1 [3:0] $end
$var wire 1 q" s $end
$var wire 4 r" y [3:0] $end
$var parameter 32 s" WIDTH $end
$upscope $end
$scope module resmux $end
$var wire 32 t" d0 [31:0] $end
$var wire 32 u" d1 [31:0] $end
$var wire 32 v" d2 [31:0] $end
$var wire 2 w" s [1:0] $end
$var wire 32 x" y [31:0] $end
$var parameter 32 y" WIDTH $end
$upscope $end
$scope module rf $end
$var wire 1 / clk $end
$var wire 32 z" r15 [31:0] $end
$var wire 4 {" ra1 [3:0] $end
$var wire 4 |" ra2 [3:0] $end
$var wire 4 }" wa3 [3:0] $end
$var wire 32 ~" wd3 [31:0] $end
$var wire 1 6 we3 $end
$var wire 32 !# rd2 [31:0] $end
$var wire 32 "# rd1 [31:0] $end
$upscope $end
$scope module srcamux $end
$var wire 32 ## d1 [31:0] $end
$var wire 32 $# d2 [31:0] $end
$var wire 2 %# s [1:0] $end
$var wire 32 &# y [31:0] $end
$var wire 32 '# d0 [31:0] $end
$var parameter 32 (# WIDTH $end
$upscope $end
$scope module srcareg $end
$var wire 1 / clk $end
$var wire 32 )# d [31:0] $end
$var wire 1 0 reset $end
$var parameter 32 *# WIDTH $end
$var reg 32 +# q [31:0] $end
$upscope $end
$scope module srcbmux $end
$var wire 32 ,# d1 [31:0] $end
$var wire 32 -# d2 [31:0] $end
$var wire 2 .# s [1:0] $end
$var wire 32 /# y [31:0] $end
$var wire 32 0# d0 [31:0] $end
$var parameter 32 1# WIDTH $end
$upscope $end
$scope module wdreg $end
$var wire 1 / clk $end
$var wire 32 2# d [31:0] $end
$var wire 1 0 reset $end
$var parameter 32 3# WIDTH $end
$var reg 32 4# q [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 32 5# a [31:0] $end
$var wire 1 / clk $end
$var wire 32 6# rd [31:0] $end
$var wire 32 7# wd [31:0] $end
$var wire 1 - we $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 3#
b100000 1#
b100000 *#
b100000 (#
b100000 y"
b100 s"
b100 n"
b100000 h"
b100000 e"
b100000 _"
b100000 \"
b11110000000000 S"
b10110 R"
b100000 C"
b1010 $"
b101 #"
b100 ""
b11 !"
b10 ~
b0 }
b110 |
b111 {
b1 z
b1001 y
b1000 x
b10 e
b10 a
b1 ^
b1000 +
$end
#0
$dumpvars
b0 7#
b11100000010011110000000000001111 6#
b0 5#
b0 4#
bx 2#
b0 0#
b100 /#
b10 .#
b100 -#
b0 ,#
b0 +#
bx )#
b0 '#
b0 &#
b1 %#
b0 $#
b0 ##
bx "#
bx !#
b100 ~"
b0 }"
b0 |"
b0 {"
b100 z"
b100 x"
b10 w"
b100 v"
b0 u"
b0 t"
b0 r"
0q"
b0 p"
b0 o"
b0 m"
0l"
b1111 k"
b0 j"
b0 i"
b100 g"
b0 f"
b11100000010011110000000000001111 d"
b0 c"
b0 b"
b0 a"
b0 `"
b11100000010011110000000000001111 ^"
b0 ]"
b100 ["
bx Z"
bx Y"
b0 X"
bx W"
bx V"
bx U"
bx T"
b100 Q"
b0 P"
b100 O"
b0 N"
b0 M"
b100 L"
b0 K"
bz0000000000000000 J"
0I"
b0 H"
0G"
0F"
0E"
b0 D"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b100 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
bx 4"
bx 3"
b11100000010011110000000000001111 2"
b100 1"
b0 0"
b100 /"
b0 ."
b10 -"
b0 ,"
b0 +"
b10 *"
b1 )"
b0 ("
b0 '"
b1 &"
b1000101001100 %"
b1 w
b10 v
b10 u
b0 t
b0 s
b0 r
b0 q
0p
b1 o
b10 n
0m
b0 l
b10 k
b0 j
b0 i
b0 h
b0 g
b0 f
0d
b0 c
b0 b
0`
b0 _
0]
0\
0[
0Z
1Y
b0 X
b0 W
b0 V
0U
0T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b1 M
b10 L
b0 K
b0 J
0I
1H
0G
b0 F
0E
b10 D
b0 C
b0 B
b0 A
b1 @
b10 ?
b0 >
0=
1<
b0 ;
b0 :
19
b11100000010011110000000000001111 8
b0 7
06
b10 5
b0 4
b0 3
b11100000010011110000000000001111 2
b0 1
10
1/
b0 .
0-
b0 ,
bx *
bz )
bz (
bx '
z&
z%
bx $
bz #
bz "
z!
$end
#5
0/
#10
1/
#15
0/
#20
1/
#22
00
#25
0/
#30
b1000 1"
b1000 g"
b1000 x"
b1000 z"
b1000 ~"
b1000 3"
b1000 !#
b1000 2#
b1000 4"
b1000 "#
b1000 )#
1U
b100 P"
b1000 <"
b1000 O"
b1000 ["
b1000 v"
09
b1111 9"
b1111 c"
b1111 ,#
b1111 5"
b1111 r"
b1111 |"
b1111 6"
b1111 m"
b1111 {"
b100 g
b100 s
b1110 P
b1110 W
b100 H"
b100 0"
b100 M"
b100 &#
b11100010100000000010000000000101 2
b11100010100000000010000000000101 8
b11100010100000000010000000000101 2"
b11100010100000000010000000000101 ^"
b11100010100000000010000000000101 d"
b11100010100000000010000000000101 6#
0H
0<
b10011110000000000001111 b"
b1111 o"
b1111 j"
b11100000010011110000 C
b100 .
b100 3
b100 >
b100 ;"
b100 @"
b100 5#
b1001100 %"
b110 &"
b100 ="
b100 A"
b100 ]"
b100 t"
b100 $#
bx ,
bx 1
bx 4
bx ."
bx 0#
bx 4#
bx 7#
bx ?"
bx '#
bx +#
b11100000010011110000000000001111 :"
b11100000010011110000000000001111 `"
b11100000010011110000000000001111 u"
b11100000010011110000000000001111 :
b11100000010011110000000000001111 8"
b11100000010011110000000000001111 f"
b100 7"
b100 B"
b100 i"
b100 ##
b1 '"
1/
#35
0/
#40
b1000 P"
b0 c
b1000 H"
b1000 0"
b1000 M"
b1000 &#
b1000 Q"
b0 A
b0 N
b0 V
b0 >"
b0 N"
0G"
b1000 /"
b1000 L"
b1000 /#
b1000 <"
b1000 O"
b1000 ["
b1000 v"
b10 B
b10 O
b10 q
b10 ("
b10 D"
b0 5
b0 D
b0 k
b0 u
b0 -"
b0 w"
b0 @
b0 M
b0 o
b0 w
b0 )"
b0 %#
b0 ?
b0 L
b0 n
b0 v
b0 *"
b0 .#
1p
b1 %"
b1000 &"
b110 '"
1T
b11100010100000000010000000000101 :"
b11100010100000000010000000000101 `"
b11100010100000000010000000000101 u"
b1000 ?"
b1000 '#
b1000 +#
b1000 ,
b1000 1
b1000 4
b1000 ."
b1000 0#
b1000 4#
b1000 7#
b1000 ="
b1000 A"
b1000 ]"
b1000 t"
b1000 $#
1/
#45
0/
#50
b10000 <"
b10000 O"
b10000 ["
b10000 v"
16
b0 B
b0 O
b0 q
b0 ("
b0 D"
1E
0p
b1000000000 %"
b0 &"
b1000 '"
1/
#55
0/
#60
b100 P"
b100 H"
b100 0"
b100 M"
b100 &#
b100 Q"
b1000 <"
b1000 O"
b1000 ["
b1000 v"
b100 /"
b100 L"
b100 /#
19
06
b1000 4"
b1000 "#
b1000 )#
b1000 3"
b1000 !#
b1000 2#
1H
0E
1<
b10 5
b10 D
b10 k
b10 u
b10 -"
b10 w"
b1 @
b1 M
b1 o
b1 w
b1 )"
b1 %#
b10 ?
b10 L
b10 n
b10 v
b10 *"
b10 .#
b1000 1"
b1000 g"
b1000 x"
b1000 z"
b1000 ~"
b1000101001100 %"
b1 &"
b0 '"
b10000 ="
b10000 A"
b10000 ]"
b10000 t"
b10000 $#
1/
#65
0/
#70
b1100 1"
b1100 g"
b1100 x"
b1100 z"
b1100 ~"
bx 3"
bx !#
bx 2#
b1000 P"
b1100 <"
b1100 O"
b1100 ["
b1100 v"
09
b101 9"
b101 c"
b101 ,#
b101 5"
b101 r"
b101 |"
b0 6"
b0 m"
b0 {"
b101000 g
b101000 s
b10 j
b1000 H"
b1000 0"
b1000 M"
b1000 &#
b11100010100000000011000000001100 2
b11100010100000000011000000001100 8
b11100010100000000011000000001100 2"
b11100010100000000011000000001100 ^"
b11100010100000000011000000001100 d"
b11100010100000000011000000001100 6#
0H
0<
b100000000010000000000101 b"
b10 }"
b10 p"
b101 o"
b0 j"
b11100010100000000010 C
b1000 .
b1000 3
b1000 >
b1000 ;"
b1000 @"
b1000 5#
b1001100 %"
b111 &"
b1000 ="
b1000 A"
b1000 ]"
b1000 t"
b1000 $#
b11100010100000000010000000000101 :
b11100010100000000010000000000101 8"
b11100010100000000010000000000101 f"
b1000 7"
b1000 B"
b1000 i"
b1000 ##
b1 '"
1/
#75
0/
#80
b1001 H"
b1 K"
b101 Q"
b1101 <"
b1101 O"
b1101 ["
b1101 v"
b101 /"
b101 L"
b101 /#
b0 5
b0 D
b0 k
b0 u
b0 -"
b0 w"
b0 @
b0 M
b0 o
b0 w
b0 )"
b0 %#
b1 ?
b1 L
b1 n
b1 v
b1 *"
b1 .#
1p
b11 %"
b1000 &"
b111 '"
b11100010100000000011000000001100 :"
b11100010100000000011000000001100 `"
b11100010100000000011000000001100 u"
bx ,
bx 1
bx 4
bx ."
bx 0#
bx 4#
bx 7#
b1100 ="
b1100 A"
b1100 ]"
b1100 t"
b1100 $#
1/
#85
0/
#90
bx _
xF"
xE"
bx H"
bx K"
xI"
bx c
bx Q"
bx A
bx N
bx V
bx >"
bx N"
xG"
bx <"
bx O"
bx ["
bx v"
bx /"
bx L"
bx /#
16
b1101 1"
b1101 g"
b1101 x"
b1101 z"
b1101 ~"
1E
b0 ?
b0 L
b0 n
b0 v
b0 *"
b0 .#
0p
b1000000000 %"
b0 &"
b1101 ="
b1101 A"
b1101 ]"
b1101 t"
b1101 $#
b1000 '"
1/
#95
0/
#100
b0 _
0F"
0E"
b1000 H"
b0 K"
0I"
b0 c
b100 Q"
b0 A
b0 N
b0 V
b0 >"
b0 N"
0G"
b1100 <"
b1100 O"
b1100 ["
b1100 v"
b100 /"
b100 L"
b100 /#
19
06
1H
0E
1<
b10 5
b10 D
b10 k
b10 u
b10 -"
b10 w"
b1 @
b1 M
b1 o
b1 w
b1 )"
b1 %#
b10 ?
b10 L
b10 n
b10 v
b10 *"
b10 .#
b1100 1"
b1100 g"
b1100 x"
b1100 z"
b1100 ~"
b1000101001100 %"
b1 &"
b0 '"
bx ="
bx A"
bx ]"
bx t"
bx $#
1/
#105
0/
#110
b10000 1"
b10000 g"
b10000 x"
b10000 z"
b10000 ~"
b1100 P"
b10000 <"
b10000 O"
b10000 ["
b10000 v"
09
b1100 9"
b1100 c"
b1100 ,#
b1100 5"
b1100 r"
b1100 |"
b11 j
b1100 H"
b1100 0"
b1100 M"
b1100 &#
b11100010010000110111000000001001 2
b11100010010000110111000000001001 8
b11100010010000110111000000001001 2"
b11100010010000110111000000001001 ^"
b11100010010000110111000000001001 d"
b11100010010000110111000000001001 6#
0H
0<
b100000000011000000001100 b"
b11 }"
b11 p"
b1100 o"
b11100010100000000011 C
b1100 .
b1100 3
b1100 >
b1100 ;"
b1100 @"
b1100 5#
b1001100 %"
b111 &"
b1100 ="
b1100 A"
b1100 ]"
b1100 t"
b1100 $#
b11100010100000000011000000001100 :
b11100010100000000011000000001100 8"
b11100010100000000011000000001100 f"
b1100 7"
b1100 B"
b1100 i"
b1100 ##
b1 '"
1/
#115
0/
#120
b1000 P"
b1000 H"
b1000 0"
b1000 M"
b1000 &#
b1100 Q"
b10100 <"
b10100 O"
b10100 ["
b10100 v"
b1100 /"
b1100 L"
b1100 /#
b0 5
b0 D
b0 k
b0 u
b0 -"
b0 w"
b0 @
b0 M
b0 o
b0 w
b0 )"
b0 %#
b1 ?
b1 L
b1 n
b1 v
b1 *"
b1 .#
1p
b11 %"
b1000 &"
b111 '"
b11100010010000110111000000001001 :"
b11100010010000110111000000001001 `"
b11100010010000110111000000001001 u"
b10000 ="
b10000 A"
b10000 ]"
b10000 t"
b10000 $#
1/
#125
0/
#130
bx _
xF"
xE"
bx H"
bx K"
xI"
bx c
bx Q"
bx A
bx N
bx V
bx >"
bx N"
xG"
bx <"
bx O"
bx ["
bx v"
bx /"
bx L"
bx /#
16
b10100 1"
b10100 g"
b10100 x"
b10100 z"
b10100 ~"
1E
b0 ?
b0 L
b0 n
b0 v
b0 *"
b0 .#
0p
b1000000000 %"
b0 &"
b10100 ="
b10100 A"
b10100 ]"
b10100 t"
b10100 $#
b1000 '"
1/
#135
0/
#140
b0 _
0F"
0E"
b1100 P"
b1100 H"
b0 K"
0I"
b0 c
b1100 0"
b1100 M"
b1100 &#
b100 Q"
b0 A
b0 N
b0 V
b0 >"
b0 N"
0G"
b10000 <"
b10000 O"
b10000 ["
b10000 v"
b100 /"
b100 L"
b100 /#
19
06
1H
0E
1<
b10 5
b10 D
b10 k
b10 u
b10 -"
b10 w"
b1 @
b1 M
b1 o
b1 w
b1 )"
b1 %#
b10 ?
b10 L
b10 n
b10 v
b10 *"
b10 .#
b10000 1"
b10000 g"
b10000 x"
b10000 z"
b10000 ~"
b1000101001100 %"
b1 &"
b0 '"
bx ="
bx A"
bx ]"
bx t"
bx $#
1/
#145
0/
#150
b10100 1"
b10100 g"
b10100 x"
b10100 z"
b10100 ~"
b10100 4"
b10100 "#
b10100 )#
b10000 P"
b10100 <"
b10100 O"
b10100 ["
b10100 v"
09
b1001 9"
b1001 c"
b1001 ,#
b1001 5"
b1001 r"
b1001 |"
b11 6"
b11 m"
b11 {"
b100100 g
b100100 s
b111 j
b10000 H"
b10000 0"
b10000 M"
b10000 &#
b11100001100001110100000000000010 2
b11100001100001110100000000000010 8
b11100001100001110100000000000010 2"
b11100001100001110100000000000010 ^"
b11100001100001110100000000000010 d"
b11100001100001110100000000000010 6#
0H
0<
b10000110111000000001001 b"
b111 }"
b111 p"
b1001 o"
b11 j"
b11100010010000110111 C
b10000 .
b10000 3
b10000 >
b10000 ;"
b10000 @"
b10000 5#
b1001100 %"
b111 &"
b10000 ="
b10000 A"
b10000 ]"
b10000 t"
b10000 $#
b11100010010000110111000000001001 :
b11100010010000110111000000001001 8"
b11100010010000110111000000001001 f"
b10000 7"
b10000 B"
b10000 i"
b10000 ##
b1 '"
1/
#155
0/
#160
b10100 P"
b1 K"
b10101 H"
b10100 0"
b10100 M"
b10100 &#
b1001 Q"
b1 c
b1001 /"
b1001 L"
b1001 /#
b100 A
b100 N
b100 V
b100 >"
b100 N"
1G"
b0 <"
b0 O"
b0 ["
b0 v"
b10 B
b10 O
b10 q
b10 ("
b10 D"
b0 5
b0 D
b0 k
b0 u
b0 -"
b0 w"
b0 @
b0 M
b0 o
b0 w
b0 )"
b0 %#
b1 ?
b1 L
b1 n
b1 v
b1 *"
b1 .#
1p
b11 %"
b1000 &"
b111 '"
b11100001100001110100000000000010 :"
b11100001100001110100000000000010 `"
b11100001100001110100000000000010 u"
b10100 ?"
b10100 '#
b10100 +#
b10100 ="
b10100 A"
b10100 ]"
b10100 t"
b10100 $#
1/
#165
0/
#170
bx _
xF"
xE"
bx H"
bx K"
xI"
bx Q"
bx /"
bx L"
bx /#
bx c
bx A
bx N
bx V
bx >"
bx N"
xG"
bx <"
bx O"
bx ["
bx v"
16
b0 B
b0 O
b0 q
b0 ("
b0 D"
b0 1"
b0 g"
b0 x"
b0 z"
b0 ~"
1E
b0 ?
b0 L
b0 n
b0 v
b0 *"
b0 .#
0p
b1000000000 %"
b0 &"
b0 ="
b0 A"
b0 ]"
b0 t"
b0 $#
b1000 '"
1/
#175
0/
#180
b0 _
0F"
0E"
b10000 P"
b10000 H"
b0 K"
0I"
b0 c
b10000 0"
b10000 M"
b10000 &#
b100 Q"
b0 A
b0 N
b0 V
b0 >"
b0 N"
0G"
b10100 <"
b10100 O"
b10100 ["
b10100 v"
b100 /"
b100 L"
b100 /#
19
06
1H
0E
1<
b10 5
b10 D
b10 k
b10 u
b10 -"
b10 w"
b1 @
b1 M
b1 o
b1 w
b1 )"
b1 %#
b10 ?
b10 L
b10 n
b10 v
b10 *"
b10 .#
b10100 1"
b10100 g"
b10100 x"
b10100 z"
b10100 ~"
b1000101001100 %"
b1 &"
b0 '"
bx ="
bx A"
bx ]"
bx t"
bx $#
1/
#185
0/
#190
b11000 1"
b11000 g"
b11000 x"
b11000 z"
b11000 ~"
b1101 3"
b1101 !#
b1101 2#
b0 4"
b0 "#
b0 )#
b10100 P"
b11000 <"
b11000 O"
b11000 ["
b11000 v"
09
b10 9"
b10 c"
b10 ,#
b10 5"
b10 r"
b10 |"
b111 6"
b111 m"
b111 {"
b11000 g
b11000 s
b100 j
b10100 H"
b10100 0"
b10100 M"
b10100 &#
b11100000000000110101000000000100 2
b11100000000000110101000000000100 8
b11100000000000110101000000000100 2"
b11100000000000110101000000000100 ^"
b11100000000000110101000000000100 d"
b11100000000000110101000000000100 6#
0H
0<
b100001110100000000000010 b"
b100 }"
b100 p"
b10 o"
b111 j"
b11100001100001110100 C
b10100 .
b10100 3
b10100 >
b10100 ;"
b10100 @"
b10100 5#
b1001100 %"
b110 &"
b10100 ="
b10100 A"
b10100 ]"
b10100 t"
b10100 $#
b11100001100001110100000000000010 :
b11100001100001110100000000000010 8"
b11100001100001110100000000000010 f"
b10100 7"
b10100 B"
b10100 i"
b10100 ##
b1 '"
1/
#195
0/
#200
bx _
xF"
b0 P"
bx K"
xE"
b0 0"
b0 M"
b0 &#
b1101 Q"
xI"
bx c
b1101 /"
b1101 L"
b1101 /#
bx A
bx N
bx V
bx >"
bx N"
xG"
bx <"
bx O"
bx ["
bx v"
bx H"
bx B
bx O
bx q
bx ("
bx D"
b0 5
b0 D
b0 k
b0 u
b0 -"
b0 w"
b0 @
b0 M
b0 o
b0 w
b0 )"
b0 %#
b0 ?
b0 L
b0 n
b0 v
b0 *"
b0 .#
1p
b1 %"
b1000 &"
b110 '"
b11100000000000110101000000000100 :"
b11100000000000110101000000000100 `"
b11100000000000110101000000000100 u"
b0 ?"
b0 '#
b0 +#
b1101 ,
b1101 1
b1101 4
b1101 ."
b1101 0#
b1101 4#
b1101 7#
b11000 ="
b11000 A"
b11000 ]"
b11000 t"
b11000 $#
1/
#205
0/
#210
b0 _
0F"
0E"
b1 H"
b1 K"
0I"
b0 c
b0 A
b0 N
b0 V
b0 >"
b0 N"
0G"
b1101 <"
b1101 O"
b1101 ["
b1101 v"
16
b0 B
b0 O
b0 q
b0 ("
b0 D"
bx 1"
bx g"
bx x"
bx z"
bx ~"
1E
0p
b1000000000 %"
b0 &"
bx ="
bx A"
bx ]"
bx t"
bx $#
b1000 '"
1/
#215
0/
#220
b10100 P"
b0 K"
b10100 H"
b10100 0"
b10100 M"
b10100 &#
b100 Q"
b11000 <"
b11000 O"
b11000 ["
b11000 v"
b100 /"
b100 L"
b100 /#
19
06
1H
0E
1<
b10 5
b10 D
b10 k
b10 u
b10 -"
b10 w"
b1 @
b1 M
b1 o
b1 w
b1 )"
b1 %#
b10 ?
b10 L
b10 n
b10 v
b10 *"
b10 .#
b11000 1"
b11000 g"
b11000 x"
b11000 z"
b11000 ~"
b1000101001100 %"
b1 &"
b0 '"
b1101 ="
b1101 A"
b1101 ]"
b1101 t"
b1101 $#
1/
#225
0/
#230
b11100 1"
b11100 g"
b11100 x"
b11100 z"
b11100 ~"
bx 3"
bx !#
bx 2#
b10100 4"
b10100 "#
b10100 )#
b11000 P"
b11100 <"
b11100 O"
b11100 ["
b11100 v"
09
b100 9"
b100 c"
b100 ,#
b100 5"
b100 r"
b100 |"
b11 6"
b11 m"
b11 {"
b0 g
b0 s
b101 j
b11000 H"
b11000 0"
b11000 M"
b11000 &#
b11100000100001010101000000000100 2
b11100000100001010101000000000100 8
b11100000100001010101000000000100 2"
b11100000100001010101000000000100 ^"
b11100000100001010101000000000100 d"
b11100000100001010101000000000100 6#
0H
0<
b110101000000000100 b"
b101 }"
b101 p"
b100 o"
b11 j"
b11100000000000110101 C
b11000 .
b11000 3
b11000 >
b11000 ;"
b11000 @"
b11000 5#
b1001100 %"
b110 &"
b11000 ="
b11000 A"
b11000 ]"
b11000 t"
b11000 $#
b11100000000000110101000000000100 :
b11100000000000110101000000000100 8"
b11100000000000110101000000000100 f"
b11000 7"
b11000 B"
b11000 i"
b11000 ##
b1 '"
1/
#235
0/
#240
bx0 c
b10100 P"
bx000 A
bx000 N
bx000 V
bx000 >"
bx000 N"
xI"
bx K"
b10100 0"
b10100 M"
b10100 &#
bx Q"
bx1x1xx <"
bx1x1xx O"
bx1x1xx ["
bx1x1xx v"
bx /"
bx L"
bx /#
bx H"
b11 B
b11 O
b11 q
b11 ("
b11 D"
b0 5
b0 D
b0 k
b0 u
b0 -"
b0 w"
b0 @
b0 M
b0 o
b0 w
b0 )"
b0 %#
b0 ?
b0 L
b0 n
b0 v
b0 *"
b0 .#
1p
b1 %"
b1000 &"
b110 '"
b11100000100001010101000000000100 :"
b11100000100001010101000000000100 `"
b11100000100001010101000000000100 u"
b10100 ?"
b10100 '#
b10100 +#
bx ,
bx 1
bx 4
bx ."
bx 0#
bx 4#
bx 7#
b11100 ="
b11100 A"
b11100 ]"
b11100 t"
b11100 $#
1/
#245
0/
#250
bx _
xF"
xE"
bx c
bx A
bx N
bx V
bx >"
bx N"
xG"
bx <"
bx O"
bx ["
bx v"
16
b0 B
b0 O
b0 q
b0 ("
b0 D"
bx1x1xx 1"
bx1x1xx g"
bx1x1xx x"
bx1x1xx z"
bx1x1xx ~"
1E
0p
b1000000000 %"
b0 &"
bx1x1xx ="
bx1x1xx A"
bx1x1xx ]"
bx1x1xx t"
bx1x1xx $#
b1000 '"
1/
#255
0/
#260
b0 _
0F"
0E"
b11000 P"
b11000 H"
b0 K"
0I"
b0 c
b11000 0"
b11000 M"
b11000 &#
b100 Q"
b0 A
b0 N
b0 V
b0 >"
b0 N"
0G"
b11100 <"
b11100 O"
b11100 ["
b11100 v"
b100 /"
b100 L"
b100 /#
19
06
1H
0E
1<
b10 5
b10 D
b10 k
b10 u
b10 -"
b10 w"
b1 @
b1 M
b1 o
b1 w
b1 )"
b1 %#
b10 ?
b10 L
b10 n
b10 v
b10 *"
b10 .#
b11100 1"
b11100 g"
b11100 x"
b11100 z"
b11100 ~"
b1000101001100 %"
b1 &"
b0 '"
bx ="
bx A"
bx ]"
bx t"
bx $#
1/
#265
0/
#270
b100000 1"
b100000 g"
b100000 x"
b100000 z"
b100000 ~"
bx1x1xx 4"
bx1x1xx "#
bx1x1xx )#
b11100 P"
b100000 <"
b100000 O"
b100000 ["
b100000 v"
09
b101 6"
b101 m"
b101 {"
b1000 g
b1000 s
b11100 H"
b11100 0"
b11100 M"
b11100 &#
b11100000010101011000000000000111 2
b11100000010101011000000000000111 8
b11100000010101011000000000000111 2"
b11100000010101011000000000000111 ^"
b11100000010101011000000000000111 d"
b11100000010101011000000000000111 6#
0H
0<
b100001010101000000000100 b"
b101 j"
b11100000100001010101 C
b11100 .
b11100 3
b11100 >
b11100 ;"
b11100 @"
b11100 5#
b1001100 %"
b110 &"
b11100 ="
b11100 A"
b11100 ]"
b11100 t"
b11100 $#
b11100000100001010101000000000100 :
b11100000100001010101000000000100 8"
b11100000100001010101000000000100 f"
b11100 7"
b11100 B"
b11100 i"
b11100 ##
b1 '"
1/
#275
0/
#280
bx _
xF"
bzxxxxxxxxxxxxxxxx J"
bx X"
b1xxxxxxxxxx V"
b1xxxxx1x1xx U"
xE"
bx1x1xx P"
bx K"
xI"
bx c
bx H"
bx1x1xx 0"
bx1x1xx M"
bx1x1xx &#
bx Q"
bx A
bx N
bx V
bx >"
bx N"
xG"
bx <"
bx O"
bx ["
bx v"
bx /"
bx L"
bx /#
b0 5
b0 D
b0 k
b0 u
b0 -"
b0 w"
b0 @
b0 M
b0 o
b0 w
b0 )"
b0 %#
b0 ?
b0 L
b0 n
b0 v
b0 *"
b0 .#
1p
b1 %"
b1000 &"
b110 '"
b11100000010101011000000000000111 :"
b11100000010101011000000000000111 `"
b11100000010101011000000000000111 u"
bx1x1xx ?"
bx1x1xx '#
bx1x1xx +#
b100000 ="
b100000 A"
b100000 ]"
b100000 t"
b100000 $#
1/
#285
0/
#290
16
bx 1"
bx g"
bx x"
bx z"
bx ~"
1E
0p
b1000000000 %"
b0 &"
bx ="
bx A"
bx ]"
bx t"
bx $#
b1000 '"
1/
#295
0/
#300
b0 _
0F"
0E"
0I"
b0 c
b100000 1"
b100000 g"
b100000 x"
b100000 z"
b100000 ~"
b11100 P"
b0 A
b0 N
b0 V
b0 >"
b0 N"
0G"
b100000 <"
b100000 O"
b100000 ["
b100000 v"
bz0000000000000000 J"
b0 X"
b11100 H"
b0 K"
b11100 0"
b11100 M"
b11100 &#
b100 Q"
b100 /"
b100 L"
b100 /#
19
06
1H
0E
1<
b10 5
b10 D
b10 k
b10 u
b10 -"
b10 w"
b1 @
b1 M
b1 o
b1 w
b1 )"
b1 %#
b10 ?
b10 L
b10 n
b10 v
b10 *"
b10 .#
b1000101001100 %"
b1 &"
bx 4"
bx "#
bx )#
b0 '"
1/
#305
0/
#310
b100100 1"
b100100 g"
b100100 x"
b100100 z"
b100100 ~"
b0 3"
b0 !#
b0 2#
b100000 P"
b100100 <"
b100100 O"
b100100 ["
b100100 v"
09
b111 9"
b111 c"
b111 ,#
b111 5"
b111 r"
b111 |"
b101 g
b101 s
b1000 j
b100000 H"
b100000 0"
b100000 M"
b100000 &#
b1010000000000000000000001100 2
b1010000000000000000000001100 8
b1010000000000000000000001100 2"
b1010000000000000000000001100 ^"
b1010000000000000000000001100 d"
b1010000000000000000000001100 6#
0H
0<
b10101011000000000000111 b"
b1000 }"
b1000 p"
b111 o"
b11100000010101011000 C
b100000 .
b100000 3
b100000 >
b100000 ;"
b100000 @"
b100000 5#
b1001100 %"
b110 &"
b100000 ="
b100000 A"
b100000 ]"
b100000 t"
b100000 $#
bx ?"
bx '#
bx +#
b11100000010101011000000000000111 :
b11100000010101011000000000000111 8"
b11100000010101011000000000000111 f"
b100000 7"
b100000 B"
b100000 i"
b100000 ##
b1 '"
1/
#315
0/
#320
bx P"
bx H"
bx 0"
bx M"
bx &#
b0 Q"
1d
b1 c
b0 /"
b0 L"
b0 /#
b10 Q
b100 A
b100 N
b100 V
b100 >"
b100 N"
1G"
b0 <"
b0 O"
b0 ["
b0 v"
b10 K
b10 S
b10 r
b10 B
b10 O
b10 q
b10 ("
b10 D"
b0 5
b0 D
b0 k
b0 u
b0 -"
b0 w"
b0 @
b0 M
b0 o
b0 w
b0 )"
b0 %#
b0 ?
b0 L
b0 n
b0 v
b0 *"
b0 .#
1p
b1 %"
b1000 &"
b110 '"
b1010000000000000000000001100 :"
b1010000000000000000000001100 `"
b1010000000000000000000001100 u"
b0 ,
b0 1
b0 4
b0 ."
b0 0#
b0 4#
b0 7#
b100100 ="
b100100 A"
b100100 ]"
b100100 t"
b100100 $#
1/
#325
0/
#330
bx _
xF"
xE"
0d
xI"
bx c
b0 Q
bx A
bx N
bx V
bx >"
bx N"
xG"
bx <"
bx O"
bx ["
bx v"
16
b0 K
b0 S
b0 r
b0 B
b0 O
b0 q
b0 ("
b0 D"
b0 1"
b0 g"
b0 x"
b0 z"
b0 ~"
1E
0p
1Z
b1000000000 %"
b0 &"
b0 ="
b0 A"
b0 ]"
b0 t"
b0 $#
b100 R
b100 X
b1 f
b1000 '"
1/
#335
0/
#340
b0 _
0F"
0E"
0I"
b0 c
b100000 P"
b0 A
b0 N
b0 V
b0 >"
b0 N"
0G"
b100100 <"
b100100 O"
b100100 ["
b100100 v"
b100000 H"
b100000 0"
b100000 M"
b100000 &#
b100 Q"
b100 /"
b100 L"
b100 /#
19
06
1H
0E
1<
b10 5
b10 D
b10 k
b10 u
b10 -"
b10 w"
b1 @
b1 M
b1 o
b1 w
b1 )"
b1 %#
b10 ?
b10 L
b10 n
b10 v
b10 *"
b10 .#
b100100 1"
b100100 g"
b100100 x"
b100100 z"
b100100 ~"
b1000101001100 %"
b1 &"
b0 '"
bx ="
bx A"
bx ]"
bx t"
bx $#
1/
#345
0/
#350
b101000 1"
b101000 g"
b101000 x"
b101000 z"
b101000 ~"
bx 3"
bx !#
bx 2#
b101000 4"
b101000 "#
b101000 )#
1l"
b100100 P"
b101000 <"
b101000 O"
b101000 ["
b101000 v"
09
b110000 9"
b110000 c"
b110000 ,#
b1100 5"
b1100 r"
b1100 |"
b1111 6"
b1111 m"
b1111 {"
b10 ;
b10 J
b10 h
b10 +"
b10 a"
b1 7
b1 F
b1 l
b1 ,"
b10 i
b10 t
b100000 g
b100000 s
b0 j
b0 P
b0 W
b100100 H"
b100100 0"
b100100 M"
b100100 &#
b11100000010100111000000000000100 2
b11100000010100111000000000000100 8
b11100000010100111000000000000100 2"
b11100000010100111000000000000100 ^"
b11100000010100111000000000000100 d"
b11100000010100111000000000000100 6#
0H
0<
b1100 b"
b0 }"
b0 p"
b1100 o"
b0 j"
b1010000000000000 C
b100100 .
b100100 3
b100100 >
b100100 ;"
b100100 @"
b100100 5#
b1001100 %"
b1001 &"
b100100 ="
b100100 A"
b100100 ]"
b100100 t"
b100100 $#
b1010000000000000000000001100 :
b1010000000000000000000001100 8"
b1010000000000000000000001100 f"
b100100 7"
b100100 B"
b100100 i"
b100100 ##
b1 '"
1/
#355
0/
#360
b1011000 4"
b1011000 "#
b1011000 )#
b1011000 1"
b1011000 g"
b1011000 x"
b1011000 z"
b1011000 ~"
19
b101000 P"
b110000 Q"
b1011000 <"
b1011000 O"
b1011000 ["
b1011000 v"
b101000 H"
b101000 0"
b101000 M"
b101000 &#
b110000 /"
b110000 L"
b110000 /#
1G
1m
b10 @
b10 M
b10 o
b10 w
b10 )"
b10 %#
b1 ?
b1 L
b1 n
b1 v
b1 *"
b1 .#
b100001010010 %"
b0 &"
b1001 '"
b11100000010100111000000000000100 :"
b11100000010100111000000000000100 `"
b11100000010100111000000000000100 u"
b101000 ?"
b101000 '#
b101000 +#
bx ,
bx 1
bx 4
bx ."
bx 0#
bx 4#
bx 7#
b101000 ="
b101000 A"
b101000 ]"
b101000 t"
b101000 $#
1/
#365
0/
#370
b100 Q"
b1011100 4"
b1011100 "#
b1011100 )#
b100 /"
b100 L"
b100 /#
b1011100 1"
b1011100 g"
b1011100 x"
b1011100 z"
b1011100 ~"
0G
b1011000 P"
b1011100 <"
b1011100 O"
b1011100 ["
b1011100 v"
b11100101100000000010000001100100 2
b11100101100000000010000001100100 8
b11100101100000000010000001100100 2"
b11100101100000000010000001100100 ^"
b11100101100000000010000001100100 d"
b11100101100000000010000001100100 6#
1H
0m
1<
b1 @
b1 M
b1 o
b1 w
b1 )"
b1 %#
b10 ?
b10 L
b10 n
b10 v
b10 *"
b10 .#
b1011000 H"
b1011000 0"
b1011000 M"
b1011000 &#
b1011000 .
b1011000 3
b1011000 >
b1011000 ;"
b1011000 @"
b1011000 5#
b1000101001100 %"
b1 &"
b1011000 ="
b1011000 A"
b1011000 ]"
b1011000 t"
b1011000 $#
b1011000 ?"
b1011000 '#
b1011000 +#
b1011000 7"
b1011000 B"
b1011000 i"
b1011000 ##
b0 '"
1/
#375
0/
#380
b1000 4"
b1000 "#
b1000 )#
b1101 3"
b1101 !#
b1101 2#
b1100000 1"
b1100000 g"
b1100000 x"
b1100000 z"
b1100000 ~"
b0 6"
b0 m"
b0 {"
09
b1011100 P"
b1100000 <"
b1100000 O"
b1100000 ["
b1100000 v"
0l"
1q"
0H
0<
b1011100 H"
b1011100 0"
b1011100 M"
b1011100 &#
bx 2
bx 8
bx 2"
bx ^"
bx d"
bx 6#
b1100100 9"
b1100100 c"
b1100100 ,#
b10 5"
b10 r"
b10 |"
b1 ;
b1 J
b1 h
b1 +"
b1 a"
b10 7
b10 F
b10 l
b10 ,"
b1 i
b1 t
b11000 g
b11000 s
b10 j
b1110 P
b1110 W
b1001100 %"
b10 &"
b1011100 .
b1011100 3
b1011100 >
b1011100 ;"
b1011100 @"
b1011100 5#
b100000000010000001100100 b"
b10 }"
b10 p"
b100 o"
b11100101100000000010 C
b1 '"
b1011100 7"
b1011100 B"
b1011100 i"
b1011100 ##
b11100101100000000010000001100100 :
b11100101100000000010000001100100 8"
b11100101100000000010000001100100 f"
b11100101100000000010000001100100 :"
b11100101100000000010000001100100 `"
b11100101100000000010000001100100 u"
b1011100 ?"
b1011100 '#
b1011100 +#
b1011100 ="
b1011100 A"
b1011100 ]"
b1011100 t"
b1011100 $#
1/
#385
0/
#390
b1000 P"
b1000 H"
b1000 0"
b1000 M"
b1000 &#
b1100100 Q"
b1101100 <"
b1101100 O"
b1101100 ["
b1101100 v"
b1100100 /"
b1100100 L"
b1100100 /#
b0 5
b0 D
b0 k
b0 u
b0 -"
b0 w"
b0 @
b0 M
b0 o
b0 w
b0 )"
b0 %#
b1 ?
b1 L
b1 n
b1 v
b1 *"
b1 .#
b10 %"
b101 &"
b1100000 ="
b1100000 A"
b1100000 ]"
b1100000 t"
b1100000 $#
b1101 ,
b1101 1
b1101 4
b1101 ."
b1101 0#
b1101 4#
b1101 7#
b1000 ?"
b1000 '#
b1000 +#
bx :"
bx `"
bx u"
b10 '"
1/
#395
0/
#400
b1001 H"
b1 K"
b1101 Q"
b10101 <"
b10101 O"
b10101 ["
b10101 v"
b1101 /"
b1101 L"
b1101 /#
1-
b1101100 .
b1101100 3
b1101100 >
b1101100 ;"
b1101100 @"
b1101100 5#
1I
1=
b0 ?
b0 L
b0 n
b0 v
b0 *"
b0 .#
b1101100 1"
b1101100 g"
b1101100 x"
b1101100 z"
b1101100 ~"
b10010000000 %"
b0 &"
b101 '"
b1101100 ="
b1101100 A"
b1101100 ]"
b1101100 t"
b1101100 $#
1/
#405
