{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640094379398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640094379415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 14:46:19 2021 " "Processing started: Tue Dec 21 14:46:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640094379415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094379415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Control_Top_Level -c top_level_e " "Command: quartus_map --read_settings_files=on --write_settings_files=off Control_Top_Level -c top_level_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094379415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640094380661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640094380661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/uart_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/uart_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl_e " "Found entity 1: uart_ctrl_e" {  } { { "../src/uart_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/uart_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/uart_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/uart_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_ctrl_e-arch " "Found design unit 1: uart_ctrl_e-arch" {  } { { "../src/uart_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/uart_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/tsc_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/tsc_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 tsc_e " "Found entity 1: tsc_e" {  } { { "../src/tsc_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/tsc_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/tsc_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tsc_e-arch " "Found design unit 1: tsc_e-arch" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/transmission_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/transmission_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 transmission_e " "Found entity 1: transmission_e" {  } { { "../src/transmission_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/transmission_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/transmission_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/transmission_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmission_e-arch " "Found design unit 1: transmission_e-arch" {  } { { "../src/transmission_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/transmission_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/track_timer_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/track_timer_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 track_timer_e " "Found entity 1: track_timer_e" {  } { { "../src/track_timer_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/track_timer_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/track_timer_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/track_timer_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 track_timer_e-track_timer_a " "Found design unit 1: track_timer_e-track_timer_a" {  } { { "../src/track_timer_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/track_timer_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/top_level_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/top_level_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_e " "Found entity 1: top_level_e" {  } { { "../src/top_level_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/top_level_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/top_level_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/top_level_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_e-top_level_a " "Found design unit 1: top_level_e-top_level_a" {  } { { "../src/top_level_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/toa_ascii_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/toa_ascii_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 toa_ascii_e " "Found entity 1: toa_ascii_e" {  } { { "../src/toa_ascii_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/toa_ascii_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/toa_ascii_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/toa_ascii_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toa_ascii_e-toa_ascii_a " "Found design unit 1: toa_ascii_e-toa_ascii_a" {  } { { "../src/toa_ascii_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/toa_ascii_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/mux16_txd_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/mux16_txd_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_txd_e " "Found entity 1: mux16_txd_e" {  } { { "../src/mux16_txd_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/mux16_txd_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/mux16_txd_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/mux16_txd_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_txd_e-arch " "Found design unit 1: mux16_txd_e-arch" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/mux16_txd_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/mux4x8_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/mux4x8_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x8_e " "Found entity 1: mux4x8_e" {  } { { "../src/mux4x8_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/mux4x8_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/mux4x8_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/mux4x8_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x8_e-arch " "Found design unit 1: mux4x8_e-arch" {  } { { "../src/mux4x8_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/mux4x8_a.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/en_comp_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/en_comp_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 en_comp_e " "Found entity 1: en_comp_e" {  } { { "../src/en_comp_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/en_comp_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/en_comp_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/en_comp_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 en_comp_e-arch " "Found design unit 1: en_comp_e-arch" {  } { { "../src/en_comp_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/en_comp_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/debouncer_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/debouncer_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_e " "Found entity 1: debouncer_e" {  } { { "../src/debouncer_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/debouncer_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/debouncer_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/debouncer_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_e-debouncer_a " "Found design unit 1: debouncer_e-debouncer_a" {  } { { "../src/debouncer_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/debouncer_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/counter_60_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/counter_60_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 counter_60_e " "Found entity 1: counter_60_e" {  } { { "../src/counter_60_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/counter_60_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/counter_60_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/counter_60_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_60_e-counter_60_a " "Found design unit 1: counter_60_e-counter_60_a" {  } { { "../src/counter_60_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/counter_60_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/counter_24_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/counter_24_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 counter_24_e " "Found entity 1: counter_24_e" {  } { { "../src/counter_24_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/counter_24_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/counter_24_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/counter_24_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_24_e-counter_24_a " "Found design unit 1: counter_24_e-counter_24_a" {  } { { "../src/counter_24_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/counter_24_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/cnt4_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/cnt4_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Cnt4_e " "Found entity 1: Cnt4_e" {  } { { "../src/Cnt4_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/Cnt4_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/cnt4_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/cnt4_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt4_e-arch " "Found design unit 1: Cnt4_e-arch" {  } { { "../src/Cnt4_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/Cnt4_a.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/cnt3_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/cnt3_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Cnt3_e " "Found entity 1: Cnt3_e" {  } { { "../src/Cnt3_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/Cnt3_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/cnt3_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/cnt3_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt3_e-arch " "Found design unit 1: Cnt3_e-arch" {  } { { "../src/Cnt3_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/Cnt3_a.vhd" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/c16ec_e1.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/c16ec_e1.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c16ec " "Found entity 1: c16ec" {  } { { "../src/c16ec_e1.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/c16ec_e1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/c16ec_a1.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/c16ec_a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c16ec-a1 " "Found design unit 1: c16ec-a1" {  } { { "../src/c16ec_a1.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/c16ec_a1.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/c13ec_e1.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/c13ec_e1.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c13ec " "Found entity 1: c13ec" {  } { { "../src/c13ec_e1.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/c13ec_e1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/c13ec_a1.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/c13ec_a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c13ec-a1 " "Found design unit 1: c13ec-a1" {  } { { "../src/c13ec_a1.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/c13ec_a1.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/c10ec_e1.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/c10ec_e1.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c10ec " "Found entity 1: c10ec" {  } { { "../src/c10ec_e1.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/c10ec_e1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/c10ec_a1.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/c10ec_a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c10ec-ar1 " "Found design unit 1: c10ec-ar1" {  } { { "../src/c10ec_a1.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/c10ec_a1.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/c05ec_e1.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/c05ec_e1.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c05ec " "Found entity 1: c05ec" {  } { { "../src/c05ec_e1.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/c05ec_e1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/c05ec_a1.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/c05ec_a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c05ec-ar1 " "Found design unit 1: c05ec-ar1" {  } { { "../src/c05ec_a1.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/c05ec_a1.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/c02ec_e1.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/c02ec_e1.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c02ec " "Found entity 1: c02ec" {  } { { "../src/c02ec_e1.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/c02ec_e1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/c02ec_a1.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/c02ec_a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c02ec-ar1 " "Found design unit 1: c02ec-ar1" {  } { { "../src/c02ec_a1.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/c02ec_a1.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/brd_generator_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/brd_generator_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 brd_generator_e " "Found entity 1: brd_generator_e" {  } { { "../src/brd_generator_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/brd_generator_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/brd_generator_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brd_generator_e-brd_generator_a " "Found design unit 1: brd_generator_e-brd_generator_a" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/ata_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /personal/vhdl/tea_brewing_controller/src/ata_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ata_e " "Found entity 1: ata_e" {  } { { "../src/ata_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/personal/vhdl/tea_brewing_controller/src/ata_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /personal/vhdl/tea_brewing_controller/src/ata_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ata_e-arch " "Found design unit 1: ata_e-arch" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640094395640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_e " "Elaborating entity \"top_level_e\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640094395713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brd_generator_e brd_generator_e:baud_rate " "Elaborating entity \"brd_generator_e\" for hierarchy \"brd_generator_e:baud_rate\"" {  } { { "../src/top_level_a.vhd" "baud_rate" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395717 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q305_1_s brd_generator_a.vhd(37) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(37): object \"q305_1_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640094395718 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q305_s brd_generator_a.vhd(37) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(37): object \"q305_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640094395718 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q313_s brd_generator_a.vhd(38) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(38): object \"q313_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640094395718 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q316_s brd_generator_a.vhd(39) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(39): object \"q316_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640094395718 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q1m_s brd_generator_a.vhd(40) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(40): object \"q1m_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640094395718 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q100k_s brd_generator_a.vhd(40) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(40): object \"q100k_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640094395718 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q10k_s brd_generator_a.vhd(40) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(40): object \"q10k_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640094395718 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q1k_S brd_generator_a.vhd(40) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(40): object \"q1k_S\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640094395719 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q100_s brd_generator_a.vhd(40) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(40): object \"q100_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640094395719 "|top_level_e|brd_generator_e:baud_rate"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q10_s brd_generator_a.vhd(40) " "Verilog HDL or VHDL warning at brd_generator_a.vhd(40): object \"q10_s\" assigned a value but never read" {  } { { "../src/brd_generator_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640094395719 "|top_level_e|brd_generator_e:baud_rate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c02ec brd_generator_e:baud_rate\|c02ec:count02 " "Elaborating entity \"c02ec\" for hierarchy \"brd_generator_e:baud_rate\|c02ec:count02\"" {  } { { "../src/brd_generator_a.vhd" "count02" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c05ec brd_generator_e:baud_rate\|c05ec:count05 " "Elaborating entity \"c05ec\" for hierarchy \"brd_generator_e:baud_rate\|c05ec:count05\"" {  } { { "../src/brd_generator_a.vhd" "count05" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c13ec brd_generator_e:baud_rate\|c13ec:count13 " "Elaborating entity \"c13ec\" for hierarchy \"brd_generator_e:baud_rate\|c13ec:count13\"" {  } { { "../src/brd_generator_a.vhd" "count13" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c16ec brd_generator_e:baud_rate\|c16ec:coutn16 " "Elaborating entity \"c16ec\" for hierarchy \"brd_generator_e:baud_rate\|c16ec:coutn16\"" {  } { { "../src/brd_generator_a.vhd" "coutn16" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c10ec brd_generator_e:baud_rate\|c10ec:C_1MHz_o " "Elaborating entity \"c10ec\" for hierarchy \"brd_generator_e:baud_rate\|c10ec:C_1MHz_o\"" {  } { { "../src/brd_generator_a.vhd" "C_1MHz_o" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/brd_generator_a.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "track_timer_e track_timer_e:timer " "Elaborating entity \"track_timer_e\" for hierarchy \"track_timer_e:timer\"" {  } { { "../src/top_level_a.vhd" "timer" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulse_h_s track_timer_a.vhd(39) " "Verilog HDL or VHDL warning at track_timer_a.vhd(39): object \"pulse_h_s\" assigned a value but never read" {  } { { "../src/track_timer_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/track_timer_a.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1640094395742 "|top_level_e|track_timer_e:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_60_e track_timer_e:timer\|counter_60_e:second_unit " "Elaborating entity \"counter_60_e\" for hierarchy \"track_timer_e:timer\|counter_60_e:second_unit\"" {  } { { "../src/track_timer_a.vhd" "second_unit" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/track_timer_a.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_24_e track_timer_e:timer\|counter_24_e:hour_unit " "Elaborating entity \"counter_24_e\" for hierarchy \"track_timer_e:timer\|counter_24_e:hour_unit\"" {  } { { "../src/track_timer_a.vhd" "hour_unit" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/track_timer_a.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_e debouncer_e:sensor_filter " "Elaborating entity \"debouncer_e\" for hierarchy \"debouncer_e:sensor_filter\"" {  } { { "../src/top_level_a.vhd" "sensor_filter" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tsc_e tsc_e:tea_bag_controller " "Elaborating entity \"tsc_e\" for hierarchy \"tsc_e:tea_bag_controller\"" {  } { { "../src/top_level_a.vhd" "tea_bag_controller" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395754 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_i tsc_a.vhd(56) " "VHDL Process Statement warning at tsc_a.vhd(56): signal \"hour_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395755 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_i tsc_a.vhd(57) " "VHDL Process Statement warning at tsc_a.vhd(57): signal \"hour_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_i tsc_a.vhd(58) " "VHDL Process Statement warning at tsc_a.vhd(58): signal \"minutes_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_i tsc_a.vhd(59) " "VHDL Process Statement warning at tsc_a.vhd(59): signal \"minutes_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_i tsc_a.vhd(60) " "VHDL Process Statement warning at tsc_a.vhd(60): signal \"seconds_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_i tsc_a.vhd(61) " "VHDL Process Statement warning at tsc_a.vhd(61): signal \"seconds_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_s tsc_a.vhd(68) " "VHDL Process Statement warning at tsc_a.vhd(68): signal \"hour_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_s tsc_a.vhd(69) " "VHDL Process Statement warning at tsc_a.vhd(69): signal \"hour_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_s tsc_a.vhd(70) " "VHDL Process Statement warning at tsc_a.vhd(70): signal \"minutes_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_s tsc_a.vhd(71) " "VHDL Process Statement warning at tsc_a.vhd(71): signal \"minutes_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_s tsc_a.vhd(72) " "VHDL Process Statement warning at tsc_a.vhd(72): signal \"seconds_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_s tsc_a.vhd(73) " "VHDL Process Statement warning at tsc_a.vhd(73): signal \"seconds_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_s tsc_a.vhd(74) " "VHDL Process Statement warning at tsc_a.vhd(74): signal \"hour_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_s tsc_a.vhd(75) " "VHDL Process Statement warning at tsc_a.vhd(75): signal \"hour_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_s tsc_a.vhd(76) " "VHDL Process Statement warning at tsc_a.vhd(76): signal \"minutes_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_s tsc_a.vhd(77) " "VHDL Process Statement warning at tsc_a.vhd(77): signal \"minutes_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_s tsc_a.vhd(78) " "VHDL Process Statement warning at tsc_a.vhd(78): signal \"seconds_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_s tsc_a.vhd(79) " "VHDL Process Statement warning at tsc_a.vhd(79): signal \"seconds_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m0_i tsc_a.vhd(81) " "VHDL Process Statement warning at tsc_a.vhd(81): signal \"m0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1_i tsc_a.vhd(82) " "VHDL Process Statement warning at tsc_a.vhd(82): signal \"m1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2_i tsc_a.vhd(83) " "VHDL Process Statement warning at tsc_a.vhd(83): signal \"m2_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m3_i tsc_a.vhd(84) " "VHDL Process Statement warning at tsc_a.vhd(84): signal \"m3_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_s tsc_a.vhd(86) " "VHDL Process Statement warning at tsc_a.vhd(86): signal \"hour_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_s tsc_a.vhd(87) " "VHDL Process Statement warning at tsc_a.vhd(87): signal \"hour_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_s tsc_a.vhd(88) " "VHDL Process Statement warning at tsc_a.vhd(88): signal \"minutes_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_s tsc_a.vhd(89) " "VHDL Process Statement warning at tsc_a.vhd(89): signal \"minutes_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_s tsc_a.vhd(90) " "VHDL Process Statement warning at tsc_a.vhd(90): signal \"seconds_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_s tsc_a.vhd(91) " "VHDL Process Statement warning at tsc_a.vhd(91): signal \"seconds_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395756 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_s tsc_a.vhd(92) " "VHDL Process Statement warning at tsc_a.vhd(92): signal \"hour_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_s tsc_a.vhd(93) " "VHDL Process Statement warning at tsc_a.vhd(93): signal \"hour_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_s tsc_a.vhd(94) " "VHDL Process Statement warning at tsc_a.vhd(94): signal \"minutes_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_s tsc_a.vhd(95) " "VHDL Process Statement warning at tsc_a.vhd(95): signal \"minutes_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_s tsc_a.vhd(96) " "VHDL Process Statement warning at tsc_a.vhd(96): signal \"seconds_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_s tsc_a.vhd(97) " "VHDL Process Statement warning at tsc_a.vhd(97): signal \"seconds_0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m0_i tsc_a.vhd(99) " "VHDL Process Statement warning at tsc_a.vhd(99): signal \"m0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1_i tsc_a.vhd(100) " "VHDL Process Statement warning at tsc_a.vhd(100): signal \"m1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2_i tsc_a.vhd(101) " "VHDL Process Statement warning at tsc_a.vhd(101): signal \"m2_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m3_i tsc_a.vhd(102) " "VHDL Process Statement warning at tsc_a.vhd(102): signal \"m3_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hour_0_s tsc_a.vhd(28) " "VHDL Process Statement warning at tsc_a.vhd(28): inferring latch(es) for signal or variable \"hour_0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hour_1_s tsc_a.vhd(28) " "VHDL Process Statement warning at tsc_a.vhd(28): inferring latch(es) for signal or variable \"hour_1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "minutes_1_s tsc_a.vhd(28) " "VHDL Process Statement warning at tsc_a.vhd(28): inferring latch(es) for signal or variable \"minutes_1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "minutes_0_s tsc_a.vhd(28) " "VHDL Process Statement warning at tsc_a.vhd(28): inferring latch(es) for signal or variable \"minutes_0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seconds_1_s tsc_a.vhd(28) " "VHDL Process Statement warning at tsc_a.vhd(28): inferring latch(es) for signal or variable \"seconds_1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seconds_0_s tsc_a.vhd(28) " "VHDL Process Statement warning at tsc_a.vhd(28): inferring latch(es) for signal or variable \"seconds_0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_0_s\[0\] tsc_a.vhd(28) " "Inferred latch for \"seconds_0_s\[0\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_0_s\[1\] tsc_a.vhd(28) " "Inferred latch for \"seconds_0_s\[1\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_0_s\[2\] tsc_a.vhd(28) " "Inferred latch for \"seconds_0_s\[2\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_0_s\[3\] tsc_a.vhd(28) " "Inferred latch for \"seconds_0_s\[3\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_1_s\[0\] tsc_a.vhd(28) " "Inferred latch for \"seconds_1_s\[0\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_1_s\[1\] tsc_a.vhd(28) " "Inferred latch for \"seconds_1_s\[1\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_1_s\[2\] tsc_a.vhd(28) " "Inferred latch for \"seconds_1_s\[2\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_1_s\[3\] tsc_a.vhd(28) " "Inferred latch for \"seconds_1_s\[3\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_0_s\[0\] tsc_a.vhd(28) " "Inferred latch for \"minutes_0_s\[0\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395757 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_0_s\[1\] tsc_a.vhd(28) " "Inferred latch for \"minutes_0_s\[1\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395758 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_0_s\[2\] tsc_a.vhd(28) " "Inferred latch for \"minutes_0_s\[2\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395758 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_0_s\[3\] tsc_a.vhd(28) " "Inferred latch for \"minutes_0_s\[3\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395758 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_1_s\[0\] tsc_a.vhd(28) " "Inferred latch for \"minutes_1_s\[0\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395758 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_1_s\[1\] tsc_a.vhd(28) " "Inferred latch for \"minutes_1_s\[1\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395758 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_1_s\[2\] tsc_a.vhd(28) " "Inferred latch for \"minutes_1_s\[2\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395758 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_1_s\[3\] tsc_a.vhd(28) " "Inferred latch for \"minutes_1_s\[3\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395758 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_1_s\[0\] tsc_a.vhd(28) " "Inferred latch for \"hour_1_s\[0\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395758 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_1_s\[1\] tsc_a.vhd(28) " "Inferred latch for \"hour_1_s\[1\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395758 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_1_s\[2\] tsc_a.vhd(28) " "Inferred latch for \"hour_1_s\[2\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395758 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_1_s\[3\] tsc_a.vhd(28) " "Inferred latch for \"hour_1_s\[3\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395758 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_0_s\[0\] tsc_a.vhd(28) " "Inferred latch for \"hour_0_s\[0\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395758 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_0_s\[1\] tsc_a.vhd(28) " "Inferred latch for \"hour_0_s\[1\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395758 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_0_s\[2\] tsc_a.vhd(28) " "Inferred latch for \"hour_0_s\[2\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395758 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour_0_s\[3\] tsc_a.vhd(28) " "Inferred latch for \"hour_0_s\[3\]\" at tsc_a.vhd(28)" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395758 "|top_level_e|tsc_e:tea_bag_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ata_e ata_e:acoustic_control " "Elaborating entity \"ata_e\" for hierarchy \"ata_e:acoustic_control\"" {  } { { "../src/top_level_a.vhd" "acoustic_control" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395760 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_1_s ata_a.vhd(15) " "VHDL Signal Declaration warning at ata_a.vhd(15): used explicit default value for signal \"min_1_s\" because signal was never assigned a value" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_2_s ata_a.vhd(16) " "VHDL Signal Declaration warning at ata_a.vhd(16): used explicit default value for signal \"min_2_s\" because signal was never assigned a value" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_3_s ata_a.vhd(17) " "VHDL Signal Declaration warning at ata_a.vhd(17): used explicit default value for signal \"min_3_s\" because signal was never assigned a value" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_4_s ata_a.vhd(18) " "VHDL Signal Declaration warning at ata_a.vhd(18): used explicit default value for signal \"min_4_s\" because signal was never assigned a value" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_5_s ata_a.vhd(19) " "VHDL Signal Declaration warning at ata_a.vhd(19): used explicit default value for signal \"min_5_s\" because signal was never assigned a value" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "min_9_s ata_a.vhd(20) " "VHDL Signal Declaration warning at ata_a.vhd(20): used explicit default value for signal \"min_9_s\" because signal was never assigned a value" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_i ata_a.vhd(112) " "VHDL Process Statement warning at ata_a.vhd(112): signal \"hour_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_i ata_a.vhd(113) " "VHDL Process Statement warning at ata_a.vhd(113): signal \"hour_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_i ata_a.vhd(114) " "VHDL Process Statement warning at ata_a.vhd(114): signal \"minutes_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_i ata_a.vhd(115) " "VHDL Process Statement warning at ata_a.vhd(115): signal \"minutes_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_i ata_a.vhd(116) " "VHDL Process Statement warning at ata_a.vhd(116): signal \"seconds_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_i ata_a.vhd(117) " "VHDL Process Statement warning at ata_a.vhd(117): signal \"seconds_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_i ata_a.vhd(129) " "VHDL Process Statement warning at ata_a.vhd(129): signal \"hour_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_i ata_a.vhd(130) " "VHDL Process Statement warning at ata_a.vhd(130): signal \"hour_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_i ata_a.vhd(131) " "VHDL Process Statement warning at ata_a.vhd(131): signal \"minutes_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_2_s ata_a.vhd(131) " "VHDL Process Statement warning at ata_a.vhd(131): signal \"min_2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_i ata_a.vhd(132) " "VHDL Process Statement warning at ata_a.vhd(132): signal \"minutes_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_i ata_a.vhd(133) " "VHDL Process Statement warning at ata_a.vhd(133): signal \"seconds_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_i ata_a.vhd(134) " "VHDL Process Statement warning at ata_a.vhd(134): signal \"seconds_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_i ata_a.vhd(146) " "VHDL Process Statement warning at ata_a.vhd(146): signal \"hour_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_i ata_a.vhd(147) " "VHDL Process Statement warning at ata_a.vhd(147): signal \"hour_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_i ata_a.vhd(148) " "VHDL Process Statement warning at ata_a.vhd(148): signal \"minutes_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_3_s ata_a.vhd(148) " "VHDL Process Statement warning at ata_a.vhd(148): signal \"min_3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_i ata_a.vhd(149) " "VHDL Process Statement warning at ata_a.vhd(149): signal \"minutes_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395762 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_i ata_a.vhd(150) " "VHDL Process Statement warning at ata_a.vhd(150): signal \"seconds_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_i ata_a.vhd(151) " "VHDL Process Statement warning at ata_a.vhd(151): signal \"seconds_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_i ata_a.vhd(163) " "VHDL Process Statement warning at ata_a.vhd(163): signal \"hour_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_i ata_a.vhd(164) " "VHDL Process Statement warning at ata_a.vhd(164): signal \"hour_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_i ata_a.vhd(165) " "VHDL Process Statement warning at ata_a.vhd(165): signal \"minutes_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_4_s ata_a.vhd(165) " "VHDL Process Statement warning at ata_a.vhd(165): signal \"min_4_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_i ata_a.vhd(166) " "VHDL Process Statement warning at ata_a.vhd(166): signal \"minutes_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_i ata_a.vhd(167) " "VHDL Process Statement warning at ata_a.vhd(167): signal \"seconds_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_i ata_a.vhd(168) " "VHDL Process Statement warning at ata_a.vhd(168): signal \"seconds_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_i ata_a.vhd(180) " "VHDL Process Statement warning at ata_a.vhd(180): signal \"hour_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_i ata_a.vhd(181) " "VHDL Process Statement warning at ata_a.vhd(181): signal \"hour_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_1_i ata_a.vhd(182) " "VHDL Process Statement warning at ata_a.vhd(182): signal \"minutes_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_5_s ata_a.vhd(182) " "VHDL Process Statement warning at ata_a.vhd(182): signal \"min_5_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_0_i ata_a.vhd(183) " "VHDL Process Statement warning at ata_a.vhd(183): signal \"minutes_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_i ata_a.vhd(184) " "VHDL Process Statement warning at ata_a.vhd(184): signal \"seconds_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_i ata_a.vhd(185) " "VHDL Process Statement warning at ata_a.vhd(185): signal \"seconds_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_0_i ata_a.vhd(197) " "VHDL Process Statement warning at ata_a.vhd(197): signal \"hour_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hour_1_i ata_a.vhd(198) " "VHDL Process Statement warning at ata_a.vhd(198): signal \"hour_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m1_s ata_a.vhd(199) " "VHDL Process Statement warning at ata_a.vhd(199): signal \"et_m1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_9_s ata_a.vhd(199) " "VHDL Process Statement warning at ata_a.vhd(199): signal \"min_9_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_1_s ata_a.vhd(199) " "VHDL Process Statement warning at ata_a.vhd(199): signal \"min_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m0_s ata_a.vhd(200) " "VHDL Process Statement warning at ata_a.vhd(200): signal \"et_m0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_1_s ata_a.vhd(200) " "VHDL Process Statement warning at ata_a.vhd(200): signal \"min_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_1_i ata_a.vhd(201) " "VHDL Process Statement warning at ata_a.vhd(201): signal \"seconds_1_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_0_i ata_a.vhd(202) " "VHDL Process Statement warning at ata_a.vhd(202): signal \"seconds_0_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h0_s ata_a.vhd(208) " "VHDL Process Statement warning at ata_a.vhd(208): signal \"et_h0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h1_s ata_a.vhd(209) " "VHDL Process Statement warning at ata_a.vhd(209): signal \"et_h1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m1_s ata_a.vhd(210) " "VHDL Process Statement warning at ata_a.vhd(210): signal \"et_m1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395763 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m0_s ata_a.vhd(211) " "VHDL Process Statement warning at ata_a.vhd(211): signal \"et_m0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s1_s ata_a.vhd(212) " "VHDL Process Statement warning at ata_a.vhd(212): signal \"et_s1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s0_s ata_a.vhd(213) " "VHDL Process Statement warning at ata_a.vhd(213): signal \"et_s0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h0_s ata_a.vhd(214) " "VHDL Process Statement warning at ata_a.vhd(214): signal \"et_h0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_h1_s ata_a.vhd(215) " "VHDL Process Statement warning at ata_a.vhd(215): signal \"et_h1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m1_s ata_a.vhd(216) " "VHDL Process Statement warning at ata_a.vhd(216): signal \"et_m1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_m0_s ata_a.vhd(217) " "VHDL Process Statement warning at ata_a.vhd(217): signal \"et_m0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s1_s ata_a.vhd(218) " "VHDL Process Statement warning at ata_a.vhd(218): signal \"et_s1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "et_s0_s ata_a.vhd(219) " "VHDL Process Statement warning at ata_a.vhd(219): signal \"et_s0_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_q_i ata_a.vhd(222) " "VHDL Process Statement warning at ata_a.vhd(222): signal \"sec_q_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sec_q_i ata_a.vhd(223) " "VHDL Process Statement warning at ata_a.vhd(223): signal \"sec_q_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_h0_s ata_a.vhd(85) " "VHDL Process Statement warning at ata_a.vhd(85): inferring latch(es) for signal or variable \"et_h0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_h1_s ata_a.vhd(85) " "VHDL Process Statement warning at ata_a.vhd(85): inferring latch(es) for signal or variable \"et_h1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_m0_s ata_a.vhd(85) " "VHDL Process Statement warning at ata_a.vhd(85): inferring latch(es) for signal or variable \"et_m0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_m1_s ata_a.vhd(85) " "VHDL Process Statement warning at ata_a.vhd(85): inferring latch(es) for signal or variable \"et_m1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_s0_s ata_a.vhd(85) " "VHDL Process Statement warning at ata_a.vhd(85): inferring latch(es) for signal or variable \"et_s0_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "et_s1_s ata_a.vhd(85) " "VHDL Process Statement warning at ata_a.vhd(85): inferring latch(es) for signal or variable \"et_s1_s\", which holds its previous value in one or more paths through the process" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[0\] ata_a.vhd(85) " "Inferred latch for \"et_s1_s\[0\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[1\] ata_a.vhd(85) " "Inferred latch for \"et_s1_s\[1\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[2\] ata_a.vhd(85) " "Inferred latch for \"et_s1_s\[2\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s1_s\[3\] ata_a.vhd(85) " "Inferred latch for \"et_s1_s\[3\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[0\] ata_a.vhd(85) " "Inferred latch for \"et_s0_s\[0\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[1\] ata_a.vhd(85) " "Inferred latch for \"et_s0_s\[1\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[2\] ata_a.vhd(85) " "Inferred latch for \"et_s0_s\[2\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_s0_s\[3\] ata_a.vhd(85) " "Inferred latch for \"et_s0_s\[3\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[0\] ata_a.vhd(85) " "Inferred latch for \"et_m1_s\[0\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395764 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[1\] ata_a.vhd(85) " "Inferred latch for \"et_m1_s\[1\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395765 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[2\] ata_a.vhd(85) " "Inferred latch for \"et_m1_s\[2\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395765 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m1_s\[3\] ata_a.vhd(85) " "Inferred latch for \"et_m1_s\[3\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395765 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[0\] ata_a.vhd(85) " "Inferred latch for \"et_m0_s\[0\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395765 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[1\] ata_a.vhd(85) " "Inferred latch for \"et_m0_s\[1\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395765 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[2\] ata_a.vhd(85) " "Inferred latch for \"et_m0_s\[2\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395765 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_m0_s\[3\] ata_a.vhd(85) " "Inferred latch for \"et_m0_s\[3\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395765 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[0\] ata_a.vhd(85) " "Inferred latch for \"et_h1_s\[0\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395765 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[1\] ata_a.vhd(85) " "Inferred latch for \"et_h1_s\[1\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395765 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[2\] ata_a.vhd(85) " "Inferred latch for \"et_h1_s\[2\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395765 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h1_s\[3\] ata_a.vhd(85) " "Inferred latch for \"et_h1_s\[3\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395765 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[0\] ata_a.vhd(85) " "Inferred latch for \"et_h0_s\[0\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395765 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[1\] ata_a.vhd(85) " "Inferred latch for \"et_h0_s\[1\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395765 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[2\] ata_a.vhd(85) " "Inferred latch for \"et_h0_s\[2\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395765 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "et_h0_s\[3\] ata_a.vhd(85) " "Inferred latch for \"et_h0_s\[3\]\" at ata_a.vhd(85)" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094395765 "|top_level_e|ata_e:acoustic_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toa_ascii_e toa_ascii_e:ascii_conv " "Elaborating entity \"toa_ascii_e\" for hierarchy \"toa_ascii_e:ascii_conv\"" {  } { { "../src/top_level_a.vhd" "ascii_conv" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmission_e transmission_e:transmission " "Elaborating entity \"transmission_e\" for hierarchy \"transmission_e:transmission\"" {  } { { "../src/top_level_a.vhd" "transmission" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/top_level_a.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x8_e transmission_e:transmission\|mux4x8_e:uu1 " "Elaborating entity \"mux4x8_e\" for hierarchy \"transmission_e:transmission\|mux4x8_e:uu1\"" {  } { { "../src/transmission_a.vhd" "uu1" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/transmission_a.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_txd_e transmission_e:transmission\|mux16_txd_e:uu2 " "Elaborating entity \"mux16_txd_e\" for hierarchy \"transmission_e:transmission\|mux16_txd_e:uu2\"" {  } { { "../src/transmission_a.vhd" "uu2" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/transmission_a.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_ctrl_e transmission_e:transmission\|uart_ctrl_e:uu3 " "Elaborating entity \"uart_ctrl_e\" for hierarchy \"transmission_e:transmission\|uart_ctrl_e:uu3\"" {  } { { "../src/transmission_a.vhd" "uu3" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/transmission_a.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt4_e transmission_e:transmission\|Cnt4_e:uu5 " "Elaborating entity \"Cnt4_e\" for hierarchy \"transmission_e:transmission\|Cnt4_e:uu5\"" {  } { { "../src/transmission_a.vhd" "uu5" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/transmission_a.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395779 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cl_i Cnt4_a.vhd(26) " "VHDL Process Statement warning at Cnt4_a.vhd(26): signal \"cl_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Cnt4_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/Cnt4_a.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395780 "|top_level_e|transmission_e:transmission|Cnt4_e:uu5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt3_e transmission_e:transmission\|Cnt3_e:uu6 " "Elaborating entity \"Cnt3_e\" for hierarchy \"transmission_e:transmission\|Cnt3_e:uu6\"" {  } { { "../src/transmission_a.vhd" "uu6" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/transmission_a.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094395782 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cl_i Cnt3_a.vhd(22) " "VHDL Process Statement warning at Cnt3_a.vhd(22): signal \"cl_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Cnt3_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/Cnt3_a.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640094395783 "|top_level_e|transmission_e:transmission|Cnt3_e:uu6"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640094397188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640094397997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640094397997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "566 " "Implemented 566 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640094398079 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640094398079 ""} { "Info" "ICUT_CUT_TM_LCELLS" "548 " "Implemented 548 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640094398079 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640094398079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640094398114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 14:46:38 2021 " "Processing ended: Tue Dec 21 14:46:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640094398114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640094398114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640094398114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640094398114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1640094399588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640094399598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 14:46:39 2021 " "Processing started: Tue Dec 21 14:46:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640094399598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1640094399598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Control_Top_Level -c top_level_e " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Control_Top_Level -c top_level_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1640094399598 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1640094399846 ""}
{ "Info" "0" "" "Project  = Control_Top_Level" {  } {  } 0 0 "Project  = Control_Top_Level" 0 0 "Fitter" 0 0 1640094399846 ""}
{ "Info" "0" "" "Revision = top_level_e" {  } {  } 0 0 "Revision = top_level_e" 0 0 "Fitter" 0 0 1640094399846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1640094399898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1640094399899 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "top_level_e 10CL006YE144C6G " "Automatically selected device 10CL006YE144C6G for design top_level_e" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1640094400032 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1640094400080 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1640094400080 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640094400203 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1640094400215 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C6G " "Device 10CL010YE144C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640094400775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C6G " "Device 10CL016YE144C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640094400775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YE144C6G " "Device 10CL025YE144C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640094400775 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640094400775 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640094400778 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640094400778 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 1107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640094400778 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640094400778 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1640094400778 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1640094400778 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1640094400780 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1640094401006 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "41 " "The Timing Analyzer is analyzing 41 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1640094401198 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level_e.sdc " "Synopsys Design Constraints File file not found: 'top_level_e.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1640094401199 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1640094401199 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1640094401206 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1640094401206 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1640094401209 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cp_i~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Automatically promoted node cp_i~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640094401260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tsc_e:tea_bag_controller\|cstate_s.process2_st " "Destination node tsc_e:tea_bag_controller\|cstate_s.process2_st" {  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640094401260 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640094401260 ""}  } { { "../src/top_level_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/top_level_e.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 1096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640094401260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ata_e:acoustic_control\|cstate_s.result_st  " "Automatically promoted node ata_e:acoustic_control\|cstate_s.result_st " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640094401260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "transmission_e:transmission\|mux16_txd_e:uu2\|Mux0~2 " "Destination node transmission_e:transmission\|mux16_txd_e:uu2\|Mux0~2" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/mux16_txd_a.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640094401260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "transmission_e:transmission\|mux16_txd_e:uu2\|Mux0~7 " "Destination node transmission_e:transmission\|mux16_txd_e:uu2\|Mux0~7" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/mux16_txd_a.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640094401260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "transmission_e:transmission\|mux16_txd_e:uu2\|Mux0~8 " "Destination node transmission_e:transmission\|mux16_txd_e:uu2\|Mux0~8" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/mux16_txd_a.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640094401260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "transmission_e:transmission\|mux16_txd_e:uu2\|Mux0~10 " "Destination node transmission_e:transmission\|mux16_txd_e:uu2\|Mux0~10" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/mux16_txd_a.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640094401260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "transmission_e:transmission\|mux16_txd_e:uu2\|Mux0~16 " "Destination node transmission_e:transmission\|mux16_txd_e:uu2\|Mux0~16" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/mux16_txd_a.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640094401260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "transmission_e:transmission\|mux16_txd_e:uu2\|Mux0~18 " "Destination node transmission_e:transmission\|mux16_txd_e:uu2\|Mux0~18" {  } { { "../src/mux16_txd_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/mux16_txd_a.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640094401260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ata_e:acoustic_control\|snd_led_o~0 " "Destination node ata_e:acoustic_control\|snd_led_o~0" {  } { { "../src/ata_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_e.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640094401260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ata_e:acoustic_control\|Selector30~1 " "Destination node ata_e:acoustic_control\|Selector30~1" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640094401260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "transmission_e:transmission\|uart_ctrl_e:uu3\|Selector0~0 " "Destination node transmission_e:transmission\|uart_ctrl_e:uu3\|Selector0~0" {  } { { "../src/uart_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/uart_a.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 1021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640094401260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ata_e:acoustic_control\|Selector23~0 " "Destination node ata_e:acoustic_control\|Selector23~0" {  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 1024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640094401260 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1640094401260 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640094401260 ""}  } { { "../src/ata_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/ata_a.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640094401260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tsc_e:tea_bag_controller\|seconds_1_s~0  " "Automatically promoted node tsc_e:tea_bag_controller\|seconds_1_s~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640094401261 ""}  } { { "../src/tsc_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/tsc_a.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 1026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640094401261 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rb_i~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rb_i~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1640094401261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "transmission_e:transmission\|Cnt3_e:uu6\|state_s.s0~0 " "Destination node transmission_e:transmission\|Cnt3_e:uu6\|state_s.s0~0" {  } { { "../src/Cnt3_a.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/Cnt3_a.vhd" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640094401261 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led1_o~output " "Destination node led1_o~output" {  } { { "../src/top_level_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/top_level_e.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1640094401261 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1640094401261 ""}  } { { "../src/top_level_e.vhd" "" { Text "D:/Personal/VHDL/Tea_Brewing_Controller/src/top_level_e.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 0 { 0 ""} 0 1091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1640094401261 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1640094401501 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640094401502 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640094401502 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640094401503 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640094401504 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1640094401505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1640094401505 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1640094401505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1640094401526 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1640094401526 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640094401526 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 6 10 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 6 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1640094401528 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1640094401528 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1640094401528 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640094401528 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640094401528 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640094401528 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 13 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640094401528 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640094401528 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640094401528 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 12 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640094401528 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1640094401528 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1640094401528 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1640094401528 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640094401550 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1640094401553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640094401979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640094402121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640094402134 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640094403362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640094403362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640094403600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/Personal/VHDL/Tea_Brewing_Controller/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1640094404237 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640094404237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1640094405893 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1640094405893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640094405896 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640094406025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640094406031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640094406210 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640094406211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640094406337 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640094406716 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Personal/VHDL/Tea_Brewing_Controller/syn/output_files/top_level_e.fit.smsg " "Generated suppressed messages file D:/Personal/VHDL/Tea_Brewing_Controller/syn/output_files/top_level_e.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640094406992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5437 " "Peak virtual memory: 5437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640094407277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 14:46:47 2021 " "Processing ended: Tue Dec 21 14:46:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640094407277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640094407277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640094407277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640094407277 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1640094408497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640094408506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 14:46:48 2021 " "Processing started: Tue Dec 21 14:46:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640094408506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1640094408506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Control_Top_Level -c top_level_e " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Control_Top_Level -c top_level_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1640094408506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1640094408906 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1640094409238 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1640094409260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640094409388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 14:46:49 2021 " "Processing ended: Tue Dec 21 14:46:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640094409388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640094409388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640094409388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1640094409388 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1640094409984 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1640094410787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640094410798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 14:46:50 2021 " "Processing started: Tue Dec 21 14:46:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640094410798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1640094410798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Control_Top_Level -c top_level_e " "Command: quartus_sta Control_Top_Level -c top_level_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1640094410798 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1640094411078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1640094411833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1640094411833 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1640094411894 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1640094411894 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "41 " "The Timing Analyzer is analyzing 41 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1640094412094 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level_e.sdc " "Synopsys Design Constraints File file not found: 'top_level_e.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1640094412121 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094412122 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cp_i cp_i " "create_clock -period 1.000 -name cp_i cp_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640094412125 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tsc_e:tea_bag_controller\|cstate_s.process1_st tsc_e:tea_bag_controller\|cstate_s.process1_st " "create_clock -period 1.000 -name tsc_e:tea_bag_controller\|cstate_s.process1_st tsc_e:tea_bag_controller\|cstate_s.process1_st" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640094412125 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ata_e:acoustic_control\|cstate_s.result_st ata_e:acoustic_control\|cstate_s.result_st " "create_clock -period 1.000 -name ata_e:acoustic_control\|cstate_s.result_st ata_e:acoustic_control\|cstate_s.result_st" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640094412125 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640094412125 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1640094412131 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640094412132 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1640094412139 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1640094412147 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1640094412167 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1640094412167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.623 " "Worst-case setup slack is -4.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.623            -511.027 cp_i  " "   -4.623            -511.027 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.507             -33.761 ata_e:acoustic_control\|cstate_s.result_st  " "   -2.507             -33.761 ata_e:acoustic_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.311             -37.940 tsc_e:tea_bag_controller\|cstate_s.process1_st  " "   -2.311             -37.940 tsc_e:tea_bag_controller\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094412170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.123 " "Worst-case hold slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 cp_i  " "    0.123               0.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 tsc_e:tea_bag_controller\|cstate_s.process1_st  " "    0.210               0.000 tsc_e:tea_bag_controller\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 ata_e:acoustic_control\|cstate_s.result_st  " "    0.572               0.000 ata_e:acoustic_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094412172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.752 " "Worst-case recovery slack is -0.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.752              -9.431 cp_i  " "   -0.752              -9.431 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094412174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.864 " "Worst-case removal slack is 0.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864               0.000 cp_i  " "    0.864               0.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094412176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -240.000 cp_i  " "   -3.000            -240.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.818 ata_e:acoustic_control\|cstate_s.result_st  " "   -3.000             -19.818 ata_e:acoustic_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 tsc_e:tea_bag_controller\|cstate_s.process1_st  " "    0.342               0.000 tsc_e:tea_bag_controller\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094412178 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640094412248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1640094412280 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1640094412680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640094412745 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1640094412764 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1640094412764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.019 " "Worst-case setup slack is -4.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.019            -434.027 cp_i  " "   -4.019            -434.027 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.183             -28.520 ata_e:acoustic_control\|cstate_s.result_st  " "   -2.183             -28.520 ata_e:acoustic_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.967             -31.956 tsc_e:tea_bag_controller\|cstate_s.process1_st  " "   -1.967             -31.956 tsc_e:tea_bag_controller\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094412775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 cp_i  " "    0.106               0.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 tsc_e:tea_bag_controller\|cstate_s.process1_st  " "    0.194               0.000 tsc_e:tea_bag_controller\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 ata_e:acoustic_control\|cstate_s.result_st  " "    0.553               0.000 ata_e:acoustic_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094412781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.587 " "Worst-case recovery slack is -0.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.587              -6.441 cp_i  " "   -0.587              -6.441 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094412790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.769 " "Worst-case removal slack is 0.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.769               0.000 cp_i  " "    0.769               0.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094412795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -240.000 cp_i  " "   -3.000            -240.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.890 ata_e:acoustic_control\|cstate_s.result_st  " "   -3.000             -18.890 ata_e:acoustic_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 tsc_e:tea_bag_controller\|cstate_s.process1_st  " "    0.428               0.000 tsc_e:tea_bag_controller\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094412802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094412802 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640094412909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640094413042 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1640094413045 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1640094413045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.195 " "Worst-case setup slack is -2.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.195            -195.029 cp_i  " "   -2.195            -195.029 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.965             -13.867 tsc_e:tea_bag_controller\|cstate_s.process1_st  " "   -0.965             -13.867 tsc_e:tea_bag_controller\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.958             -10.682 ata_e:acoustic_control\|cstate_s.result_st  " "   -0.958             -10.682 ata_e:acoustic_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094413056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.057 " "Worst-case hold slack is 0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 cp_i  " "    0.057               0.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 tsc_e:tea_bag_controller\|cstate_s.process1_st  " "    0.102               0.000 tsc_e:tea_bag_controller\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 ata_e:acoustic_control\|cstate_s.result_st  " "    0.274               0.000 ata_e:acoustic_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094413062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.024 " "Worst-case recovery slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 cp_i  " "    0.024               0.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094413068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.484 " "Worst-case removal slack is 0.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 cp_i  " "    0.484               0.000 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094413075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -261.001 cp_i  " "   -3.000            -261.001 cp_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.562 ata_e:acoustic_control\|cstate_s.result_st  " "   -3.000             -15.562 ata_e:acoustic_control\|cstate_s.result_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 tsc_e:tea_bag_controller\|cstate_s.process1_st  " "    0.325               0.000 tsc_e:tea_bag_controller\|cstate_s.process1_st " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640094413080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640094413080 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640094413597 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640094413598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640094413685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 14:46:53 2021 " "Processing ended: Tue Dec 21 14:46:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640094413685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640094413685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640094413685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1640094413685 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 140 s " "Quartus Prime Full Compilation was successful. 0 errors, 140 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1640094414374 ""}
