// Seed: 9408430
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output tri1 id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wor id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_12 = -1;
  assign id_4  = -1;
endmodule
module module_1 #(
    parameter id_21 = 32'd70,
    parameter id_3  = 32'd96,
    parameter id_43 = 32'd81
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5[id_3 : 1],
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26[1 : 1'b0],
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39[(id_43) : !id_3],
    id_40,
    id_41,
    id_42,
    _id_43
);
  inout wire _id_43;
  input wire id_42;
  input wire id_41;
  inout wire id_40;
  output logic [7:0] id_39;
  inout wire id_38;
  output wire id_37;
  input wire id_36;
  inout wire id_35;
  module_0 modCall_1 (
      id_37,
      id_36,
      id_38,
      id_38,
      id_40,
      id_11,
      id_14,
      id_34,
      id_18,
      id_6,
      id_30,
      id_40,
      id_25,
      id_28,
      id_11
  );
  inout wire id_34;
  inout wire id_33;
  output wire id_32;
  output wire id_31;
  output wire id_30;
  output wire id_29;
  inout wire id_28;
  input wire id_27;
  inout logic [7:0] id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire _id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  output wire _id_3;
  inout wire id_2;
  input wire id_1;
  wire [id_21 : -1 'b0] id_44, id_45, id_46, id_47;
  logic id_48;
  ;
  always $clog2(61);
  ;
  wire id_49;
endmodule
