// Seed: 1568878101
module module_0 ();
  wire id_1;
  wire id_2;
  wire id_3, id_4, id_5;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output wire id_3,
    input tri1 id_4,
    input wand id_5
);
  assign id_3 = 1;
  wire id_7;
  module_0();
endmodule
module module_2 (
    output wand id_0,
    output wand id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    input tri1 id_6,
    input tri1 id_7,
    output wor id_8,
    output wor id_9
);
  wire id_11;
  module_0();
  assign id_9 = 1;
  assign id_8 = id_2;
  always @(negedge id_7) begin
    disable id_12;
  end
endmodule
