
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.406738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.406738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.997070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.997070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.662354 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.662354 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030563    0.153357    1.930403 2311.592773 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153357    0.000000 2311.592773 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.698242 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.698242 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.009894    0.059570    1.557510 2315.255615 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.059570    0.000000 2315.255615 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035471    0.132442    0.148248 2315.404053 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.132450    0.000909 2315.404785 ^ io_west_out[6] (out)
                                           2315.404785   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.404785   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.345215   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.406738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.406738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.997070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.997070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.662354 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.662354 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030563    0.153357    1.930403 2311.592773 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153357    0.000000 2311.592773 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.698242 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.698242 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.005420    0.041053    1.487251 2315.185547 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.041053    0.000227 2315.185791 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034839    0.130237    0.141426 2315.327148 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.130247    0.000909 2315.328125 ^ io_south_out[6] (out)
                                           2315.328125   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.328125   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.421875   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.018066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.018066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.744141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.744141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.697266 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.697266 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033763    0.167810    1.579110 2311.276367 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167810    0.000000 2311.276367 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.489258 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.489258 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.007560    0.050258    1.671197 2315.160400 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.050258    0.000000 2315.160400 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035536    0.132686    0.145974 2315.306396 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.132695    0.000909 2315.307373 ^ io_west_out[4] (out)
                                           2315.307373   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.307373   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.442871   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.254150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.254150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.006592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.006592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.905029 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.905029 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026563    0.135059    1.653916 2311.559082 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135059    0.000000 2311.559082 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.403320 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.403320 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.022493    0.114258    1.660965 2315.064209 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.114258    0.000000 2315.064209 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035254    0.131662    0.160071 2315.224365 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.131713    0.000909 2315.225342 ^ io_west_out[12] (out)
                                           2315.225342   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.225342   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.524902   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.254150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.254150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.006592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.006592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.905029 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.905029 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026563    0.135059    1.653916 2311.559082 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135059    0.000000 2311.559082 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.403320 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.403320 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.004795    0.039051    1.615263 2315.018555 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.039051    0.000000 2315.018555 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.130205    0.140972 2315.159424 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.130215    0.000909 2315.160400 ^ io_south_out[12] (out)
                                           2315.160400   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.160400   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.589355   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.598877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.598877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.484131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.484131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.470703 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.470703 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009963    0.063528    2.083880 2311.554443 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063528    0.000000 2311.554443 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.246826 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.246826 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.005419    0.042539    1.768285 2315.015137 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.042539    0.000227 2315.015381 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.130232    0.141881 2315.157227 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.130242    0.000909 2315.158203 ^ io_south_out[13] (out)
                                           2315.158203   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.158203   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.592285   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.018066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.018066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.744141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.744141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.697266 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.697266 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033763    0.167810    1.579110 2311.276367 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167810    0.000000 2311.276367 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.489258 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.489258 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.005039    0.036168    1.495891 2314.985107 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.036168    0.000227 2314.985352 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034805    0.130129    0.139835 2315.125244 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.130138    0.000909 2315.126221 ^ io_south_out[4] (out)
                                           2315.126221   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.126221   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.624023   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.153076 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.153076 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.681152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.681152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.804688 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.804688 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026763    0.135311    1.735771 2311.540527 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135311    0.000000 2311.540527 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.350586 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.350586 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.009164    0.055721    1.624585 2314.975098 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.055721    0.000000 2314.975098 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035235    0.131622    0.146656 2315.121826 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.131633    0.000909 2315.122803 ^ io_west_out[7] (out)
                                           2315.122803   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.122803   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.627441   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.598877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.598877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.484131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.484131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.470703 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.470703 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009963    0.063528    2.083880 2311.554443 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063528    0.000000 2311.554443 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.246826 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.246826 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.024922    0.126976    1.702801 2314.949707 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.126976    0.000000 2314.949707 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035145    0.131291    0.162345 2315.112061 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.131341    0.000909 2315.113037 ^ io_west_out[13] (out)
                                           2315.113037   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.113037   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.637207   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.153076 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.153076 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.681152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.681152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.804688 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.804688 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026763    0.135311    1.735771 2311.540527 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135311    0.000000 2311.540527 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.350586 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.350586 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005284    0.037555    1.491571 2314.842041 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.037555    0.000227 2314.842285 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.130245    0.140517 2314.982910 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.130255    0.000909 2314.983887 ^ io_south_out[7] (out)
                                           2314.983887   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.983887   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.766113   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.014404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.014404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.518066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.518066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.299805 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.299805 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021063    0.111934    1.580929 2310.880859 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.111934    0.000000 2310.880859 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2312.955811 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2312.955811 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.008095    0.061075    1.712351 2314.668213 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.061075    0.000000 2314.668213 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035176    0.131406    0.147793 2314.815918 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.131417    0.000909 2314.816895 ^ io_west_out[5] (out)
                                           2314.816895   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.816895   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.933105   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.014404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.014404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.518066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.518066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.299805 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.299805 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021063    0.111934    1.580929 2310.880859 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.111934    0.000000 2310.880859 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2312.955811 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2312.955811 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.004695    0.043486    1.492026 2314.447754 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.043486    0.000000 2314.447754 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.130194    0.142109 2314.589844 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.130204    0.000909 2314.590820 ^ io_south_out[5] (out)
                                           2314.590820   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.590820   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.159180   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.153076 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.153076 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.681152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.681152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.804688 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.804688 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026763    0.135311    1.735771 2311.540527 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135311    0.000000 2311.540527 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.006305    0.042339    2.250545 2313.791016 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.042339    0.000000 2313.791016 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.035341    0.132013    0.143245 2313.934326 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.132021    0.000909 2313.935059 ^ io_east_out[7] (out)
                                           2313.935059   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.935059   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.814941   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.406738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.406738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.997070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.997070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.662354 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.662354 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030563    0.153357    1.930403 2311.592773 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153357    0.000000 2311.592773 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.009340    0.054151    2.184152 2313.776855 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.054151    0.000227 2313.777100 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.035421    0.132272    0.146883 2313.924072 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.132281    0.000909 2313.924805 ^ io_east_out[6] (out)
                                           2313.924805   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.924805   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.825195   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.018066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.018066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.744141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.744141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.697266 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.697266 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033763    0.167810    1.579110 2311.276367 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167810    0.000000 2311.276367 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.009092    0.053338    2.446086 2313.722412 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.053338    0.000000 2313.722412 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.035363    0.132066    0.146429 2313.868896 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.132075    0.000909 2313.869873 ^ io_east_out[4] (out)
                                           2313.869873   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.869873   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.879883   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.406738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.406738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.997070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.997070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.662354 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.662354 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030563    0.153357    1.930403 2311.592773 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153357    0.000000 2311.592773 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005287    0.040553    2.014076 2313.606689 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.040553    0.000000 2313.606689 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034886    0.130410    0.141426 2313.748291 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.130419    0.000909 2313.749023 ^ io_south_out[22] (out)
                                           2313.749023   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.749023   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.000977   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.254150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.254150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.006592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.006592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.905029 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.905029 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026563    0.135059    1.653916 2311.559082 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135059    0.000000 2311.559082 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.005749    0.039264    1.997478 2313.556641 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.039264    0.000227 2313.556885 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.035341    0.132021    0.142336 2313.699219 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.132030    0.000909 2313.699951 ^ io_east_out[12] (out)
                                           2313.699951   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.699951   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.050293   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.598877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.598877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.484131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.484131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.470703 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.470703 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009963    0.063528    2.083880 2311.554443 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063528    0.000000 2311.554443 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.004900    0.036237    1.916078 2313.470703 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.036237    0.000000 2313.470703 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.035492    0.132574    0.141654 2313.612305 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.132583    0.000909 2313.613281 ^ io_east_out[13] (out)
                                           2313.613281   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.613281   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.136719   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.254150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.254150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.006592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.006592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.905029 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.905029 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026563    0.135059    1.653916 2311.559082 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135059    0.000000 2311.559082 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.004952    0.039625    1.734406 2313.293457 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.039625    0.000227 2313.293701 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.130240    0.140972 2313.434570 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.130249    0.000909 2313.435547 ^ io_south_out[28] (out)
                                           2313.435547   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.435547   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.314941   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.598877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.598877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.484131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.484131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.470703 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.470703 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009963    0.063528    2.083880 2311.554443 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063528    0.000000 2311.554443 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005279    0.042033    1.725539 2313.280029 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.042033    0.000000 2313.280029 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034886    0.130406    0.141881 2313.421875 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.130416    0.000909 2313.422852 ^ io_south_out[29] (out)
                                           2313.422852   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.422852   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.327637   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.018066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.018066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.744141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.744141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.697266 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.697266 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033763    0.167810    1.579110 2311.276367 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167810    0.000000 2311.276367 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005066    0.036273    1.998160 2313.274658 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.036273    0.000227 2313.274902 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034877    0.130384    0.140062 2313.414795 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.130394    0.000909 2313.415771 ^ io_south_out[20] (out)
                                           2313.415771   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.415771   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.334473   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.153076 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.153076 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.681152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.681152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.804688 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.804688 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026763    0.135311    1.735771 2311.540527 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135311    0.000000 2311.540527 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005079    0.036732    1.633225 2313.173584 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.036732    0.000000 2313.173584 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.130211    0.140062 2313.313721 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.130221    0.000909 2313.314697 ^ io_south_out[23] (out)
                                           2313.314697   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.314697   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.435547   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.014404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.014404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.518066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.518066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.299805 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.299805 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021063    0.111934    1.580929 2310.880859 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.111934    0.000000 2310.880859 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007363    0.045955    2.116621 2312.997314 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.045955    0.000000 2312.997314 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.035384    0.132164    0.144382 2313.141846 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.132173    0.000909 2313.142822 ^ io_east_out[5] (out)
                                           2313.142822   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.142822   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.607422   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.817383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.817383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.584961 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.584961 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008263    0.052196    1.857643 2309.442627 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052196    0.000000 2309.442627 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.014404 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.014404 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.007187    0.044960    1.974740 2312.989258 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.044960    0.000000 2312.989258 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034787    0.130044    0.142563 2313.131836 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.130053    0.000909 2313.132812 ^ io_north_out[1] (out)
                                           2313.132812   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.132812   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.617676   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.014404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.014404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.518066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.518066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.299805 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.299805 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021063    0.111934    1.580929 2310.880859 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.111934    0.000000 2310.880859 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.004844    0.043972    1.828312 2312.709229 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.043972    0.000227 2312.709229 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.130229    0.142336 2312.851807 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.130238    0.000909 2312.852539 ^ io_south_out[21] (out)
                                           2312.852539   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.852539   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.897949   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.817383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.817383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.584961 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.584961 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008263    0.052196    1.857643 2309.442627 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052196    0.000000 2309.442627 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.014404 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.014404 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006712    0.045854    1.545232 2312.559814 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.045854    0.000000 2312.559814 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.131309    0.143700 2312.703369 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.131319    0.000909 2312.704346 ^ io_west_out[17] (out)
                                           2312.704346   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.704346   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.045898   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.153076 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.153076 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.681152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.681152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.804688 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.804688 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.009078    0.053110    2.459501 2312.264160 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.053110    0.000227 2312.264404 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.035035    0.130909    0.145519 2312.409912 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.130920    0.000909 2312.410889 ^ io_north_out[23] (out)
                                           2312.410889   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.410889   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.339355   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.406738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.406738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.997070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.997070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.662354 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.662354 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009222    0.053669    2.494744 2312.156982 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.053669    0.000000 2312.156982 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034931    0.130538    0.145519 2312.302490 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.130547    0.000909 2312.303467 ^ io_north_out[22] (out)
                                           2312.303467   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.303467   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.446777   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.153076 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.153076 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.681152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.681152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.804688 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.804688 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.006407    0.042757    2.279876 2312.084473 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.042757    0.000227 2312.084717 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.035300    0.131849    0.143245 2312.228027 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.131854    0.000682 2312.228760 ^ io_east_out[23] (out)
                                           2312.228760   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.228760   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.521484   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.254150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.254150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.006592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.006592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.905029 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.905029 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011793    0.064943    2.041816 2311.947021 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064943    0.000000 2311.947021 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.130279    0.148020 2312.094971 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.130289    0.000909 2312.095947 ^ io_north_out[28] (out)
                                           2312.095947   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.095947   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.654297   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.018066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.018066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.744141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.744141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.697266 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.697266 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.010122    0.057618    2.052730 2311.750000 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.057618    0.000000 2311.750000 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034869    0.130313    0.146201 2311.896240 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.130323    0.000909 2311.897217 ^ io_north_out[20] (out)
                                           2311.897217   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.897217   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.852539   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.254150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.254150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.006592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.006592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.905029 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.905029 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.005769    0.039344    1.842864 2311.748047 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.039344    0.000227 2311.748291 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.035271    0.131756    0.142109 2311.890381 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.131761    0.000682 2311.891113 ^ io_east_out[28] (out)
                                           2311.891113   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.891113   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.858887   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.598877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.598877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.484131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.484131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.470703 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.470703 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.004638    0.035188    2.260322 2311.730957 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.035188    0.000000 2311.730957 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.035332    0.132001    0.140972 2311.871826 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.132010    0.000909 2311.872803 ^ io_east_out[29] (out)
                                           2311.872803   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.872803   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.877441   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.406738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.406738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.997070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.997070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.662354 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.662354 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009360    0.054238    2.014531 2311.676758 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.054238    0.000227 2311.677002 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.035452    0.132362    0.147111 2311.824219 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.132368    0.000682 2311.824951 ^ io_east_out[22] (out)
                                           2311.824951   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.824951   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.925293   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.018066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.018066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.744141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.744141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.697266 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.697266 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.009340    0.054412    1.931085 2311.628418 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.054412    0.000000 2311.628418 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.035360    0.132051    0.146656 2311.775146 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.132059    0.000909 2311.775879 ^ io_east_out[20] (out)
                                           2311.775879   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.775879   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.974121   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.817383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.817383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.584961 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.584961 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008263    0.052196    1.857643 2309.442627 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052196    0.000000 2309.442627 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.007246    0.045212    1.997023 2311.439697 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.045212    0.000000 2311.439697 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034924    0.130532    0.143018 2311.582764 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.130542    0.000909 2311.583740 ^ io_north_out[17] (out)
                                           2311.583740   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.583740   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.166504   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.598877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.598877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.484131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.484131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.470703 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.470703 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.014022    0.074468    1.966328 2311.437012 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.074468    0.000000 2311.437012 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034931    0.130521    0.150294 2311.587158 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.130531    0.000909 2311.588135 ^ io_north_out[29] (out)
                                           2311.588135   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.588135   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.162109   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.014404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.014404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.518066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.518066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.299805 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.299805 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.005393    0.037240    2.039997 2311.339844 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.037240    0.000000 2311.339844 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.130325    0.140290 2311.480225 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.130335    0.000909 2311.480957 ^ io_north_out[21] (out)
                                           2311.480957   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.480957   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.269043   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.817383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.817383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.584961 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.584961 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008263    0.052196    1.857643 2309.442627 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052196    0.000000 2309.442627 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.004708    0.036031    1.789886 2311.232666 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.036031    0.000227 2311.232666 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.035416    0.132339    0.141426 2311.374268 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.132345    0.000682 2311.375000 ^ io_east_out[17] (out)
                                           2311.375000   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.375000   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.375000   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.014404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.014404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.518066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.518066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.299805 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.299805 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.007276    0.045592    1.811031 2311.110840 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.045592    0.000000 2311.110840 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.035232    0.131616    0.143928 2311.254883 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.131625    0.000909 2311.255859 ^ io_east_out[21] (out)
                                           2311.255859   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.255859   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.494141   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.406738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.406738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.997070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.997070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009227    0.053693    2.137085 2310.134033 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.053693    0.000000 2310.134033 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.035034    0.130907    0.145747 2310.279785 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.130918    0.000909 2310.280762 ^ io_north_out[6] (out)
                                           2310.280762   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.280762   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.469238   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.254150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.254150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.006592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.006592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011580    0.064117    2.077286 2310.083984 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.064117    0.000000 2310.083984 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034865    0.130297    0.147793 2310.231689 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.130306    0.000909 2310.232666 ^ io_north_out[12] (out)
                                           2310.232666   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.232666   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.517578   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.153076 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.153076 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.681152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.681152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.009003    0.052788    2.287834 2309.968994 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.052788    0.000000 2309.968994 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.130288    0.145064 2310.114014 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.130298    0.000909 2310.114990 ^ io_north_out[7] (out)
                                           2310.114990   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.114990   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.635254   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.018066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.018066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.744141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.744141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.010038    0.057250    2.066145 2309.810303 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.057250    0.000000 2309.810303 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034786    0.130018    0.145974 2309.956299 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.130027    0.000909 2309.957275 ^ io_north_out[4] (out)
                                           2309.957275   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.957275   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.792480   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.254150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.254150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.006592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.006592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.022468    0.114142    1.660965 2309.667480 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.114142    0.000000 2309.667480 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035238    0.131611    0.160071 2309.827637 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.131663    0.001137 2309.828857 ^ io_west_out[28] (out)
                                           2309.828857   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.828857   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.921387   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.406738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.406738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.997070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.997070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009303    0.057105    1.555463 2309.552490 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.057105    0.000000 2309.552490 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.131289    0.146883 2309.699463 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.131299    0.000909 2309.700195 ^ io_west_out[22] (out)
                                           2309.700195   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.700195   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.049805   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.014404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.014404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.518066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.518066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.005180    0.036368    2.008619 2309.526611 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.036368    0.000000 2309.526611 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034865    0.130344    0.140062 2309.666748 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.130354    0.000909 2309.667480 ^ io_north_out[5] (out)
                                           2309.667480   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.667480   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.083008   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.018066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.018066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.744141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.744141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007597    0.050408    1.671197 2309.415283 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.050408    0.000000 2309.415283 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.131297    0.145064 2309.560547 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.131308    0.000909 2309.561279 ^ io_west_out[20] (out)
                                           2309.561279   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.561279   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.188965   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.153076 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.153076 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.681152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.681152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.009203    0.055879    1.624812 2309.305908 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.055879    0.000000 2309.305908 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035297    0.131846    0.146883 2309.452881 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.131858    0.001137 2309.454102 ^ io_west_out[23] (out)
                                           2309.454102   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.454102   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.295898   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.014404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.014404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.518066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.518066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008512    0.062578    1.713943 2309.231934 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.062578    0.000000 2309.231934 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035408    0.132214    0.148702 2309.380615 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.132222    0.000909 2309.381592 ^ io_west_out[21] (out)
                                           2309.381592   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.381592   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.368164   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.817383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.817383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.584961 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.584961 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004602    0.035626    1.646640 2309.231689 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.035626    0.000227 2309.231934 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.035415    0.132299    0.141199 2309.373047 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.132308    0.000909 2309.374023 ^ io_east_out[1] (out)
                                           2309.374023   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.374023   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.375977   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.598877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.598877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.484131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.484131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.024898    0.126865    1.702801 2309.186768 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.126865    0.000000 2309.186768 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.035164    0.131357    0.162345 2309.349121 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.131408    0.000909 2309.350098 ^ io_west_out[29] (out)
                                           2309.350098   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.350098   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.400391   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.598877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.598877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.484131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.484131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.013998    0.074357    1.667786 2309.151855 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.074357    0.000000 2309.151855 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.130271    0.150067 2309.302002 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.130280    0.000909 2309.302734 ^ io_north_out[13] (out)
                                           2309.302734   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.302734   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.447266   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.817383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.817383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.584961 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.584961 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005280    0.038645    1.346962 2308.931885 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.038645    0.000227 2308.932129 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.130506    0.140972 2309.073242 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.130516    0.000909 2309.074219 ^ io_south_out[17] (out)
                                           2309.074219   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.074219   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.675781   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007963    0.034074   14.216994 2305.676514 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.034074    0.000000 2305.676514 v cell3/SBsouth_in[3] (fpgacell)
     1    0.006463    0.030909    1.938588 2307.614990 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.030909    0.000000 2307.614990 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034872    0.063774    0.118234 2307.733398 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.063789    0.000909 2307.734131 v io_north_out[19] (out)
                                           2307.734131   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.734131   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.016113   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007963    0.050829   14.473700 2305.933105 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.050829    0.000000 2305.933105 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.007847    0.049587    1.605940 2307.539062 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.049587    0.000000 2307.539062 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.035288    0.131807    0.145292 2307.684326 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.131815    0.000909 2307.685303 ^ io_east_out[19] (out)
                                           2307.685303   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.685303   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.064453   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.817383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.817383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.007288    0.048176    1.547278 2307.364746 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.048176    0.000000 2307.364746 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035487    0.132515    0.145292 2307.510010 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.132523    0.000909 2307.510986 ^ io_west_out[1] (out)
                                           2307.510986   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.510986   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.239258   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.817383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.817383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.005196    0.038318    1.467470 2307.284912 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.038318    0.000227 2307.285156 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.129961    0.140517 2307.425537 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.129970    0.000909 2307.426514 ^ io_south_out[1] (out)
                                           2307.426514   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.426514   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.323730   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007105    0.045325   14.713123 2306.172607 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.045325    0.000000 2306.172607 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.035483    0.132516    0.144382 2306.316895 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.132526    0.000909 2306.317871 ^ io_east_out[8] (out)
                                           2306.317871   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.317871   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.432617   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006540    0.043026   14.658099 2306.117676 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.043026    0.000227 2306.117676 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.035433    0.132342    0.143473 2306.261230 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.132351    0.000909 2306.262207 ^ io_east_out[11] (out)
                                           2306.262207   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.262207   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.487793   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007938    0.049964   14.582838 2306.042236 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.049964    0.000227 2306.042480 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.035483    0.132504    0.145747 2306.188232 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.132513    0.000909 2306.189209 ^ io_east_out[3] (out)
                                           2306.189209   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.189209   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.560547   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007130    0.045360   14.551688 2306.011230 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.045360    0.000227 2306.011475 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.035349    0.132036    0.144155 2306.155518 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.132044    0.000909 2306.156494 ^ io_east_out[9] (out)
                                           2306.156494   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.156494   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.593262   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004963    0.040385   14.339549 2305.799072 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.040385    0.000227 2305.799316 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.130501    0.141426 2305.940674 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.130511    0.000909 2305.941650 ^ io_south_out[24] (out)
                                           2305.941650   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.941650   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.808594   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006183    0.041701   14.195848 2305.655273 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.041701    0.000227 2305.655518 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.130263    0.141654 2305.797119 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.130273    0.000909 2305.798096 ^ io_south_out[27] (out)
                                           2305.798096   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.798096   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.951660   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005027    0.036600   14.139005 2305.598389 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.036600    0.000227 2305.598633 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.129965    0.140062 2305.738770 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.129974    0.000909 2305.739746 ^ io_south_out[25] (out)
                                           2305.739746   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.739746   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.010254   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005196    0.037596   14.132639 2305.592041 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.037596    0.000000 2305.592041 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.130209    0.140517 2305.732666 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.130219    0.000909 2305.733643 ^ io_south_out[19] (out)
                                           2305.733643   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.733643   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.016113   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008329    0.051576   13.877752 2305.337158 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.051576    0.000227 2305.337402 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.035332    0.131955    0.145974 2305.483398 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.131964    0.000909 2305.484375 ^ io_east_out[2] (out)
                                           2305.484375   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.484375   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.265625   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005592    0.039656   13.791123 2305.250488 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.039656    0.000000 2305.250488 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.035425    0.132324    0.142563 2305.393066 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.132333    0.000909 2305.394043 ^ io_east_out[10] (out)
                                           2305.394043   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.394043   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.355957   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006874    0.044389   13.775434 2305.234863 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.044389    0.000000 2305.234863 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.035416    0.132280    0.143928 2305.378906 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.132289    0.000909 2305.379639 ^ io_east_out[0] (out)
                                           2305.379639   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.379639   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.370117   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.013398    0.072352   11.791371 2301.346191 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.072352    0.000000 2301.346191 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034925    0.130504    0.149839 2301.495850 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.130514    0.000909 2301.496826 ^ io_north_out[24] (out)
                                           2301.496826   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.496826   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.253418   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007084    0.045236   11.745442 2301.300293 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.045236    0.000000 2301.300293 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.035332    0.131974    0.143928 2301.444092 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.131982    0.000909 2301.445068 ^ io_east_out[24] (out)
                                           2301.445068   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.445068   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.305176   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006569    0.043146   11.690645 2301.245361 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.043146    0.000227 2301.245605 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.035409    0.132240    0.143700 2301.389404 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.132246    0.000682 2301.389893 ^ io_east_out[27] (out)
                                           2301.389893   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.389893   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.359863   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.015466    0.081040   11.666316 2301.220947 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.081040    0.000000 2301.220947 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034865    0.130244    0.151658 2301.372803 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.130293    0.000909 2301.373535 ^ io_north_out[27] (out)
                                           2301.373535   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.373535   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.376465   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.010879    0.061017   11.602879 2301.157715 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.061017    0.000000 2301.157715 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034786    0.130016    0.146883 2301.304443 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.130026    0.000909 2301.305420 ^ io_north_out[25] (out)
                                           2301.305420   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.305420   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.444824   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007640    0.047539   11.585826 2301.140625 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.047539    0.000000 2301.140625 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.035369    0.132099    0.144837 2301.285400 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.132108    0.000909 2301.286377 ^ io_east_out[25] (out)
                                           2301.286377   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.286377   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.463867   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.008417    0.051940   10.910526 2300.465332 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.051940    0.000227 2300.465576 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.035275    0.131733    0.145974 2300.611572 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.131739    0.000682 2300.612061 ^ io_east_out[18] (out)
                                           2300.612061   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.612061   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.137695   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005434    0.039029   10.822760 2300.377441 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.039029    0.000000 2300.377441 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.035301    0.131882    0.142109 2300.519531 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.131891    0.000909 2300.520508 ^ io_east_out[26] (out)
                                           2300.520508   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.520508   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.229492   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006817    0.044153   10.807526 2300.362305 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.044153    0.000000 2300.362305 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.035217    0.131548    0.143473 2300.505859 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.131553    0.000682 2300.506348 ^ io_east_out[16] (out)
                                           2300.506348   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.506348   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.243652   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005585    0.029247    7.883046 2299.342529 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.029247    0.000000 2299.342529 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.063597    0.117325 2299.459717 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.063611    0.000909 2299.460693 v io_south_out[18] (out)
                                           2299.460693   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2299.460693   data arrival time
---------------------------------------------------------------------------------------------
                                           5700.289062   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.459473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.459473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004420    0.027297    4.574759 2296.034180 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.027297    0.000000 2296.034180 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.063705    0.116643 2296.150879 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.063720    0.000909 2296.151855 v io_south_out[26] (out)
                                           2296.151855   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2296.151855   data arrival time
---------------------------------------------------------------------------------------------
                                           5703.598145   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005713    0.029482    5.656830 2295.211670 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.029482    0.000000 2295.211670 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034786    0.063640    0.117552 2295.329102 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.063654    0.000909 2295.330078 v io_north_out[18] (out)
                                           2295.330078   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2295.330078   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.419922   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.012163    0.042588    5.066340 2294.621094 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.042588    0.000000 2294.621094 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034872    0.063776    0.122782 2294.743896 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.063791    0.000909 2294.744873 v io_north_out[26] (out)
                                           2294.744873   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2294.744873   data arrival time
---------------------------------------------------------------------------------------------
                                           5705.005371   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.750244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.750244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.077637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.077637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.848145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.848145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.212158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.212158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.554688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.554688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007827    0.047706    4.469257 2294.023926 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.047706    0.000000 2294.023926 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034865    0.130315    0.143473 2294.167480 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.130325    0.000909 2294.168457 ^ io_north_out[16] (out)
                                           2294.168457   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2294.168457   data arrival time
---------------------------------------------------------------------------------------------
                                           5705.581543   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.006646    0.042633    1.813078 2269.635010 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.042633    0.000000 2269.635010 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.130311    0.142109 2269.777100 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.130321    0.000909 2269.778076 ^ io_north_out[3] (out)
                                           2269.778076   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2269.778076   data arrival time
---------------------------------------------------------------------------------------------
                                           5729.972168   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.356201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.356201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.822021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.822021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008321    0.055972    1.720082 2269.541992 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.055972    0.000000 2269.541992 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035176    0.131410    0.146656 2269.688721 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.131421    0.000909 2269.689453 ^ io_west_out[19] (out)
                                           2269.689453   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2269.689453   data arrival time
---------------------------------------------------------------------------------------------
                                           5730.060547   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.013287    0.071857   15.617844 2253.341309 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.071857    0.000000 2253.341309 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034787    0.130012    0.149385 2253.490723 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.130021    0.000909 2253.491699 ^ io_north_out[8] (out)
                                           2253.491699   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.491699   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.258789   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.015438    0.080916   15.493015 2253.216553 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.080916    0.000000 2253.216553 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034786    0.129962    0.151431 2253.367920 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.130010    0.000909 2253.368896 ^ io_north_out[11] (out)
                                           2253.368896   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.368896   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.381348   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010901    0.061114   15.429806 2253.153320 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.061114    0.000000 2253.153320 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034930    0.130531    0.147111 2253.300537 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.130541    0.000909 2253.301270 ^ io_north_out[9] (out)
                                           2253.301270   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.301270   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.448730   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009912    0.061268   15.279511 2253.003174 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.061268    0.000000 2253.003174 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035176    0.131405    0.147793 2253.150879 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.131416    0.000909 2253.151855 ^ io_west_out[24] (out)
                                           2253.151855   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.151855   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.598145   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.027018    0.136817   15.169462 2252.893066 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.136817    0.000000 2252.893066 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.131323    0.163254 2253.056152 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.131373    0.000909 2253.057129 ^ io_west_out[27] (out)
                                           2253.057129   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.057129   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.692871   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010219    0.061546   15.171737 2252.895264 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.061546    0.000000 2252.895264 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035132    0.131248    0.147793 2253.042969 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.131259    0.000909 2253.043945 ^ io_west_out[25] (out)
                                           2253.043945   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.043945   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.706055   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005744    0.029539    9.483756 2247.207275 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.029539    0.000000 2247.207275 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034930    0.063866    0.117552 2247.324951 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.063881    0.000909 2247.325684 v io_north_out[2] (out)
                                           2247.325684   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2247.325684   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.424316   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007821    0.056508    8.954431 2246.677979 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.056508    0.000000 2246.677979 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035306    0.131875    0.147111 2246.825195 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.131886    0.001137 2246.826172 ^ io_west_out[18] (out)
                                           2246.826172   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.826172   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.923828   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.012346    0.067389    8.893040 2246.616699 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.067389    0.000000 2246.616699 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.130278    0.148475 2246.765137 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.130288    0.000909 2246.765869 ^ io_north_out[10] (out)
                                           2246.765869   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.765869   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.984375   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008032    0.048590    8.474672 2246.198242 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.048590    0.000000 2246.198242 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.130296    0.143928 2246.342041 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.130305    0.000909 2246.343018 ^ io_north_out[0] (out)
                                           2246.343018   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.343018   data arrival time
---------------------------------------------------------------------------------------------
                                           5753.407227   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007914    0.034783    5.558604 2243.282227 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.034783    0.000000 2243.282227 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035555    0.064764    0.120508 2243.402588 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.064776    0.000909 2243.403564 v io_west_out[26] (out)
                                           2243.403564   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2243.403564   data arrival time
---------------------------------------------------------------------------------------------
                                           5756.346680   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.291016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.291016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.319580 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.319580 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.164551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.164551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.053955 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.053955 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.705811 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.705811 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.280518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.280518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.723633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.723633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005991    0.043444    1.489980 2239.213623 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.043444    0.000000 2239.213623 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035407    0.132239    0.143700 2239.357178 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.132247    0.000909 2239.358154 ^ io_west_out[16] (out)
                                           2239.358154   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2239.358154   data arrival time
---------------------------------------------------------------------------------------------
                                           5760.392090   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.027612    0.139558    1.527496 2220.928955 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.139558    0.000000 2220.928955 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035607    0.132957    0.164846 2221.093994 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.133006    0.000909 2221.094727 ^ io_west_out[11] (out)
                                           2221.094727   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2221.094727   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.655273   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.148193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.148193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.951660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.951660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.803223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.803223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.585205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.585205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2204.969727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2204.969727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.401611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.401611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006147    0.041554    1.411081 2220.812744 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.041554    0.000227 2220.812744 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.129953    0.141426 2220.954346 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.129962    0.000909 2220.955322 ^ io_south_out[11] (out)
                                           2220.955322   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2220.955322   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.794922   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010364    0.062143    1.527269 2197.893555 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.062143    0.000000 2197.893555 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035543    0.132696    0.148930 2198.042480 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.132705    0.000909 2198.043457 ^ io_west_out[9] (out)
                                           2198.043457   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.043457   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.707031   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.871826 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.871826 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.081055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.081055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.923828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.923828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.874756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.874756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.791748 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.791992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.366211 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.366211 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.005127    0.036998    1.353328 2197.719727 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.036998    0.000227 2197.719971 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.130510    0.140517 2197.860352 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.130520    0.000909 2197.861328 ^ io_south_out[9] (out)
                                           2197.861328   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.861328   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.888672   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.009883    0.061155    1.646868 2173.567871 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.061155    0.000000 2173.567871 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.035109    0.131170    0.147566 2173.715332 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.131180    0.000909 2173.716309 ^ io_west_out[8] (out)
                                           2173.716309   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2173.716309   data arrival time
---------------------------------------------------------------------------------------------
                                           5826.034180   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.538330 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.538330 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.920898 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.920898 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.004896    0.040144    1.565468 2173.486328 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.040144    0.000227 2173.486572 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.129956    0.140972 2173.627686 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.129965    0.000909 2173.628418 ^ io_south_out[8] (out)
                                           2173.628418   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2173.628418   data arrival time
---------------------------------------------------------------------------------------------
                                           5826.121582   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008324    0.055989   15.234946 2161.109863 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.055989    0.000000 2161.109863 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.131290    0.146429 2161.256104 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.131300    0.000909 2161.257080 ^ io_west_out[3] (out)
                                           2161.257080   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.257080   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.493164   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005293    0.037984   14.991883 2160.866699 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.037984    0.000227 2160.866943 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034876    0.130379    0.140744 2161.007568 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.130388    0.000909 2161.008545 ^ io_south_out[3] (out)
                                           2161.008545   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.008545   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.741699   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007789    0.056395    8.954203 2154.829102 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.056395    0.000000 2154.829102 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035235    0.131621    0.146883 2154.975830 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.131632    0.000909 2154.976807 ^ io_west_out[2] (out)
                                           2154.976807   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2154.976807   data arrival time
---------------------------------------------------------------------------------------------
                                           5844.773438   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005668    0.029399    8.742290 2154.617188 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.029399    0.000000 2154.617188 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.063835    0.117552 2154.734619 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.063850    0.000909 2154.735596 v io_south_out[2] (out)
                                           2154.735596   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2154.735596   data arrival time
---------------------------------------------------------------------------------------------
                                           5845.014160   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007424    0.033763    5.557240 2151.432129 v cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.033763    0.000000 2151.432129 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035172    0.064240    0.119599 2151.551758 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.064257    0.000909 2151.552490 v io_west_out[10] (out)
                                           2151.552490   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.552490   data arrival time
---------------------------------------------------------------------------------------------
                                           5848.197754   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004609    0.027592    5.434231 2151.309082 v cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.027592    0.000000 2151.309082 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.063720    0.116870 2151.426025 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.063735    0.000909 2151.426758 v io_south_out[10] (out)
                                           2151.426758   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.426758   data arrival time
---------------------------------------------------------------------------------------------
                                           5848.323242   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005564    0.041801    1.488388 2147.363281 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.041801    0.000000 2147.363281 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035164    0.131399    0.142563 2147.505859 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.131410    0.000909 2147.506592 ^ io_west_out[0] (out)
                                           2147.506592   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.506592   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.243652   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.874756 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.874756 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006378    0.041525    1.318313 2147.193115 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.041525    0.000227 2147.193359 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.130235    0.141654 2147.334961 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.130244    0.000909 2147.335938 ^ io_south_out[0] (out)
                                           2147.335938   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.335938   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.414062   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003935    0.017990    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017991    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.070915    0.076170 2000.086426 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.070916    0.000227 2000.086670 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.479858 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.479858 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.297852 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.297852 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.647583 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.647583 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.604858 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.604858 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.394531 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.394531 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.825928 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.825928 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.457520 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.457520 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.275391 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.275391 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.503174 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.503174 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.273926 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.273926 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.637939 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.638184 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.679199 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.679199 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.548584 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.548828 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.338379 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.338379 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2103.986328 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2103.986328 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.124023 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.124023 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.028809 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.029053 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.706543 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.706543 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.473389 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.473389 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.202393 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.202393 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005196    0.036590    1.487933 2145.690430 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.036590    0.000000 2145.690430 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.130212    0.140062 2145.830566 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.130221    0.000909 2145.831299 ^ io_south_out[16] (out)
                                           2145.831299   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2145.831299   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.918945   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010972    0.041821    0.027512 2000.027588 ^ config_en (in)
                                                         config_en (net)
                      0.041823    0.000000 2000.027588 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.113519    0.103476    0.117780 2000.145386 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.103608    0.003183 2000.148560 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.163393    0.136675    0.119144 2000.267700 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.198749    0.073214 2000.340942 ^ cell0/config_en (fpgacell)
                                           2000.340942   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020159    0.072033    0.050022 10000.049805 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000 10000.049805 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110049 10000.160156 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.050480    0.006366 10000.166016 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.107163    0.137334 10000.303711 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.108312    0.009095 10000.312500 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.062500   clock uncertainty
                                  0.000000 10000.062500   clock reconvergence pessimism
                                 -2.448860 9997.613281   library setup time
                                           9997.613281   data required time
---------------------------------------------------------------------------------------------
                                           9997.613281   data required time
                                           -2000.340942   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.272461   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010972    0.041821    0.027512 2000.027588 ^ config_en (in)
                                                         config_en (net)
                      0.041823    0.000000 2000.027588 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.113519    0.103476    0.117780 2000.145386 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.103608    0.003183 2000.148560 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.163393    0.136675    0.119144 2000.267700 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.186817    0.063665 2000.331299 ^ cell1/config_en (fpgacell)
                                           2000.331299   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020159    0.072033    0.050022 10000.049805 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000 10000.049805 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110049 10000.160156 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.050480    0.006366 10000.166016 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.107163    0.137334 10000.303711 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.113659    0.020918 10000.325195 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.074219   clock uncertainty
                                  0.000000 10000.074219   clock reconvergence pessimism
                                 -2.448860 9997.625000   library setup time
                                           9997.625000   data required time
---------------------------------------------------------------------------------------------
                                           9997.625000   data required time
                                           -2000.331299   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.294434   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020159    0.072033    0.049930    0.049930 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000    0.049930 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110283    0.160213 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.049292    0.000541    0.160754 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.101689    0.139348    0.300102 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.102527    0.007432    0.307534 ^ cell3/clk (fpgacell)
     2    0.027157    0.138906    1.922022    2.229556 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.138919    0.003623    2.233179 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.035276    0.131763    0.163989    2.397168 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.131764    0.000698    2.397866 ^ config_data_out (out)
                                              2.397866   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.397866   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.352539   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010972    0.041821    0.027512 2000.027588 ^ config_en (in)
                                                         config_en (net)
                      0.041823    0.000000 2000.027588 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.113519    0.103476    0.117780 2000.145386 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.106670    0.014325 2000.159668 ^ cell2/config_en (fpgacell)
                                           2000.159668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020159    0.072033    0.050022 10000.049805 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000 10000.049805 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110049 10000.160156 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.049292    0.000909 10000.161133 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.101689    0.139153 10000.299805 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.102844    0.009095 10000.309570 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.059570   clock uncertainty
                                  0.000000 10000.059570   clock reconvergence pessimism
                                 -2.448860 9997.610352   library setup time
                                           9997.610352   data required time
---------------------------------------------------------------------------------------------
                                           9997.610352   data required time
                                           -2000.159668   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.450195   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010972    0.041821    0.027512 2000.027588 ^ config_en (in)
                                                         config_en (net)
                      0.041823    0.000000 2000.027588 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.113519    0.103476    0.117780 2000.145386 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.103720    0.004320 2000.149658 ^ cell3/config_en (fpgacell)
                                           2000.149658   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020159    0.072033    0.050022 10000.049805 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000 10000.049805 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110049 10000.160156 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.049292    0.000909 10000.161133 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.101689    0.139153 10000.299805 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.102527    0.007276 10000.307617 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.057617   clock uncertainty
                                  0.000000 10000.057617   clock reconvergence pessimism
                                 -2.448860 9997.608398   library setup time
                                           9997.608398   data required time
---------------------------------------------------------------------------------------------
                                           9997.608398   data required time
                                           -2000.149658   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.458008   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011293    0.042911    0.028194 2000.028198 ^ nrst (in)
                                                         nrst (net)
                      0.042915    0.000000 2000.028198 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.119738    0.108695    0.119599 2000.147827 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.108801    0.002956 2000.150757 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.169953    0.140643    0.119371 2000.270142 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.210319    0.079353 2000.349487 ^ cell0/nrst (fpgacell)
                                           2000.349487   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020159    0.072033    0.050022 10000.049805 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000 10000.049805 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110049 10000.160156 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.050480    0.006366 10000.166016 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.107163    0.137334 10000.303711 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.108312    0.009095 10000.312500 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.062500   clock uncertainty
                                  0.000000 10000.062500   clock reconvergence pessimism
                                 -1.055470 9999.006836   library setup time
                                           9999.006836   data required time
---------------------------------------------------------------------------------------------
                                           9999.006836   data required time
                                           -2000.349487   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.656738   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011293    0.042911    0.028194 2000.028198 ^ nrst (in)
                                                         nrst (net)
                      0.042915    0.000000 2000.028198 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.119738    0.108695    0.119599 2000.147827 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.108801    0.002956 2000.150757 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.169953    0.140643    0.119371 2000.270142 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.195867    0.067985 2000.338135 ^ cell1/nrst (fpgacell)
                                           2000.338135   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020159    0.072033    0.050022 10000.049805 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000 10000.049805 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110049 10000.160156 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.050480    0.006366 10000.166016 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.107163    0.137334 10000.303711 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.113659    0.020918 10000.325195 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.074219   clock uncertainty
                                  0.000000 10000.074219   clock reconvergence pessimism
                                 -1.055470 9999.018555   library setup time
                                           9999.018555   data required time
---------------------------------------------------------------------------------------------
                                           9999.018555   data required time
                                           -2000.338135   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.680664   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011293    0.042911    0.028194 2000.028198 ^ nrst (in)
                                                         nrst (net)
                      0.042915    0.000000 2000.028198 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.119738    0.108695    0.119599 2000.147827 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.113063    0.017053 2000.164917 ^ cell2/nrst (fpgacell)
                                           2000.164917   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020159    0.072033    0.050022 10000.049805 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000 10000.049805 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110049 10000.160156 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.049292    0.000909 10000.161133 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.101689    0.139153 10000.299805 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.102844    0.009095 10000.309570 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.059570   clock uncertainty
                                  0.000000 10000.059570   clock reconvergence pessimism
                                 -1.055470 9999.002930   library setup time
                                           9999.002930   data required time
---------------------------------------------------------------------------------------------
                                           9999.002930   data required time
                                           -2000.164917   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.838867   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011293    0.042911    0.028194 2000.028198 ^ nrst (in)
                                                         nrst (net)
                      0.042915    0.000000 2000.028198 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.119738    0.108695    0.119599 2000.147827 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.109010    0.005002 2000.152832 ^ cell3/nrst (fpgacell)
                                           2000.152832   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020159    0.072033    0.050022 10000.049805 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000 10000.049805 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110049 10000.160156 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.049292    0.000909 10000.161133 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.101689    0.139153 10000.299805 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.102527    0.007276 10000.307617 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.057617   clock uncertainty
                                  0.000000 10000.057617   clock reconvergence pessimism
                                 -1.055470 9999.000977   library setup time
                                           9999.000977   data required time
---------------------------------------------------------------------------------------------
                                           9999.000977   data required time
                                           -2000.152832   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.848633   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     1    0.003920    0.006366    0.003183 2000.003174 v config_data_in (in)
                                                         config_data_in (net)
                      0.006372    0.000000 2000.003174 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037395    0.060369    0.115961 2000.119141 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.060482    0.001819 2000.120972 v cell0/config_data_in (fpgacell)
                                           2000.120972   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020159    0.072033    0.050022 10000.049805 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000 10000.049805 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110049 10000.160156 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.050480    0.006366 10000.166016 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.107163    0.137334 10000.303711 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.108312    0.009095 10000.312500 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.062500   clock uncertainty
                                  0.000000 10000.062500   clock reconvergence pessimism
                                  0.225470 10000.288086   library setup time
                                           10000.288086   data required time
---------------------------------------------------------------------------------------------
                                           10000.288086   data required time
                                           -2000.120972   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.167480   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020159    0.072033    0.049930    0.049930 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000    0.049930 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110283    0.160213 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.050480    0.006013    0.166225 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.107163    0.137768    0.303994 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.113659    0.020489    0.324482 ^ cell1/clk (fpgacell)
     1    0.099406    0.479282    2.148799    2.473282 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.481044    0.025871    2.499152 ^ cell2/config_data_in (fpgacell)
                                              2.499152   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020159    0.072033    0.050022 10000.049805 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000 10000.049805 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110049 10000.160156 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.049292    0.000909 10000.161133 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.101689    0.139153 10000.299805 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.102844    0.009095 10000.309570 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.059570   clock uncertainty
                                  0.000000 10000.059570   clock reconvergence pessimism
                                  0.387480 10000.446289   library setup time
                                           10000.446289   data required time
---------------------------------------------------------------------------------------------
                                           10000.446289   data required time
                                             -2.499152   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.947266   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020159    0.072033    0.049930    0.049930 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000    0.049930 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110283    0.160213 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.050480    0.006013    0.166225 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.107163    0.137768    0.303994 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.108312    0.009046    0.313039 ^ cell0/clk (fpgacell)
     1    0.088571    0.428178    2.115926    2.428966 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.428929    0.015892    2.444858 ^ cell1/config_data_in (fpgacell)
                                              2.444858   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020159    0.072033    0.050022 10000.049805 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000 10000.049805 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110049 10000.160156 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.050480    0.006366 10000.166016 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.107163    0.137334 10000.303711 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.113659    0.020918 10000.325195 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.074219   clock uncertainty
                                  0.000000 10000.074219   clock reconvergence pessimism
                                  0.387480 10000.461914   library setup time
                                           10000.461914   data required time
---------------------------------------------------------------------------------------------
                                           10000.461914   data required time
                                             -2.444858   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.017578   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020159    0.072033    0.049930    0.049930 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000    0.049930 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110283    0.160213 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.049292    0.000541    0.160754 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.101689    0.139348    0.300102 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.102844    0.008674    0.308776 ^ cell2/clk (fpgacell)
     1    0.086074    0.416354    2.108077    2.416853 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.417076    0.015373    2.432226 ^ cell3/config_data_in (fpgacell)
                                              2.432226   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020159    0.072033    0.050022 10000.049805 ^ clk (in)
                                                         clk (net)
                      0.072088    0.000000 10000.049805 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045961    0.049279    0.110049 10000.160156 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.049292    0.000909 10000.161133 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.101689    0.139153 10000.299805 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.102527    0.007276 10000.307617 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.057617   clock uncertainty
                                  0.000000 10000.057617   clock reconvergence pessimism
                                  0.387480 10000.444336   library setup time
                                           10000.444336   data required time
---------------------------------------------------------------------------------------------
                                           10000.444336   data required time
                                             -2.432226   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.012695   slack (MET)



