[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847323 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847323 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847323 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11364670 heartbeat IPC: 1.174 cumulative IPC: 1.174 (Simulation time: 00 hr 01 min 46 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18450700 heartbeat IPC: 1.411 cumulative IPC: 1.282 (Simulation time: 00 hr 02 min 44 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26317584 heartbeat IPC: 1.271 cumulative IPC: 1.278 (Simulation time: 00 hr 03 min 46 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 30915853 cumulative IPC: 1.294 (Simulation time: 00 hr 04 min 44 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 30915853 cumulative IPC: 1.294 (Simulation time: 00 hr 04 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.294 instructions: 40000000 cycles: 30915853
CPU 0 Branch Prediction Accuracy: 95.54% MPKI: 10.06 Average ROB Occupancy at Mispredict: 47.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.192
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197793 HIT:     194184 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197793 HIT:     194184 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568436 HIT:     460249 MISS:     108187 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430593 HIT:     343498 MISS:      87095 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35350 HIT:      21329 MISS:      14021 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95416 HIT:      95164 MISS:        252 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7077 HIT:        258 MISS:       6819 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.09 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3367634 HIT:    3096793 MISS:     270841 MSHR_MERGE:      71120
cpu0->cpu0_L1I LOAD         ACCESS:    3367634 HIT:    3096793 MISS:     270841 MSHR_MERGE:      71120
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.433 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13240093 HIT:   12820806 MISS:     419287 MSHR_MERGE:     145982
cpu0->cpu0_L1D LOAD         ACCESS:    7347762 HIT:    7050172 MISS:     297590 MSHR_MERGE:      66716
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884592 HIT:    5769989 MISS:     114603 MSHR_MERGE:      79249
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7739 HIT:        645 MISS:       7094 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2977981 HIT:    2933034 MISS:      44947 MSHR_MERGE:      29074
cpu0->cpu0_ITLB LOAD         ACCESS:    2977981 HIT:    2933034 MISS:      44947 MSHR_MERGE:      29074
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.303 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12510959 HIT:   12269516 MISS:     241443 MSHR_MERGE:      59523
cpu0->cpu0_DTLB LOAD         ACCESS:   12510959 HIT:   12269516 MISS:     241443 MSHR_MERGE:      59523
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.845 cycles
cpu0->LLC TOTAL        ACCESS:     136807 HIT:     129462 MISS:       7345 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87095 HIT:      83917 MISS:       3178 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      14021 HIT:      11308 MISS:       2713 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28872 HIT:      28762 MISS:        110 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6819 HIT:       5475 MISS:       1344 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        508
  ROW_BUFFER_MISS:       6727
  AVG DBUS CONGESTED CYCLE: 5.536
Channel 0 WQ ROW_BUFFER_HIT:         17
  ROW_BUFFER_MISS:        125
  FULL:          0
Channel 0 REFRESHES ISSUED:       2576
