#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018099d01a90 .scope module, "Full_Adder_32bit" "Full_Adder_32bit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000018099d6e970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018099d02bc0_0 .net *"_ivl_10", 0 0, L_0000018099d6e970;  1 drivers
v0000018099d02300_0 .net *"_ivl_11", 32 0, L_0000018099d6d040;  1 drivers
v0000018099d02580_0 .net *"_ivl_13", 32 0, L_0000018099d6d0e0;  1 drivers
L_0000018099d6e9b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018099d01d60_0 .net *"_ivl_16", 31 0, L_0000018099d6e9b8;  1 drivers
v0000018099d01e00_0 .net *"_ivl_17", 32 0, L_0000018099db7100;  1 drivers
v0000018099d01f40_0 .net *"_ivl_3", 32 0, L_0000018099d6cf00;  1 drivers
L_0000018099d6e928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018099d021c0_0 .net *"_ivl_6", 0 0, L_0000018099d6e928;  1 drivers
v0000018099d01fe0_0 .net *"_ivl_7", 32 0, L_0000018099d6cfa0;  1 drivers
o0000018099d1a168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000018099d02080_0 .net "a", 31 0, o0000018099d1a168;  0 drivers
o0000018099d1a198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000018099d02120_0 .net "b", 31 0, o0000018099d1a198;  0 drivers
o0000018099d1a1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018099d029e0_0 .net "cin", 0 0, o0000018099d1a1c8;  0 drivers
v0000018099d02760_0 .net "cout", 0 0, L_0000018099d6d540;  1 drivers
v0000018099d02260_0 .net "sum", 31 0, L_0000018099d6ce60;  1 drivers
L_0000018099d6d540 .part L_0000018099db7100, 32, 1;
L_0000018099d6ce60 .part L_0000018099db7100, 0, 32;
L_0000018099d6cf00 .concat [ 32 1 0 0], o0000018099d1a168, L_0000018099d6e928;
L_0000018099d6cfa0 .concat [ 32 1 0 0], o0000018099d1a198, L_0000018099d6e970;
L_0000018099d6d040 .arith/sum 33, L_0000018099d6cf00, L_0000018099d6cfa0;
L_0000018099d6d0e0 .concat [ 1 32 0 0], o0000018099d1a1c8, L_0000018099d6e9b8;
L_0000018099db7100 .arith/sum 33, L_0000018099d6d040, L_0000018099d6d0e0;
S_0000018099d12fd0 .scope module, "Full_Subtractor_32bit" "Full_Subtractor_32bit" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "bin";
    .port_info 3 /OUTPUT 32 "difference";
    .port_info 4 /OUTPUT 1 "borrow";
v0000018099d02a80_0 .net *"_ivl_11", 32 0, L_0000018099db7920;  1 drivers
v0000018099d023a0_0 .net *"_ivl_13", 32 0, L_0000018099db86e0;  1 drivers
L_0000018099d6ea90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018099d02800_0 .net *"_ivl_16", 31 0, L_0000018099d6ea90;  1 drivers
v0000018099d026c0_0 .net *"_ivl_17", 32 0, L_0000018099db8780;  1 drivers
L_0000018099d6ea00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018099d02440_0 .net/2u *"_ivl_3", 0 0, L_0000018099d6ea00;  1 drivers
v0000018099d028a0_0 .net *"_ivl_5", 32 0, L_0000018099db74c0;  1 drivers
L_0000018099d6ea48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018099d02940_0 .net/2u *"_ivl_7", 0 0, L_0000018099d6ea48;  1 drivers
v0000018099d6e4e0_0 .net *"_ivl_9", 32 0, L_0000018099db6ac0;  1 drivers
o0000018099d1a4c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000018099d6d180_0 .net "a", 31 0, o0000018099d1a4c8;  0 drivers
o0000018099d1a4f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000018099d6df40_0 .net "b", 31 0, o0000018099d1a4f8;  0 drivers
o0000018099d1a528 .functor BUFZ 1, C4<z>; HiZ drive
v0000018099d6de00_0 .net "bin", 0 0, o0000018099d1a528;  0 drivers
v0000018099d6e300_0 .net "borrow", 0 0, L_0000018099db6e80;  1 drivers
v0000018099d6e3a0_0 .net "difference", 31 0, L_0000018099db7560;  1 drivers
L_0000018099db6e80 .part L_0000018099db8780, 32, 1;
L_0000018099db7560 .part L_0000018099db8780, 0, 32;
L_0000018099db74c0 .concat [ 32 1 0 0], o0000018099d1a4c8, L_0000018099d6ea00;
L_0000018099db6ac0 .concat [ 32 1 0 0], o0000018099d1a4f8, L_0000018099d6ea48;
L_0000018099db7920 .arith/sub 33, L_0000018099db74c0, L_0000018099db6ac0;
L_0000018099db86e0 .concat [ 1 32 0 0], o0000018099d1a528, L_0000018099d6ea90;
L_0000018099db8780 .arith/sub 33, L_0000018099db7920, L_0000018099db86e0;
S_0000018099d13160 .scope module, "multiplier_top" "multiplier_top" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "done";
v0000018099d6e800_0 .net "add", 0 0, v0000018099d6dae0_0;  1 drivers
o0000018099d1a6d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018099d6c960_0 .net "clk", 0 0, o0000018099d1a6d8;  0 drivers
v0000018099d6d860_0 .net "clr", 0 0, v0000018099d6e6c0_0;  1 drivers
o0000018099d1abb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000018099d6d900_0 .net "data_in", 7 0, o0000018099d1abb8;  0 drivers
v0000018099d6d5e0_0 .net "decB", 0 0, v0000018099d6d400_0;  1 drivers
v0000018099d6ca00_0 .net "done", 0 0, v0000018099d6d9a0_0;  1 drivers
v0000018099d6cb40_0 .net "eqz", 0 0, L_0000018099db8640;  1 drivers
v0000018099d6d360_0 .net "ldA", 0 0, v0000018099d6db80_0;  1 drivers
v0000018099d6cc80_0 .net "ldB", 0 0, v0000018099d6e580_0;  1 drivers
v0000018099d6d680_0 .net "ldM", 0 0, v0000018099d6dc20_0;  1 drivers
o0000018099d1a858 .functor BUFZ 1, C4<z>; HiZ drive
v0000018099d6cd20_0 .net "start", 0 0, o0000018099d1a858;  0 drivers
S_0000018099d045d0 .scope module, "CP" "controlpath" 4 10, 5 1 0, S_0000018099d13160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "eqz";
    .port_info 3 /OUTPUT 1 "ldA";
    .port_info 4 /OUTPUT 1 "ldB";
    .port_info 5 /OUTPUT 1 "ldM";
    .port_info 6 /OUTPUT 1 "add";
    .port_info 7 /OUTPUT 1 "decB";
    .port_info 8 /OUTPUT 1 "clr";
    .port_info 9 /OUTPUT 1 "done";
P_0000018099d132f0 .param/l "S0" 0 5 8, C4<000>;
P_0000018099d13328 .param/l "S1" 0 5 8, C4<001>;
P_0000018099d13360 .param/l "S2" 0 5 8, C4<010>;
P_0000018099d13398 .param/l "S3" 0 5 8, C4<011>;
P_0000018099d133d0 .param/l "S4" 0 5 8, C4<100>;
P_0000018099d13408 .param/l "S5" 0 5 8, C4<101>;
v0000018099d6dae0_0 .var "add", 0 0;
v0000018099d6da40_0 .net "clk", 0 0, o0000018099d1a6d8;  alias, 0 drivers
v0000018099d6e6c0_0 .var "clr", 0 0;
v0000018099d6d400_0 .var "decB", 0 0;
v0000018099d6d9a0_0 .var "done", 0 0;
v0000018099d6cdc0_0 .net "eqz", 0 0, L_0000018099db8640;  alias, 1 drivers
v0000018099d6db80_0 .var "ldA", 0 0;
v0000018099d6e580_0 .var "ldB", 0 0;
v0000018099d6dc20_0 .var "ldM", 0 0;
v0000018099d6dcc0_0 .net "start", 0 0, o0000018099d1a858;  alias, 0 drivers
v0000018099d6dd60_0 .var "state", 2 0;
E_0000018099d17d30 .event anyedge, v0000018099d6dd60_0;
E_0000018099d17f30 .event posedge, v0000018099d6da40_0;
S_0000018099d0fd30 .scope module, "DP" "datapath" 4 9, 6 1 0, S_0000018099d13160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "ldA";
    .port_info 3 /INPUT 1 "ldB";
    .port_info 4 /INPUT 1 "ldM";
    .port_info 5 /INPUT 1 "add";
    .port_info 6 /INPUT 1 "decB";
    .port_info 7 /OUTPUT 1 "eqz";
    .port_info 8 /INPUT 8 "data_in";
v0000018099d6dfe0_0 .var "A", 7 0;
v0000018099d6e080_0 .var "B", 7 0;
v0000018099d6e620_0 .var "M", 7 0;
v0000018099d6e120_0 .net *"_ivl_0", 31 0, L_0000018099db85a0;  1 drivers
L_0000018099d6ead8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018099d6e1c0_0 .net *"_ivl_3", 23 0, L_0000018099d6ead8;  1 drivers
L_0000018099d6eb20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018099d6d220_0 .net/2u *"_ivl_4", 31 0, L_0000018099d6eb20;  1 drivers
v0000018099d6caa0_0 .net "add", 0 0, v0000018099d6dae0_0;  alias, 1 drivers
v0000018099d6d7c0_0 .net "clk", 0 0, o0000018099d1a6d8;  alias, 0 drivers
v0000018099d6cbe0_0 .net "clr", 0 0, v0000018099d6e6c0_0;  alias, 1 drivers
v0000018099d6d4a0_0 .net "data_in", 7 0, o0000018099d1abb8;  alias, 0 drivers
v0000018099d6d2c0_0 .net "decB", 0 0, v0000018099d6d400_0;  alias, 1 drivers
v0000018099d6e260_0 .net "eqz", 0 0, L_0000018099db8640;  alias, 1 drivers
v0000018099d6e440_0 .net "ldA", 0 0, v0000018099d6db80_0;  alias, 1 drivers
v0000018099d6d720_0 .net "ldB", 0 0, v0000018099d6e580_0;  alias, 1 drivers
v0000018099d6e760_0 .net "ldM", 0 0, v0000018099d6dc20_0;  alias, 1 drivers
E_0000018099d17230 .event posedge, v0000018099d6e6c0_0, v0000018099d6da40_0;
L_0000018099db85a0 .concat [ 8 24 0 0], v0000018099d6e080_0, L_0000018099d6ead8;
L_0000018099db8640 .cmp/eq 32, L_0000018099db85a0, L_0000018099d6eb20;
    .scope S_0000018099d0fd30;
T_0 ;
    %wait E_0000018099d17230;
    %load/vec4 v0000018099d6cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018099d6dfe0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018099d6e440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000018099d6d4a0_0;
    %assign/vec4 v0000018099d6dfe0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018099d0fd30;
T_1 ;
    %wait E_0000018099d17230;
    %load/vec4 v0000018099d6cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018099d6e080_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018099d6d720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000018099d6d4a0_0;
    %assign/vec4 v0000018099d6e080_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018099d0fd30;
T_2 ;
    %wait E_0000018099d17230;
    %load/vec4 v0000018099d6cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018099d6e620_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018099d6e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018099d6e620_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000018099d6caa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000018099d6e620_0;
    %load/vec4 v0000018099d6dfe0_0;
    %add;
    %assign/vec4 v0000018099d6e620_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018099d0fd30;
T_3 ;
    %wait E_0000018099d17230;
    %load/vec4 v0000018099d6cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018099d6e080_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000018099d6d2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000018099d6e080_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000018099d6e080_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018099d045d0;
T_4 ;
    %wait E_0000018099d17f30;
    %load/vec4 v0000018099d6dd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018099d6dd60_0, 0;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0000018099d6dcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000018099d6dd60_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018099d6dd60_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000018099d6dd60_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000018099d6dd60_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0000018099d6cdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000018099d6dd60_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000018099d6dd60_0, 0;
T_4.11 ;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000018099d6dd60_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000018099d6dd60_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018099d045d0;
T_5 ;
    %wait E_0000018099d17d30;
    %pushi/vec4 0, 0, 7;
    %split/vec4 1;
    %store/vec4 v0000018099d6d9a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018099d6e6c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018099d6d400_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018099d6dae0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018099d6dc20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018099d6e580_0, 0, 1;
    %store/vec4 v0000018099d6db80_0, 0, 1;
    %load/vec4 v0000018099d6dd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018099d6e6c0_0, 0, 1;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018099d6db80_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018099d6e580_0, 0, 1;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018099d6dc20_0, 0, 1;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018099d6dae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018099d6d400_0, 0, 1;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018099d6d9a0_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "Full_Adder_32bit.v";
    "Full_Subtractor_32bit.v";
    "top_level_module.v";
    "controlpath.v";
    "datapath.v";
