
sensores-climate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004abc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08004c50  08004c50  00005c50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cf8  08004cf8  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  08004cf8  08004cf8  00005cf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d00  08004d00  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d00  08004d00  00005d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d04  08004d04  00005d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004d08  00006000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006068  2**0
                  CONTENTS
 10 .bss          00000214  20000068  20000068  00006068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000027c  2000027c  00006068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 13 .debug_info   000068d6  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001afc  00000000  00000000  0000c96e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000858  00000000  00000000  0000e470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000602  00000000  00000000  0000ecc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016ffb  00000000  00000000  0000f2ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008307  00000000  00000000  000262c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000757b1  00000000  00000000  0002e5cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a3d7d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002a94  00000000  00000000  000a3dc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  000a6854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004c34 	.word	0x08004c34

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004c34 	.word	0x08004c34

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2f>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b50:	bf24      	itt	cs
 8000b52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b5a:	d90d      	bls.n	8000b78 <__aeabi_d2f+0x30>
 8000b5c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b68:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b70:	bf08      	it	eq
 8000b72:	f020 0001 	biceq.w	r0, r0, #1
 8000b76:	4770      	bx	lr
 8000b78:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b7c:	d121      	bne.n	8000bc2 <__aeabi_d2f+0x7a>
 8000b7e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b82:	bfbc      	itt	lt
 8000b84:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b88:	4770      	bxlt	lr
 8000b8a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b92:	f1c2 0218 	rsb	r2, r2, #24
 8000b96:	f1c2 0c20 	rsb	ip, r2, #32
 8000b9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	f040 0001 	orrne.w	r0, r0, #1
 8000ba8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bb4:	ea40 000c 	orr.w	r0, r0, ip
 8000bb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc0:	e7cc      	b.n	8000b5c <__aeabi_d2f+0x14>
 8000bc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bc6:	d107      	bne.n	8000bd8 <__aeabi_d2f+0x90>
 8000bc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bcc:	bf1e      	ittt	ne
 8000bce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bd2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bd6:	4770      	bxne	lr
 8000bd8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bdc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000be0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bec:	4b04      	ldr	r3, [pc, #16]	@ (8000c00 <__NVIC_GetPriorityGrouping+0x18>)
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	0a1b      	lsrs	r3, r3, #8
 8000bf2:	f003 0307 	and.w	r3, r3, #7
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	e000ed00 	.word	0xe000ed00

08000c04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	db0b      	blt.n	8000c2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	f003 021f 	and.w	r2, r3, #31
 8000c1c:	4907      	ldr	r1, [pc, #28]	@ (8000c3c <__NVIC_EnableIRQ+0x38>)
 8000c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c22:	095b      	lsrs	r3, r3, #5
 8000c24:	2001      	movs	r0, #1
 8000c26:	fa00 f202 	lsl.w	r2, r0, r2
 8000c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	e000e100 	.word	0xe000e100

08000c40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	6039      	str	r1, [r7, #0]
 8000c4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	db0a      	blt.n	8000c6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	b2da      	uxtb	r2, r3
 8000c58:	490c      	ldr	r1, [pc, #48]	@ (8000c8c <__NVIC_SetPriority+0x4c>)
 8000c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5e:	0112      	lsls	r2, r2, #4
 8000c60:	b2d2      	uxtb	r2, r2
 8000c62:	440b      	add	r3, r1
 8000c64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c68:	e00a      	b.n	8000c80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	b2da      	uxtb	r2, r3
 8000c6e:	4908      	ldr	r1, [pc, #32]	@ (8000c90 <__NVIC_SetPriority+0x50>)
 8000c70:	79fb      	ldrb	r3, [r7, #7]
 8000c72:	f003 030f 	and.w	r3, r3, #15
 8000c76:	3b04      	subs	r3, #4
 8000c78:	0112      	lsls	r2, r2, #4
 8000c7a:	b2d2      	uxtb	r2, r2
 8000c7c:	440b      	add	r3, r1
 8000c7e:	761a      	strb	r2, [r3, #24]
}
 8000c80:	bf00      	nop
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	e000e100 	.word	0xe000e100
 8000c90:	e000ed00 	.word	0xe000ed00

08000c94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b089      	sub	sp, #36	@ 0x24
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	60b9      	str	r1, [r7, #8]
 8000c9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	f003 0307 	and.w	r3, r3, #7
 8000ca6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ca8:	69fb      	ldr	r3, [r7, #28]
 8000caa:	f1c3 0307 	rsb	r3, r3, #7
 8000cae:	2b04      	cmp	r3, #4
 8000cb0:	bf28      	it	cs
 8000cb2:	2304      	movcs	r3, #4
 8000cb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cb6:	69fb      	ldr	r3, [r7, #28]
 8000cb8:	3304      	adds	r3, #4
 8000cba:	2b06      	cmp	r3, #6
 8000cbc:	d902      	bls.n	8000cc4 <NVIC_EncodePriority+0x30>
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	3b03      	subs	r3, #3
 8000cc2:	e000      	b.n	8000cc6 <NVIC_EncodePriority+0x32>
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd2:	43da      	mvns	r2, r3
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	401a      	ands	r2, r3
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ce6:	43d9      	mvns	r1, r3
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cec:	4313      	orrs	r3, r2
         );
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3724      	adds	r7, #36	@ 0x24
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
	...

08000cfc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000d04:	4b08      	ldr	r3, [pc, #32]	@ (8000d28 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000d06:	695a      	ldr	r2, [r3, #20]
 8000d08:	4907      	ldr	r1, [pc, #28]	@ (8000d28 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000d10:	4b05      	ldr	r3, [pc, #20]	@ (8000d28 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000d12:	695a      	ldr	r2, [r3, #20]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	4013      	ands	r3, r2
 8000d18:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000d1a:	68fb      	ldr	r3, [r7, #12]
}
 8000d1c:	bf00      	nop
 8000d1e:	3714      	adds	r7, #20
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr
 8000d28:	40021000 	.word	0x40021000

08000d2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8000d30:	2001      	movs	r0, #1
 8000d32:	f7ff ffe3 	bl	8000cfc <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000d36:	f7ff ff57 	bl	8000be8 <__NVIC_GetPriorityGrouping>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff ffa7 	bl	8000c94 <NVIC_EncodePriority>
 8000d46:	4603      	mov	r3, r0
 8000d48:	4619      	mov	r1, r3
 8000d4a:	2010      	movs	r0, #16
 8000d4c:	f7ff ff78 	bl	8000c40 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000d50:	2010      	movs	r0, #16
 8000d52:	f7ff ff57 	bl	8000c04 <__NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000d56:	f7ff ff47 	bl	8000be8 <__NVIC_GetPriorityGrouping>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	2100      	movs	r1, #0
 8000d60:	4618      	mov	r0, r3
 8000d62:	f7ff ff97 	bl	8000c94 <NVIC_EncodePriority>
 8000d66:	4603      	mov	r3, r0
 8000d68:	4619      	mov	r1, r3
 8000d6a:	2011      	movs	r0, #17
 8000d6c:	f7ff ff68 	bl	8000c40 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000d70:	2011      	movs	r0, #17
 8000d72:	f7ff ff47 	bl	8000c04 <__NVIC_EnableIRQ>

}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
	...

08000d7c <LL_AHB1_GRP1_EnableClock>:
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b085      	sub	sp, #20
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8000d84:	4b08      	ldr	r3, [pc, #32]	@ (8000da8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000d86:	695a      	ldr	r2, [r3, #20]
 8000d88:	4907      	ldr	r1, [pc, #28]	@ (8000da8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000d90:	4b05      	ldr	r3, [pc, #20]	@ (8000da8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000d92:	695a      	ldr	r2, [r3, #20]
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4013      	ands	r3, r2
 8000d98:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000d9a:	68fb      	ldr	r3, [r7, #12]
}
 8000d9c:	bf00      	nop
 8000d9e:	3714      	adds	r7, #20
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	40021000 	.word	0x40021000

08000dac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000db0:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000db4:	f7ff ffe2 	bl	8000d7c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000db8:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8000dbc:	f7ff ffde 	bl	8000d7c <LL_AHB1_GRP1_EnableClock>

}
 8000dc0:	bf00      	nop
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <__NVIC_GetPriorityGrouping>:
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dc8:	4b04      	ldr	r3, [pc, #16]	@ (8000ddc <__NVIC_GetPriorityGrouping+0x18>)
 8000dca:	68db      	ldr	r3, [r3, #12]
 8000dcc:	0a1b      	lsrs	r3, r3, #8
 8000dce:	f003 0307 	and.w	r3, r3, #7
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	e000ed00 	.word	0xe000ed00

08000de0 <__NVIC_EnableIRQ>:
{
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	db0b      	blt.n	8000e0a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000df2:	79fb      	ldrb	r3, [r7, #7]
 8000df4:	f003 021f 	and.w	r2, r3, #31
 8000df8:	4907      	ldr	r1, [pc, #28]	@ (8000e18 <__NVIC_EnableIRQ+0x38>)
 8000dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfe:	095b      	lsrs	r3, r3, #5
 8000e00:	2001      	movs	r0, #1
 8000e02:	fa00 f202 	lsl.w	r2, r0, r2
 8000e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e0a:	bf00      	nop
 8000e0c:	370c      	adds	r7, #12
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	e000e100 	.word	0xe000e100

08000e1c <__NVIC_SetPriority>:
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	6039      	str	r1, [r7, #0]
 8000e26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	db0a      	blt.n	8000e46 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	b2da      	uxtb	r2, r3
 8000e34:	490c      	ldr	r1, [pc, #48]	@ (8000e68 <__NVIC_SetPriority+0x4c>)
 8000e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3a:	0112      	lsls	r2, r2, #4
 8000e3c:	b2d2      	uxtb	r2, r2
 8000e3e:	440b      	add	r3, r1
 8000e40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000e44:	e00a      	b.n	8000e5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	b2da      	uxtb	r2, r3
 8000e4a:	4908      	ldr	r1, [pc, #32]	@ (8000e6c <__NVIC_SetPriority+0x50>)
 8000e4c:	79fb      	ldrb	r3, [r7, #7]
 8000e4e:	f003 030f 	and.w	r3, r3, #15
 8000e52:	3b04      	subs	r3, #4
 8000e54:	0112      	lsls	r2, r2, #4
 8000e56:	b2d2      	uxtb	r2, r2
 8000e58:	440b      	add	r3, r1
 8000e5a:	761a      	strb	r2, [r3, #24]
}
 8000e5c:	bf00      	nop
 8000e5e:	370c      	adds	r7, #12
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr
 8000e68:	e000e100 	.word	0xe000e100
 8000e6c:	e000ed00 	.word	0xe000ed00

08000e70 <NVIC_EncodePriority>:
{
 8000e70:	b480      	push	{r7}
 8000e72:	b089      	sub	sp, #36	@ 0x24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	60f8      	str	r0, [r7, #12]
 8000e78:	60b9      	str	r1, [r7, #8]
 8000e7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	f003 0307 	and.w	r3, r3, #7
 8000e82:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e84:	69fb      	ldr	r3, [r7, #28]
 8000e86:	f1c3 0307 	rsb	r3, r3, #7
 8000e8a:	2b04      	cmp	r3, #4
 8000e8c:	bf28      	it	cs
 8000e8e:	2304      	movcs	r3, #4
 8000e90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	3304      	adds	r3, #4
 8000e96:	2b06      	cmp	r3, #6
 8000e98:	d902      	bls.n	8000ea0 <NVIC_EncodePriority+0x30>
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	3b03      	subs	r3, #3
 8000e9e:	e000      	b.n	8000ea2 <NVIC_EncodePriority+0x32>
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ea8:	69bb      	ldr	r3, [r7, #24]
 8000eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8000eae:	43da      	mvns	r2, r3
 8000eb0:	68bb      	ldr	r3, [r7, #8]
 8000eb2:	401a      	ands	r2, r3
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000eb8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8000ec2:	43d9      	mvns	r1, r3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec8:	4313      	orrs	r3, r2
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3724      	adds	r7, #36	@ 0x24
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr

08000ed6 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	b083      	sub	sp, #12
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	601a      	str	r2, [r3, #0]
}
 8000eea:	bf00      	nop
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr

08000ef6 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	b083      	sub	sp, #12
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	601a      	str	r2, [r3, #0]
}
 8000f0a:	bf00      	nop
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr

08000f16 <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 8000f16:	b480      	push	{r7}
 8000f18:	b085      	sub	sp, #20
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	60f8      	str	r0, [r7, #12]
 8000f1e:	60b9      	str	r1, [r7, #8]
 8000f20:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	68db      	ldr	r3, [r3, #12]
 8000f26:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000f2a:	f023 0306 	bic.w	r3, r3, #6
 8000f2e:	68b9      	ldr	r1, [r7, #8]
 8000f30:	687a      	ldr	r2, [r7, #4]
 8000f32:	430a      	orrs	r2, r1
 8000f34:	431a      	orrs	r2, r3
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	60da      	str	r2, [r3, #12]
}
 8000f3a:	bf00      	nop
 8000f3c:	3714      	adds	r7, #20
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8000f46:	b480      	push	{r7}
 8000f48:	b083      	sub	sp, #12
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	68db      	ldr	r3, [r3, #12]
 8000f52:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	60da      	str	r2, [r3, #12]
}
 8000f5a:	bf00      	nop
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr

08000f66 <LL_I2C_EnableIT_RX>:
  * @rmtoll CR1          RXIE          LL_I2C_EnableIT_RX
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx)
{
 8000f66:	b480      	push	{r7}
 8000f68:	b083      	sub	sp, #12
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f043 0204 	orr.w	r2, r3, #4
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	601a      	str	r2, [r3, #0]
}
 8000f7a:	bf00      	nop
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr

08000f86 <LL_I2C_DisableIT_RX>:
  * @rmtoll CR1          RXIE          LL_I2C_DisableIT_RX
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)
{
 8000f86:	b480      	push	{r7}
 8000f88:	b083      	sub	sp, #12
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f023 0204 	bic.w	r2, r3, #4
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	601a      	str	r2, [r3, #0]
}
 8000f9a:	bf00      	nop
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <LL_I2C_IsActiveFlag_TXIS>:
  * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(const I2C_TypeDef *I2Cx)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	b083      	sub	sp, #12
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	699b      	ldr	r3, [r3, #24]
 8000fb2:	f003 0302 	and.w	r3, r3, #2
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d101      	bne.n	8000fbe <LL_I2C_IsActiveFlag_TXIS+0x18>
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e000      	b.n	8000fc0 <LL_I2C_IsActiveFlag_TXIS+0x1a>
 8000fbe:	2300      	movs	r3, #0
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	370c      	adds	r7, #12
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr

08000fcc <LL_I2C_IsActiveFlag_STOP>:
  * @rmtoll ISR          STOPF         LL_I2C_IsActiveFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(const I2C_TypeDef *I2Cx)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	699b      	ldr	r3, [r3, #24]
 8000fd8:	f003 0320 	and.w	r3, r3, #32
 8000fdc:	2b20      	cmp	r3, #32
 8000fde:	d101      	bne.n	8000fe4 <LL_I2C_IsActiveFlag_STOP+0x18>
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	e000      	b.n	8000fe6 <LL_I2C_IsActiveFlag_STOP+0x1a>
 8000fe4:	2300      	movs	r3, #0
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr

08000ff2 <LL_I2C_ClearFlag_STOP>:
  * @rmtoll ICR          STOPCF        LL_I2C_ClearFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	b083      	sub	sp, #12
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	69db      	ldr	r3, [r3, #28]
 8000ffe:	f043 0220 	orr.w	r2, r3, #32
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	61da      	str	r2, [r3, #28]
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 8001012:	b480      	push	{r7}
 8001014:	b083      	sub	sp, #12
 8001016:	af00      	add	r7, sp, #0
 8001018:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	605a      	str	r2, [r3, #4]
}
 8001026:	bf00      	nop
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
	...

08001034 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 8001034:	b480      	push	{r7}
 8001036:	b087      	sub	sp, #28
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
 8001040:	603b      	str	r3, [r7, #0]
  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 800104e:	431a      	orrs	r2, r3
                             (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	041b      	lsls	r3, r3, #16
 8001054:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
                             ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 8001058:	431a      	orrs	r2, r3
                             (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800105a:	6a3b      	ldr	r3, [r7, #32]
 800105c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 800105e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001060:	4313      	orrs	r3, r2
 8001062:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001066:	617b      	str	r3, [r7, #20]
                             (uint32_t)EndMode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	685a      	ldr	r2, [r3, #4]
 800106c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800106e:	0d5b      	lsrs	r3, r3, #21
 8001070:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8001074:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <LL_I2C_HandleTransfer+0x5c>)
 8001076:	430b      	orrs	r3, r1
 8001078:	43db      	mvns	r3, r3
 800107a:	401a      	ands	r2, r3
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	431a      	orrs	r2, r3
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	605a      	str	r2, [r3, #4]
             (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
             I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             tmp);
}
 8001084:	bf00      	nop
 8001086:	371c      	adds	r7, #28
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	03ff7bff 	.word	0x03ff7bff

08001094 <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(const I2C_TypeDef *I2Cx)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a0:	b2db      	uxtb	r3, r3
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr

080010ae <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 80010ae:	b480      	push	{r7}
 80010b0:	b083      	sub	sp, #12
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
 80010b6:	460b      	mov	r3, r1
 80010b8:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 80010ba:	78fa      	ldrb	r2, [r7, #3]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr

080010cc <LL_AHB1_GRP1_EnableClock>:
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80010d4:	4b08      	ldr	r3, [pc, #32]	@ (80010f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80010d6:	695a      	ldr	r2, [r3, #20]
 80010d8:	4907      	ldr	r1, [pc, #28]	@ (80010f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4313      	orrs	r3, r2
 80010de:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80010e0:	4b05      	ldr	r3, [pc, #20]	@ (80010f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80010e2:	695a      	ldr	r2, [r3, #20]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4013      	ands	r3, r2
 80010e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010ea:	68fb      	ldr	r3, [r7, #12]
}
 80010ec:	bf00      	nop
 80010ee:	3714      	adds	r7, #20
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	40021000 	.word	0x40021000

080010fc <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001104:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001106:	69da      	ldr	r2, [r3, #28]
 8001108:	4907      	ldr	r1, [pc, #28]	@ (8001128 <LL_APB1_GRP1_EnableClock+0x2c>)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4313      	orrs	r3, r2
 800110e:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001110:	4b05      	ldr	r3, [pc, #20]	@ (8001128 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001112:	69da      	ldr	r2, [r3, #28]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	4013      	ands	r3, r2
 8001118:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800111a:	68fb      	ldr	r3, [r7, #12]
}
 800111c:	bf00      	nop
 800111e:	3714      	adds	r7, #20
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	40021000 	.word	0x40021000

0800112c <MX_I2C1_Init>:
volatile uint8_t ubReceiveIndex = 0;
/* USER CODE END 0 */

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b08e      	sub	sp, #56	@ 0x38
 8001130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001132:	f107 031c 	add.w	r3, r7, #28
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	60da      	str	r2, [r3, #12]
 8001140:	611a      	str	r2, [r3, #16]
 8001142:	615a      	str	r2, [r3, #20]
 8001144:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	609a      	str	r2, [r3, #8]
 8001150:	60da      	str	r2, [r3, #12]
 8001152:	611a      	str	r2, [r3, #16]
 8001154:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001156:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800115a:	f7ff ffb7 	bl	80010cc <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 800115e:	23c0      	movs	r3, #192	@ 0xc0
 8001160:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001162:	2302      	movs	r3, #2
 8001164:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001166:	2303      	movs	r3, #3
 8001168:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 800116a:	2301      	movs	r3, #1
 800116c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800116e:	2300      	movs	r3, #0
 8001170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001172:	2304      	movs	r3, #4
 8001174:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001176:	1d3b      	adds	r3, r7, #4
 8001178:	4619      	mov	r1, r3
 800117a:	4820      	ldr	r0, [pc, #128]	@ (80011fc <MX_I2C1_Init+0xd0>)
 800117c:	f001 fae8 	bl	8002750 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8001180:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8001184:	f7ff ffba 	bl	80010fc <LL_APB1_GRP1_EnableClock>

  /* I2C1 interrupt Init */
  NVIC_SetPriority(I2C1_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001188:	f7ff fe1c 	bl	8000dc4 <__NVIC_GetPriorityGrouping>
 800118c:	4603      	mov	r3, r0
 800118e:	2200      	movs	r2, #0
 8001190:	2100      	movs	r1, #0
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff fe6c 	bl	8000e70 <NVIC_EncodePriority>
 8001198:	4603      	mov	r3, r0
 800119a:	4619      	mov	r1, r3
 800119c:	201f      	movs	r0, #31
 800119e:	f7ff fe3d 	bl	8000e1c <__NVIC_SetPriority>
  NVIC_EnableIRQ(I2C1_EV_IRQn);
 80011a2:	201f      	movs	r0, #31
 80011a4:	f7ff fe1c 	bl	8000de0 <__NVIC_EnableIRQ>

  /* USER CODE END I2C1_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 80011a8:	4815      	ldr	r0, [pc, #84]	@ (8001200 <MX_I2C1_Init+0xd4>)
 80011aa:	f7ff ff32 	bl	8001012 <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 80011ae:	4814      	ldr	r0, [pc, #80]	@ (8001200 <MX_I2C1_Init+0xd4>)
 80011b0:	f7ff fec9 	bl	8000f46 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 80011b4:	4812      	ldr	r0, [pc, #72]	@ (8001200 <MX_I2C1_Init+0xd4>)
 80011b6:	f7ff fe9e 	bl	8000ef6 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 80011ba:	4811      	ldr	r0, [pc, #68]	@ (8001200 <MX_I2C1_Init+0xd4>)
 80011bc:	f7ff fe8b 	bl	8000ed6 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 80011c0:	2300      	movs	r3, #0
 80011c2:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x2000090E;
 80011c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001204 <MX_I2C1_Init+0xd8>)
 80011c6:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 80011c8:	2300      	movs	r3, #0
 80011ca:	627b      	str	r3, [r7, #36]	@ 0x24
  I2C_InitStruct.DigitalFilter = 0;
 80011cc:	2300      	movs	r3, #0
 80011ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 80011d4:	2300      	movs	r3, #0
 80011d6:	633b      	str	r3, [r7, #48]	@ 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 80011d8:	2300      	movs	r3, #0
 80011da:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 80011dc:	f107 031c 	add.w	r3, r7, #28
 80011e0:	4619      	mov	r1, r3
 80011e2:	4807      	ldr	r0, [pc, #28]	@ (8001200 <MX_I2C1_Init+0xd4>)
 80011e4:	f001 fbc7 	bl	8002976 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 80011e8:	2200      	movs	r2, #0
 80011ea:	2100      	movs	r1, #0
 80011ec:	4804      	ldr	r0, [pc, #16]	@ (8001200 <MX_I2C1_Init+0xd4>)
 80011ee:	f7ff fe92 	bl	8000f16 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011f2:	bf00      	nop
 80011f4:	3738      	adds	r7, #56	@ 0x38
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	48000400 	.word	0x48000400
 8001200:	40005400 	.word	0x40005400
 8001204:	2000090e 	.word	0x2000090e

08001208 <i2c_master_write_multi>:

/* USER CODE BEGIN 1 */
void i2c_master_write_multi(uint8_t* data, size_t length, uint8_t register_addr, uint8_t slave_addr, uint8_t read_flag) {
 8001208:	b580      	push	{r7, lr}
 800120a:	b088      	sub	sp, #32
 800120c:	af02      	add	r7, sp, #8
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	4611      	mov	r1, r2
 8001214:	461a      	mov	r2, r3
 8001216:	460b      	mov	r3, r1
 8001218:	71fb      	strb	r3, [r7, #7]
 800121a:	4613      	mov	r3, r2
 800121c:	71bb      	strb	r3, [r7, #6]
	if (read_flag) {
 800121e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d003      	beq.n	800122e <i2c_master_write_multi+0x26>
		register_addr |= (1 << 7);
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800122c:	71fb      	strb	r3, [r7, #7]
	}
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 1 + length, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 800122e:	79b9      	ldrb	r1, [r7, #6]
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	3301      	adds	r3, #1
 8001234:	4a18      	ldr	r2, [pc, #96]	@ (8001298 <i2c_master_write_multi+0x90>)
 8001236:	9201      	str	r2, [sp, #4]
 8001238:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800123c:	9200      	str	r2, [sp, #0]
 800123e:	2200      	movs	r2, #0
 8001240:	4816      	ldr	r0, [pc, #88]	@ (800129c <i2c_master_write_multi+0x94>)
 8001242:	f7ff fef7 	bl	8001034 <LL_I2C_HandleTransfer>
	LL_I2C_TransmitData8(I2C1, register_addr);
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	4619      	mov	r1, r3
 800124a:	4814      	ldr	r0, [pc, #80]	@ (800129c <i2c_master_write_multi+0x94>)
 800124c:	f7ff ff2f 	bl	80010ae <LL_I2C_TransmitData8>

	size_t dataIndex = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]
	while (!LL_I2C_IsActiveFlag_STOP(I2C1)) {
 8001254:	e013      	b.n	800127e <i2c_master_write_multi+0x76>
		if (LL_I2C_IsActiveFlag_TXIS(I2C1)) {
 8001256:	4811      	ldr	r0, [pc, #68]	@ (800129c <i2c_master_write_multi+0x94>)
 8001258:	f7ff fea5 	bl	8000fa6 <LL_I2C_IsActiveFlag_TXIS>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d00d      	beq.n	800127e <i2c_master_write_multi+0x76>
			if (dataIndex < length) {
 8001262:	697a      	ldr	r2, [r7, #20]
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	429a      	cmp	r2, r3
 8001268:	d209      	bcs.n	800127e <i2c_master_write_multi+0x76>
				LL_I2C_TransmitData8(I2C1, data[dataIndex++]);
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	1c5a      	adds	r2, r3, #1
 800126e:	617a      	str	r2, [r7, #20]
 8001270:	68fa      	ldr	r2, [r7, #12]
 8001272:	4413      	add	r3, r2
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	4619      	mov	r1, r3
 8001278:	4808      	ldr	r0, [pc, #32]	@ (800129c <i2c_master_write_multi+0x94>)
 800127a:	f7ff ff18 	bl	80010ae <LL_I2C_TransmitData8>
	while (!LL_I2C_IsActiveFlag_STOP(I2C1)) {
 800127e:	4807      	ldr	r0, [pc, #28]	@ (800129c <i2c_master_write_multi+0x94>)
 8001280:	f7ff fea4 	bl	8000fcc <LL_I2C_IsActiveFlag_STOP>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d0e5      	beq.n	8001256 <i2c_master_write_multi+0x4e>
			}
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 800128a:	4804      	ldr	r0, [pc, #16]	@ (800129c <i2c_master_write_multi+0x94>)
 800128c:	f7ff feb1 	bl	8000ff2 <LL_I2C_ClearFlag_STOP>
}
 8001290:	bf00      	nop
 8001292:	3718      	adds	r7, #24
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	80002000 	.word	0x80002000
 800129c:	40005400 	.word	0x40005400

080012a0 <i2c_master_read>:

uint8_t* i2c_master_read(uint8_t *buffer, uint8_t length, uint8_t register_addr,
		uint8_t slave_addr, uint8_t read_flag) {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af02      	add	r7, sp, #8
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	4608      	mov	r0, r1
 80012aa:	4611      	mov	r1, r2
 80012ac:	461a      	mov	r2, r3
 80012ae:	4603      	mov	r3, r0
 80012b0:	70fb      	strb	r3, [r7, #3]
 80012b2:	460b      	mov	r3, r1
 80012b4:	70bb      	strb	r3, [r7, #2]
 80012b6:	4613      	mov	r3, r2
 80012b8:	707b      	strb	r3, [r7, #1]
	aReceiveBuffer_read = buffer;
 80012ba:	4a30      	ldr	r2, [pc, #192]	@ (800137c <i2c_master_read+0xdc>)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6013      	str	r3, [r2, #0]
	if (read_flag) {
 80012c0:	7c3b      	ldrb	r3, [r7, #16]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d003      	beq.n	80012ce <i2c_master_read+0x2e>
		register_addr |= (1 << 7);
 80012c6:	78bb      	ldrb	r3, [r7, #2]
 80012c8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80012cc:	70bb      	strb	r3, [r7, #2]
	}
	end_of_read_flag = 0;
 80012ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001380 <i2c_master_read+0xe0>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
	LL_I2C_EnableIT_RX(I2C1);
 80012d4:	482b      	ldr	r0, [pc, #172]	@ (8001384 <i2c_master_read+0xe4>)
 80012d6:	f7ff fe46 	bl	8000f66 <LL_I2C_EnableIT_RX>

	//poziadam slejva o citanie z jeho registra
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 1,
 80012da:	7879      	ldrb	r1, [r7, #1]
 80012dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001388 <i2c_master_read+0xe8>)
 80012de:	9301      	str	r3, [sp, #4]
 80012e0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80012e4:	9300      	str	r3, [sp, #0]
 80012e6:	2301      	movs	r3, #1
 80012e8:	2200      	movs	r2, #0
 80012ea:	4826      	ldr	r0, [pc, #152]	@ (8001384 <i2c_master_read+0xe4>)
 80012ec:	f7ff fea2 	bl	8001034 <LL_I2C_HandleTransfer>
			LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
	while (!LL_I2C_IsActiveFlag_STOP(I2C1)) {
 80012f0:	e00a      	b.n	8001308 <i2c_master_read+0x68>
		if (LL_I2C_IsActiveFlag_TXIS(I2C1)) {
 80012f2:	4824      	ldr	r0, [pc, #144]	@ (8001384 <i2c_master_read+0xe4>)
 80012f4:	f7ff fe57 	bl	8000fa6 <LL_I2C_IsActiveFlag_TXIS>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d004      	beq.n	8001308 <i2c_master_read+0x68>
			LL_I2C_TransmitData8(I2C1, register_addr);
 80012fe:	78bb      	ldrb	r3, [r7, #2]
 8001300:	4619      	mov	r1, r3
 8001302:	4820      	ldr	r0, [pc, #128]	@ (8001384 <i2c_master_read+0xe4>)
 8001304:	f7ff fed3 	bl	80010ae <LL_I2C_TransmitData8>
	while (!LL_I2C_IsActiveFlag_STOP(I2C1)) {
 8001308:	481e      	ldr	r0, [pc, #120]	@ (8001384 <i2c_master_read+0xe4>)
 800130a:	f7ff fe5f 	bl	8000fcc <LL_I2C_IsActiveFlag_STOP>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d0ee      	beq.n	80012f2 <i2c_master_read+0x52>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 8001314:	481b      	ldr	r0, [pc, #108]	@ (8001384 <i2c_master_read+0xe4>)
 8001316:	f7ff fe6c 	bl	8000ff2 <LL_I2C_ClearFlag_STOP>
	while (LL_I2C_IsActiveFlag_STOP(I2C1)) {
 800131a:	bf00      	nop
 800131c:	4819      	ldr	r0, [pc, #100]	@ (8001384 <i2c_master_read+0xe4>)
 800131e:	f7ff fe55 	bl	8000fcc <LL_I2C_IsActiveFlag_STOP>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d1f9      	bne.n	800131c <i2c_master_read+0x7c>
	}
	//citam register od slejva
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, length,
 8001328:	7879      	ldrb	r1, [r7, #1]
 800132a:	78fb      	ldrb	r3, [r7, #3]
 800132c:	4a17      	ldr	r2, [pc, #92]	@ (800138c <i2c_master_read+0xec>)
 800132e:	9201      	str	r2, [sp, #4]
 8001330:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001334:	9200      	str	r2, [sp, #0]
 8001336:	2200      	movs	r2, #0
 8001338:	4812      	ldr	r0, [pc, #72]	@ (8001384 <i2c_master_read+0xe4>)
 800133a:	f7ff fe7b 	bl	8001034 <LL_I2C_HandleTransfer>
			LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_READ);
	while (!LL_I2C_IsActiveFlag_STOP(I2C1)) {
 800133e:	bf00      	nop
 8001340:	4810      	ldr	r0, [pc, #64]	@ (8001384 <i2c_master_read+0xe4>)
 8001342:	f7ff fe43 	bl	8000fcc <LL_I2C_IsActiveFlag_STOP>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d0f9      	beq.n	8001340 <i2c_master_read+0xa0>
	};

	//End of transfer
	LL_I2C_ClearFlag_STOP(I2C1);
 800134c:	480d      	ldr	r0, [pc, #52]	@ (8001384 <i2c_master_read+0xe4>)
 800134e:	f7ff fe50 	bl	8000ff2 <LL_I2C_ClearFlag_STOP>
	LL_I2C_DisableIT_RX(I2C1);
 8001352:	480c      	ldr	r0, [pc, #48]	@ (8001384 <i2c_master_read+0xe4>)
 8001354:	f7ff fe17 	bl	8000f86 <LL_I2C_DisableIT_RX>
	I2C1->ICR |= (1 << 4);
 8001358:	4b0a      	ldr	r3, [pc, #40]	@ (8001384 <i2c_master_read+0xe4>)
 800135a:	69db      	ldr	r3, [r3, #28]
 800135c:	4a09      	ldr	r2, [pc, #36]	@ (8001384 <i2c_master_read+0xe4>)
 800135e:	f043 0310 	orr.w	r3, r3, #16
 8001362:	61d3      	str	r3, [r2, #28]
	ubReceiveIndex = 0;
 8001364:	4b0a      	ldr	r3, [pc, #40]	@ (8001390 <i2c_master_read+0xf0>)
 8001366:	2200      	movs	r2, #0
 8001368:	701a      	strb	r2, [r3, #0]
	end_of_read_flag = 1;
 800136a:	4b05      	ldr	r3, [pc, #20]	@ (8001380 <i2c_master_read+0xe0>)
 800136c:	2201      	movs	r2, #1
 800136e:	701a      	strb	r2, [r3, #0]

	return aReceiveBuffer_read;
 8001370:	4b02      	ldr	r3, [pc, #8]	@ (800137c <i2c_master_read+0xdc>)
 8001372:	681b      	ldr	r3, [r3, #0]
}
 8001374:	4618      	mov	r0, r3
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	20000084 	.word	0x20000084
 8001380:	20000088 	.word	0x20000088
 8001384:	40005400 	.word	0x40005400
 8001388:	80002000 	.word	0x80002000
 800138c:	80002400 	.word	0x80002400
 8001390:	20000089 	.word	0x20000089

08001394 <I2C1_Master_Reception_Callback>:
void I2C1_Master_Reception_Callback(void) {
 8001394:	b598      	push	{r3, r4, r7, lr}
 8001396:	af00      	add	r7, sp, #0
	aReceiveBuffer_read[ubReceiveIndex++] = LL_I2C_ReceiveData8(I2C1);
 8001398:	4b0f      	ldr	r3, [pc, #60]	@ (80013d8 <I2C1_Master_Reception_Callback+0x44>)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	4b0f      	ldr	r3, [pc, #60]	@ (80013dc <I2C1_Master_Reception_Callback+0x48>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	1c59      	adds	r1, r3, #1
 80013a4:	b2c8      	uxtb	r0, r1
 80013a6:	490d      	ldr	r1, [pc, #52]	@ (80013dc <I2C1_Master_Reception_Callback+0x48>)
 80013a8:	7008      	strb	r0, [r1, #0]
 80013aa:	18d4      	adds	r4, r2, r3
 80013ac:	480c      	ldr	r0, [pc, #48]	@ (80013e0 <I2C1_Master_Reception_Callback+0x4c>)
 80013ae:	f7ff fe71 	bl	8001094 <LL_I2C_ReceiveData8>
 80013b2:	4603      	mov	r3, r0
 80013b4:	7023      	strb	r3, [r4, #0]
			(ubReceiveIndex > 19) ? ubReceiveIndex = 0 : ubReceiveIndex;
 80013b6:	4b09      	ldr	r3, [pc, #36]	@ (80013dc <I2C1_Master_Reception_Callback+0x48>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	2b13      	cmp	r3, #19
 80013be:	d903      	bls.n	80013c8 <I2C1_Master_Reception_Callback+0x34>
 80013c0:	4b06      	ldr	r3, [pc, #24]	@ (80013dc <I2C1_Master_Reception_Callback+0x48>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	701a      	strb	r2, [r3, #0]
 80013c6:	e001      	b.n	80013cc <I2C1_Master_Reception_Callback+0x38>
 80013c8:	4b04      	ldr	r3, [pc, #16]	@ (80013dc <I2C1_Master_Reception_Callback+0x48>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
			end_of_read_flag = 0;
 80013cc:	4b05      	ldr	r3, [pc, #20]	@ (80013e4 <I2C1_Master_Reception_Callback+0x50>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	701a      	strb	r2, [r3, #0]
}
 80013d2:	bf00      	nop
 80013d4:	bd98      	pop	{r3, r4, r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20000084 	.word	0x20000084
 80013dc:	20000089 	.word	0x20000089
 80013e0:	40005400 	.word	0x40005400
 80013e4:	20000088 	.word	0x20000088

080013e8 <__NVIC_SetPriorityGrouping>:
{
 80013e8:	b480      	push	{r7}
 80013ea:	b085      	sub	sp, #20
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f003 0307 	and.w	r3, r3, #7
 80013f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013f8:	4b0c      	ldr	r3, [pc, #48]	@ (800142c <__NVIC_SetPriorityGrouping+0x44>)
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013fe:	68ba      	ldr	r2, [r7, #8]
 8001400:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001404:	4013      	ands	r3, r2
 8001406:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001410:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001414:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001418:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800141a:	4a04      	ldr	r2, [pc, #16]	@ (800142c <__NVIC_SetPriorityGrouping+0x44>)
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	60d3      	str	r3, [r2, #12]
}
 8001420:	bf00      	nop
 8001422:	3714      	adds	r7, #20
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr
 800142c:	e000ed00 	.word	0xe000ed00

08001430 <__NVIC_GetPriorityGrouping>:
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001434:	4b04      	ldr	r3, [pc, #16]	@ (8001448 <__NVIC_GetPriorityGrouping+0x18>)
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	0a1b      	lsrs	r3, r3, #8
 800143a:	f003 0307 	and.w	r3, r3, #7
}
 800143e:	4618      	mov	r0, r3
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	e000ed00 	.word	0xe000ed00

0800144c <__NVIC_SetPriority>:
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	6039      	str	r1, [r7, #0]
 8001456:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145c:	2b00      	cmp	r3, #0
 800145e:	db0a      	blt.n	8001476 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	b2da      	uxtb	r2, r3
 8001464:	490c      	ldr	r1, [pc, #48]	@ (8001498 <__NVIC_SetPriority+0x4c>)
 8001466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146a:	0112      	lsls	r2, r2, #4
 800146c:	b2d2      	uxtb	r2, r2
 800146e:	440b      	add	r3, r1
 8001470:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001474:	e00a      	b.n	800148c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	b2da      	uxtb	r2, r3
 800147a:	4908      	ldr	r1, [pc, #32]	@ (800149c <__NVIC_SetPriority+0x50>)
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	f003 030f 	and.w	r3, r3, #15
 8001482:	3b04      	subs	r3, #4
 8001484:	0112      	lsls	r2, r2, #4
 8001486:	b2d2      	uxtb	r2, r2
 8001488:	440b      	add	r3, r1
 800148a:	761a      	strb	r2, [r3, #24]
}
 800148c:	bf00      	nop
 800148e:	370c      	adds	r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	e000e100 	.word	0xe000e100
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <NVIC_EncodePriority>:
{
 80014a0:	b480      	push	{r7}
 80014a2:	b089      	sub	sp, #36	@ 0x24
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f003 0307 	and.w	r3, r3, #7
 80014b2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	f1c3 0307 	rsb	r3, r3, #7
 80014ba:	2b04      	cmp	r3, #4
 80014bc:	bf28      	it	cs
 80014be:	2304      	movcs	r3, #4
 80014c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	3304      	adds	r3, #4
 80014c6:	2b06      	cmp	r3, #6
 80014c8:	d902      	bls.n	80014d0 <NVIC_EncodePriority+0x30>
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	3b03      	subs	r3, #3
 80014ce:	e000      	b.n	80014d2 <NVIC_EncodePriority+0x32>
 80014d0:	2300      	movs	r3, #0
 80014d2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d4:	f04f 32ff 	mov.w	r2, #4294967295
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	fa02 f303 	lsl.w	r3, r2, r3
 80014de:	43da      	mvns	r2, r3
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	401a      	ands	r2, r3
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014e8:	f04f 31ff 	mov.w	r1, #4294967295
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	fa01 f303 	lsl.w	r3, r1, r3
 80014f2:	43d9      	mvns	r1, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f8:	4313      	orrs	r3, r2
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3724      	adds	r7, #36	@ 0x24
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
	...

08001508 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800150c:	4b05      	ldr	r3, [pc, #20]	@ (8001524 <LL_RCC_HSI_Enable+0x1c>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a04      	ldr	r2, [pc, #16]	@ (8001524 <LL_RCC_HSI_Enable+0x1c>)
 8001512:	f043 0301 	orr.w	r3, r3, #1
 8001516:	6013      	str	r3, [r2, #0]
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	40021000 	.word	0x40021000

08001528 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800152c:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <LL_RCC_HSI_IsReady+0x20>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0302 	and.w	r3, r3, #2
 8001534:	2b02      	cmp	r3, #2
 8001536:	bf0c      	ite	eq
 8001538:	2301      	moveq	r3, #1
 800153a:	2300      	movne	r3, #0
 800153c:	b2db      	uxtb	r3, r3
}
 800153e:	4618      	mov	r0, r3
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr
 8001548:	40021000 	.word	0x40021000

0800154c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001554:	4b07      	ldr	r3, [pc, #28]	@ (8001574 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	00db      	lsls	r3, r3, #3
 8001560:	4904      	ldr	r1, [pc, #16]	@ (8001574 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001562:	4313      	orrs	r3, r2
 8001564:	600b      	str	r3, [r1, #0]
}
 8001566:	bf00      	nop
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	40021000 	.word	0x40021000

08001578 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001580:	4b06      	ldr	r3, [pc, #24]	@ (800159c <LL_RCC_SetSysClkSource+0x24>)
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f023 0203 	bic.w	r2, r3, #3
 8001588:	4904      	ldr	r1, [pc, #16]	@ (800159c <LL_RCC_SetSysClkSource+0x24>)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4313      	orrs	r3, r2
 800158e:	604b      	str	r3, [r1, #4]
}
 8001590:	bf00      	nop
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr
 800159c:	40021000 	.word	0x40021000

080015a0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80015a4:	4b04      	ldr	r3, [pc, #16]	@ (80015b8 <LL_RCC_GetSysClkSource+0x18>)
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f003 030c 	and.w	r3, r3, #12
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	40021000 	.word	0x40021000

080015bc <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80015c4:	4b06      	ldr	r3, [pc, #24]	@ (80015e0 <LL_RCC_SetAHBPrescaler+0x24>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015cc:	4904      	ldr	r1, [pc, #16]	@ (80015e0 <LL_RCC_SetAHBPrescaler+0x24>)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	604b      	str	r3, [r1, #4]
}
 80015d4:	bf00      	nop
 80015d6:	370c      	adds	r7, #12
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr
 80015e0:	40021000 	.word	0x40021000

080015e4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80015ec:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <LL_RCC_SetAPB1Prescaler+0x24>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80015f4:	4904      	ldr	r1, [pc, #16]	@ (8001608 <LL_RCC_SetAPB1Prescaler+0x24>)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	604b      	str	r3, [r1, #4]
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	40021000 	.word	0x40021000

0800160c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001614:	4b06      	ldr	r3, [pc, #24]	@ (8001630 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800161c:	4904      	ldr	r1, [pc, #16]	@ (8001630 <LL_RCC_SetAPB2Prescaler+0x24>)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4313      	orrs	r3, r2
 8001622:	604b      	str	r3, [r1, #4]
}
 8001624:	bf00      	nop
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr
 8001630:	40021000 	.word	0x40021000

08001634 <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
 800163c:	4b08      	ldr	r3, [pc, #32]	@ (8001660 <LL_RCC_SetI2CClockSource+0x2c>)
 800163e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	0e1b      	lsrs	r3, r3, #24
 8001644:	43db      	mvns	r3, r3
 8001646:	401a      	ands	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800164e:	4904      	ldr	r1, [pc, #16]	@ (8001660 <LL_RCC_SetI2CClockSource+0x2c>)
 8001650:	4313      	orrs	r3, r2
 8001652:	630b      	str	r3, [r1, #48]	@ 0x30
}
 8001654:	bf00      	nop
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	40021000 	.word	0x40021000

08001664 <LL_APB1_GRP1_EnableClock>:
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 800166c:	4b08      	ldr	r3, [pc, #32]	@ (8001690 <LL_APB1_GRP1_EnableClock+0x2c>)
 800166e:	69da      	ldr	r2, [r3, #28]
 8001670:	4907      	ldr	r1, [pc, #28]	@ (8001690 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4313      	orrs	r3, r2
 8001676:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001678:	4b05      	ldr	r3, [pc, #20]	@ (8001690 <LL_APB1_GRP1_EnableClock+0x2c>)
 800167a:	69da      	ldr	r2, [r3, #28]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	4013      	ands	r3, r2
 8001680:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001682:	68fb      	ldr	r3, [r7, #12]
}
 8001684:	bf00      	nop
 8001686:	3714      	adds	r7, #20
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr
 8001690:	40021000 	.word	0x40021000

08001694 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001694:	b480      	push	{r7}
 8001696:	b085      	sub	sp, #20
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800169c:	4b08      	ldr	r3, [pc, #32]	@ (80016c0 <LL_APB2_GRP1_EnableClock+0x2c>)
 800169e:	699a      	ldr	r2, [r3, #24]
 80016a0:	4907      	ldr	r1, [pc, #28]	@ (80016c0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80016a8:	4b05      	ldr	r3, [pc, #20]	@ (80016c0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80016aa:	699a      	ldr	r2, [r3, #24]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	4013      	ands	r3, r2
 80016b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016b2:	68fb      	ldr	r3, [r7, #12]
}
 80016b4:	bf00      	nop
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr
 80016c0:	40021000 	.word	0x40021000

080016c4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80016cc:	4b06      	ldr	r3, [pc, #24]	@ (80016e8 <LL_FLASH_SetLatency+0x24>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f023 0207 	bic.w	r2, r3, #7
 80016d4:	4904      	ldr	r1, [pc, #16]	@ (80016e8 <LL_FLASH_SetLatency+0x24>)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4313      	orrs	r3, r2
 80016da:	600b      	str	r3, [r1, #0]
}
 80016dc:	bf00      	nop
 80016de:	370c      	adds	r7, #12
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	40022000 	.word	0x40022000

080016ec <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80016f0:	4b04      	ldr	r3, [pc, #16]	@ (8001704 <LL_FLASH_GetLatency+0x18>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0307 	and.w	r3, r3, #7
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	40022000 	.word	0x40022000

08001708 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001708:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800170c:	b0ac      	sub	sp, #176	@ 0xb0
 800170e:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001710:	2001      	movs	r0, #1
 8001712:	f7ff ffbf 	bl	8001694 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001716:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800171a:	f7ff ffa3 	bl	8001664 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800171e:	2003      	movs	r0, #3
 8001720:	f7ff fe62 	bl	80013e8 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8001724:	f7ff fe84 	bl	8001430 <__NVIC_GetPriorityGrouping>
 8001728:	4603      	mov	r3, r0
 800172a:	2200      	movs	r2, #0
 800172c:	210f      	movs	r1, #15
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff feb6 	bl	80014a0 <NVIC_EncodePriority>
 8001734:	4603      	mov	r3, r0
 8001736:	4619      	mov	r1, r3
 8001738:	f04f 30ff 	mov.w	r0, #4294967295
 800173c:	f7ff fe86 	bl	800144c <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001740:	f000 f8a2 	bl	8001888 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001744:	f7ff fb32 	bl	8000dac <MX_GPIO_Init>
  MX_DMA_Init();
 8001748:	f7ff faf0 	bl	8000d2c <MX_DMA_Init>
  MX_I2C1_Init();
 800174c:	f7ff fcee 	bl	800112c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001750:	f000 fdce 	bl	80022f0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HTS221_init();
 8001754:	f001 fc5c 	bl	8003010 <HTS221_init>
  LPS25HB_init();
 8001758:	f001 fe0a 	bl	8003370 <LPS25HB_init>


  	const uint8_t tx_message[] = "%2.1f, %.0f, %.2f, %.2f \r\n";
 800175c:	4b44      	ldr	r3, [pc, #272]	@ (8001870 <main+0x168>)
 800175e:	f107 0478 	add.w	r4, r7, #120	@ 0x78
 8001762:	461d      	mov	r5, r3
 8001764:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001766:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001768:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800176c:	c403      	stmia	r4!, {r0, r1}
 800176e:	8022      	strh	r2, [r4, #0]
 8001770:	3402      	adds	r4, #2
 8001772:	0c13      	lsrs	r3, r2, #16
 8001774:	7023      	strb	r3, [r4, #0]
  	uint8_t tx_data[120];
  	LL_mDelay(10);
 8001776:	200a      	movs	r0, #10
 8001778:	f001 fbe4 	bl	8002f44 <LL_mDelay>
  	LPS25HB_get_pressure(&refference_pressure);
 800177c:	483d      	ldr	r0, [pc, #244]	@ (8001874 <main+0x16c>)
 800177e:	f001 fe3b 	bl	80033f8 <LPS25HB_get_pressure>
  	while (1) {

  		HTS221_get_temperature(&temperature);
 8001782:	483d      	ldr	r0, [pc, #244]	@ (8001878 <main+0x170>)
 8001784:	f001 fd94 	bl	80032b0 <HTS221_get_temperature>
  		HTS221_get_humidity(&humidity);
 8001788:	483c      	ldr	r0, [pc, #240]	@ (800187c <main+0x174>)
 800178a:	f001 fcc5 	bl	8003118 <HTS221_get_humidity>
  		LPS25HB_get_pressure(&pressure);
 800178e:	483c      	ldr	r0, [pc, #240]	@ (8001880 <main+0x178>)
 8001790:	f001 fe32 	bl	80033f8 <LPS25HB_get_pressure>
  		float alt = (float)44330.00 * (1-pow(pressure/refference_pressure,1/5.255));
 8001794:	4b3a      	ldr	r3, [pc, #232]	@ (8001880 <main+0x178>)
 8001796:	ed93 7a00 	vldr	s14, [r3]
 800179a:	4b36      	ldr	r3, [pc, #216]	@ (8001874 <main+0x16c>)
 800179c:	edd3 7a00 	vldr	s15, [r3]
 80017a0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80017a4:	ee16 0a90 	vmov	r0, s13
 80017a8:	f7fe fec6 	bl	8000538 <__aeabi_f2d>
 80017ac:	4602      	mov	r2, r0
 80017ae:	460b      	mov	r3, r1
 80017b0:	ed9f 1b2b 	vldr	d1, [pc, #172]	@ 8001860 <main+0x158>
 80017b4:	ec43 2b10 	vmov	d0, r2, r3
 80017b8:	f002 fadc 	bl	8003d74 <pow>
 80017bc:	ec53 2b10 	vmov	r2, r3, d0
 80017c0:	f04f 0000 	mov.w	r0, #0
 80017c4:	492f      	ldr	r1, [pc, #188]	@ (8001884 <main+0x17c>)
 80017c6:	f7fe fd57 	bl	8000278 <__aeabi_dsub>
 80017ca:	4602      	mov	r2, r0
 80017cc:	460b      	mov	r3, r1
 80017ce:	4610      	mov	r0, r2
 80017d0:	4619      	mov	r1, r3
 80017d2:	a325      	add	r3, pc, #148	@ (adr r3, 8001868 <main+0x160>)
 80017d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d8:	f7fe ff06 	bl	80005e8 <__aeabi_dmul>
 80017dc:	4602      	mov	r2, r0
 80017de:	460b      	mov	r3, r1
 80017e0:	4610      	mov	r0, r2
 80017e2:	4619      	mov	r1, r3
 80017e4:	f7ff f9b0 	bl	8000b48 <__aeabi_d2f>
 80017e8:	4603      	mov	r3, r0
 80017ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  	    uint8_t tx_data_len = (uint8_t)sprintf((char*)tx_data, (char*)tx_message, temperature, humidity, alt, pressure);
 80017ee:	4b22      	ldr	r3, [pc, #136]	@ (8001878 <main+0x170>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7fe fea0 	bl	8000538 <__aeabi_f2d>
 80017f8:	4682      	mov	sl, r0
 80017fa:	468b      	mov	fp, r1
 80017fc:	4b1f      	ldr	r3, [pc, #124]	@ (800187c <main+0x174>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4618      	mov	r0, r3
 8001802:	f7fe fe99 	bl	8000538 <__aeabi_f2d>
 8001806:	4604      	mov	r4, r0
 8001808:	460d      	mov	r5, r1
 800180a:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800180e:	f7fe fe93 	bl	8000538 <__aeabi_f2d>
 8001812:	4680      	mov	r8, r0
 8001814:	4689      	mov	r9, r1
 8001816:	4b1a      	ldr	r3, [pc, #104]	@ (8001880 <main+0x178>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4618      	mov	r0, r3
 800181c:	f7fe fe8c 	bl	8000538 <__aeabi_f2d>
 8001820:	4602      	mov	r2, r0
 8001822:	460b      	mov	r3, r1
 8001824:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8001828:	4638      	mov	r0, r7
 800182a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800182e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001832:	e9cd 4500 	strd	r4, r5, [sp]
 8001836:	4652      	mov	r2, sl
 8001838:	465b      	mov	r3, fp
 800183a:	f001 fe03 	bl	8003444 <siprintf>
 800183e:	4603      	mov	r3, r0
 8001840:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  	    USART2_PutBuffer(tx_data, tx_data_len);
 8001844:	f897 2093 	ldrb.w	r2, [r7, #147]	@ 0x93
 8001848:	463b      	mov	r3, r7
 800184a:	4611      	mov	r1, r2
 800184c:	4618      	mov	r0, r3
 800184e:	f000 fe31 	bl	80024b4 <USART2_PutBuffer>
  	    LL_mDelay(500);
 8001852:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001856:	f001 fb75 	bl	8002f44 <LL_mDelay>
  	while (1) {
 800185a:	bf00      	nop
 800185c:	e791      	b.n	8001782 <main+0x7a>
 800185e:	bf00      	nop
 8001860:	ccd9456c 	.word	0xccd9456c
 8001864:	3fc85b95 	.word	0x3fc85b95
 8001868:	00000000 	.word	0x00000000
 800186c:	40e5a540 	.word	0x40e5a540
 8001870:	08004c50 	.word	0x08004c50
 8001874:	20000098 	.word	0x20000098
 8001878:	2000008c 	.word	0x2000008c
 800187c:	20000090 	.word	0x20000090
 8001880:	20000094 	.word	0x20000094
 8001884:	3ff00000 	.word	0x3ff00000

08001888 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 800188c:	2000      	movs	r0, #0
 800188e:	f7ff ff19 	bl	80016c4 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 8001892:	bf00      	nop
 8001894:	f7ff ff2a 	bl	80016ec <LL_FLASH_GetLatency>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d1fa      	bne.n	8001894 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 800189e:	f7ff fe33 	bl	8001508 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80018a2:	bf00      	nop
 80018a4:	f7ff fe40 	bl	8001528 <LL_RCC_HSI_IsReady>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d1fa      	bne.n	80018a4 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 80018ae:	2010      	movs	r0, #16
 80018b0:	f7ff fe4c 	bl	800154c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80018b4:	2000      	movs	r0, #0
 80018b6:	f7ff fe81 	bl	80015bc <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80018ba:	2000      	movs	r0, #0
 80018bc:	f7ff fe92 	bl	80015e4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80018c0:	2000      	movs	r0, #0
 80018c2:	f7ff fea3 	bl	800160c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 80018c6:	2000      	movs	r0, #0
 80018c8:	f7ff fe56 	bl	8001578 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 80018cc:	bf00      	nop
 80018ce:	f7ff fe67 	bl	80015a0 <LL_RCC_GetSysClkSource>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d1fa      	bne.n	80018ce <SystemClock_Config+0x46>
  {

  }
  LL_Init1msTick(8000000);
 80018d8:	4805      	ldr	r0, [pc, #20]	@ (80018f0 <SystemClock_Config+0x68>)
 80018da:	f001 fb25 	bl	8002f28 <LL_Init1msTick>
  LL_SetSystemCoreClock(8000000);
 80018de:	4804      	ldr	r0, [pc, #16]	@ (80018f0 <SystemClock_Config+0x68>)
 80018e0:	f001 fb56 	bl	8002f90 <LL_SetSystemCoreClock>
  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_HSI);
 80018e4:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 80018e8:	f7ff fea4 	bl	8001634 <LL_RCC_SetI2CClockSource>
}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	007a1200 	.word	0x007a1200

080018f4 <LL_I2C_IsActiveFlag_RXNE>:
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	f003 0304 	and.w	r3, r3, #4
 8001904:	2b04      	cmp	r3, #4
 8001906:	d101      	bne.n	800190c <LL_I2C_IsActiveFlag_RXNE+0x18>
 8001908:	2301      	movs	r3, #1
 800190a:	e000      	b.n	800190e <LL_I2C_IsActiveFlag_RXNE+0x1a>
 800190c:	2300      	movs	r3, #0
}
 800190e:	4618      	mov	r0, r3
 8001910:	370c      	adds	r7, #12
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
	...

0800191c <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	3b01      	subs	r3, #1
 800192a:	4a0b      	ldr	r2, [pc, #44]	@ (8001958 <LL_DMA_DisableChannel+0x3c>)
 800192c:	5cd3      	ldrb	r3, [r2, r3]
 800192e:	461a      	mov	r2, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4413      	add	r3, r2
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	683a      	ldr	r2, [r7, #0]
 8001938:	3a01      	subs	r2, #1
 800193a:	4907      	ldr	r1, [pc, #28]	@ (8001958 <LL_DMA_DisableChannel+0x3c>)
 800193c:	5c8a      	ldrb	r2, [r1, r2]
 800193e:	4611      	mov	r1, r2
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	440a      	add	r2, r1
 8001944:	f023 0301 	bic.w	r3, r3, #1
 8001948:	6013      	str	r3, [r2, #0]
}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	08004c6c 	.word	0x08004c6c

0800195c <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800196c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001970:	bf0c      	ite	eq
 8001972:	2301      	moveq	r3, #1
 8001974:	2300      	movne	r3, #0
 8001976:	b2db      	uxtb	r3, r3
}
 8001978:	4618      	mov	r0, r3
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001994:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001998:	bf0c      	ite	eq
 800199a:	2301      	moveq	r3, #1
 800199c:	2300      	movne	r3, #0
 800199e:	b2db      	uxtb	r3, r3
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80019c0:	bf0c      	ite	eq
 80019c2:	2301      	moveq	r3, #1
 80019c4:	2300      	movne	r3, #0
 80019c6:	b2db      	uxtb	r3, r3
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80019e2:	605a      	str	r2, [r3, #4]
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019fe:	605a      	str	r2, [r3, #4]
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001a1a:	605a      	str	r2, [r3, #4]
}
 8001a1c:	bf00      	nop
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(const USART_TypeDef *USARTx)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	69db      	ldr	r3, [r3, #28]
 8001a34:	f003 0310 	and.w	r3, r3, #16
 8001a38:	2b10      	cmp	r3, #16
 8001a3a:	d101      	bne.n	8001a40 <LL_USART_IsActiveFlag_IDLE+0x18>
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e000      	b.n	8001a42 <LL_USART_IsActiveFlag_IDLE+0x1a>
 8001a40:	2300      	movs	r3, #0
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr

08001a4e <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 8001a4e:	b480      	push	{r7}
 8001a50:	b083      	sub	sp, #12
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a5e:	2b40      	cmp	r3, #64	@ 0x40
 8001a60:	d101      	bne.n	8001a66 <LL_USART_IsActiveFlag_TC+0x18>
 8001a62:	2301      	movs	r3, #1
 8001a64:	e000      	b.n	8001a68 <LL_USART_IsActiveFlag_TC+0x1a>
 8001a66:	2300      	movs	r3, #0
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2210      	movs	r2, #16
 8001a80:	621a      	str	r2, [r3, #32]
}
 8001a82:	bf00      	nop
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr

08001a8e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a92:	bf00      	nop
 8001a94:	e7fd      	b.n	8001a92 <NMI_Handler+0x4>

08001a96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a96:	b480      	push	{r7}
 8001a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a9a:	bf00      	nop
 8001a9c:	e7fd      	b.n	8001a9a <HardFault_Handler+0x4>

08001a9e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aa2:	bf00      	nop
 8001aa4:	e7fd      	b.n	8001aa2 <MemManage_Handler+0x4>

08001aa6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aaa:	bf00      	nop
 8001aac:	e7fd      	b.n	8001aaa <BusFault_Handler+0x4>

08001aae <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ab2:	bf00      	nop
 8001ab4:	e7fd      	b.n	8001ab2 <UsageFault_Handler+0x4>

08001ab6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ac8:	bf00      	nop
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr

08001ad2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr

08001ae0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
	...

08001af0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXT line 23.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 8001af4:	480a      	ldr	r0, [pc, #40]	@ (8001b20 <DMA1_Channel6_IRQHandler+0x30>)
 8001af6:	f7ff ff31 	bl	800195c <LL_DMA_IsActiveFlag_TC6>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d103      	bne.n	8001b08 <DMA1_Channel6_IRQHandler+0x18>
		{

			LL_DMA_ClearFlag_TC6(DMA1);
 8001b00:	4807      	ldr	r0, [pc, #28]	@ (8001b20 <DMA1_Channel6_IRQHandler+0x30>)
 8001b02:	f7ff ff67 	bl	80019d4 <LL_DMA_ClearFlag_TC6>
		}
		else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
		{
			LL_DMA_ClearFlag_HT6(DMA1);
		}
}
 8001b06:	e008      	b.n	8001b1a <DMA1_Channel6_IRQHandler+0x2a>
		else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8001b08:	4805      	ldr	r0, [pc, #20]	@ (8001b20 <DMA1_Channel6_IRQHandler+0x30>)
 8001b0a:	f7ff ff4f 	bl	80019ac <LL_DMA_IsActiveFlag_HT6>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d102      	bne.n	8001b1a <DMA1_Channel6_IRQHandler+0x2a>
			LL_DMA_ClearFlag_HT6(DMA1);
 8001b14:	4802      	ldr	r0, [pc, #8]	@ (8001b20 <DMA1_Channel6_IRQHandler+0x30>)
 8001b16:	f7ff ff79 	bl	8001a0c <LL_DMA_ClearFlag_HT6>
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40020000 	.word	0x40020000

08001b24 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 8001b28:	480a      	ldr	r0, [pc, #40]	@ (8001b54 <DMA1_Channel7_IRQHandler+0x30>)
 8001b2a:	f7ff ff2b 	bl	8001984 <LL_DMA_IsActiveFlag_TC7>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d10d      	bne.n	8001b50 <DMA1_Channel7_IRQHandler+0x2c>
		{
			LL_DMA_ClearFlag_TC7(DMA1);
 8001b34:	4807      	ldr	r0, [pc, #28]	@ (8001b54 <DMA1_Channel7_IRQHandler+0x30>)
 8001b36:	f7ff ff5b 	bl	80019f0 <LL_DMA_ClearFlag_TC7>

			while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 8001b3a:	bf00      	nop
 8001b3c:	4806      	ldr	r0, [pc, #24]	@ (8001b58 <DMA1_Channel7_IRQHandler+0x34>)
 8001b3e:	f7ff ff86 	bl	8001a4e <LL_USART_IsActiveFlag_TC>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d0f9      	beq.n	8001b3c <DMA1_Channel7_IRQHandler+0x18>
			LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8001b48:	2107      	movs	r1, #7
 8001b4a:	4802      	ldr	r0, [pc, #8]	@ (8001b54 <DMA1_Channel7_IRQHandler+0x30>)
 8001b4c:	f7ff fee6 	bl	800191c <LL_DMA_DisableChannel>
		}
}
 8001b50:	bf00      	nop
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40020000 	.word	0x40020000
 8001b58:	40004400 	.word	0x40004400

08001b5c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXT line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */
	if (LL_I2C_IsActiveFlag_RXNE(I2C1)) {
 8001b60:	4804      	ldr	r0, [pc, #16]	@ (8001b74 <I2C1_EV_IRQHandler+0x18>)
 8001b62:	f7ff fec7 	bl	80018f4 <LL_I2C_IsActiveFlag_RXNE>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <I2C1_EV_IRQHandler+0x14>
			I2C1_Master_Reception_Callback();
 8001b6c:	f7ff fc12 	bl	8001394 <I2C1_Master_Reception_Callback>
  /* USER CODE END I2C1_EV_IRQn 0 */

  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001b70:	bf00      	nop
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	40005400 	.word	0x40005400

08001b78 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_IDLE(USART2))
 8001b7c:	4805      	ldr	r0, [pc, #20]	@ (8001b94 <USART2_IRQHandler+0x1c>)
 8001b7e:	f7ff ff53 	bl	8001a28 <LL_USART_IsActiveFlag_IDLE>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d002      	beq.n	8001b8e <USART2_IRQHandler+0x16>
		{
			LL_USART_ClearFlag_IDLE(USART2);
 8001b88:	4802      	ldr	r0, [pc, #8]	@ (8001b94 <USART2_IRQHandler+0x1c>)
 8001b8a:	f7ff ff73 	bl	8001a74 <LL_USART_ClearFlag_IDLE>
		}
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	40004400 	.word	0x40004400

08001b98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b086      	sub	sp, #24
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ba0:	4a14      	ldr	r2, [pc, #80]	@ (8001bf4 <_sbrk+0x5c>)
 8001ba2:	4b15      	ldr	r3, [pc, #84]	@ (8001bf8 <_sbrk+0x60>)
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bac:	4b13      	ldr	r3, [pc, #76]	@ (8001bfc <_sbrk+0x64>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d102      	bne.n	8001bba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bb4:	4b11      	ldr	r3, [pc, #68]	@ (8001bfc <_sbrk+0x64>)
 8001bb6:	4a12      	ldr	r2, [pc, #72]	@ (8001c00 <_sbrk+0x68>)
 8001bb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bba:	4b10      	ldr	r3, [pc, #64]	@ (8001bfc <_sbrk+0x64>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d207      	bcs.n	8001bd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bc8:	f001 fc5c 	bl	8003484 <__errno>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	220c      	movs	r2, #12
 8001bd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd6:	e009      	b.n	8001bec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bd8:	4b08      	ldr	r3, [pc, #32]	@ (8001bfc <_sbrk+0x64>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bde:	4b07      	ldr	r3, [pc, #28]	@ (8001bfc <_sbrk+0x64>)
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4413      	add	r3, r2
 8001be6:	4a05      	ldr	r2, [pc, #20]	@ (8001bfc <_sbrk+0x64>)
 8001be8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bea:	68fb      	ldr	r3, [r7, #12]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3718      	adds	r7, #24
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	20003000 	.word	0x20003000
 8001bf8:	00000400 	.word	0x00000400
 8001bfc:	2000009c 	.word	0x2000009c
 8001c00:	20000280 	.word	0x20000280

08001c04 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c08:	4b06      	ldr	r3, [pc, #24]	@ (8001c24 <SystemInit+0x20>)
 8001c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c0e:	4a05      	ldr	r2, [pc, #20]	@ (8001c24 <SystemInit+0x20>)
 8001c10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c18:	bf00      	nop
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	e000ed00 	.word	0xe000ed00

08001c28 <__NVIC_EnableIRQ>:
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	4603      	mov	r3, r0
 8001c30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	db0b      	blt.n	8001c52 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c3a:	79fb      	ldrb	r3, [r7, #7]
 8001c3c:	f003 021f 	and.w	r2, r3, #31
 8001c40:	4907      	ldr	r1, [pc, #28]	@ (8001c60 <__NVIC_EnableIRQ+0x38>)
 8001c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c46:	095b      	lsrs	r3, r3, #5
 8001c48:	2001      	movs	r0, #1
 8001c4a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c52:	bf00      	nop
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	e000e100 	.word	0xe000e100

08001c64 <__NVIC_SetPriority>:
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	6039      	str	r1, [r7, #0]
 8001c6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	db0a      	blt.n	8001c8e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	b2da      	uxtb	r2, r3
 8001c7c:	490c      	ldr	r1, [pc, #48]	@ (8001cb0 <__NVIC_SetPriority+0x4c>)
 8001c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c82:	0112      	lsls	r2, r2, #4
 8001c84:	b2d2      	uxtb	r2, r2
 8001c86:	440b      	add	r3, r1
 8001c88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001c8c:	e00a      	b.n	8001ca4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	b2da      	uxtb	r2, r3
 8001c92:	4908      	ldr	r1, [pc, #32]	@ (8001cb4 <__NVIC_SetPriority+0x50>)
 8001c94:	79fb      	ldrb	r3, [r7, #7]
 8001c96:	f003 030f 	and.w	r3, r3, #15
 8001c9a:	3b04      	subs	r3, #4
 8001c9c:	0112      	lsls	r2, r2, #4
 8001c9e:	b2d2      	uxtb	r2, r2
 8001ca0:	440b      	add	r3, r1
 8001ca2:	761a      	strb	r2, [r3, #24]
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr
 8001cb0:	e000e100 	.word	0xe000e100
 8001cb4:	e000ed00 	.word	0xe000ed00

08001cb8 <LL_AHB1_GRP1_EnableClock>:
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8001cc0:	4b08      	ldr	r3, [pc, #32]	@ (8001ce4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001cc2:	695a      	ldr	r2, [r3, #20]
 8001cc4:	4907      	ldr	r1, [pc, #28]	@ (8001ce4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001ccc:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001cce:	695a      	ldr	r2, [r3, #20]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
}
 8001cd8:	bf00      	nop
 8001cda:	3714      	adds	r7, #20
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr
 8001ce4:	40021000 	.word	0x40021000

08001ce8 <LL_APB1_GRP1_EnableClock>:
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001cf0:	4b08      	ldr	r3, [pc, #32]	@ (8001d14 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001cf2:	69da      	ldr	r2, [r3, #28]
 8001cf4:	4907      	ldr	r1, [pc, #28]	@ (8001d14 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001cfc:	4b05      	ldr	r3, [pc, #20]	@ (8001d14 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001cfe:	69da      	ldr	r2, [r3, #28]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	4013      	ands	r3, r2
 8001d04:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d06:	68fb      	ldr	r3, [r7, #12]
}
 8001d08:	bf00      	nop
 8001d0a:	3714      	adds	r7, #20
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	40021000 	.word	0x40021000

08001d18 <LL_DMA_EnableChannel>:
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	3b01      	subs	r3, #1
 8001d26:	4a0b      	ldr	r2, [pc, #44]	@ (8001d54 <LL_DMA_EnableChannel+0x3c>)
 8001d28:	5cd3      	ldrb	r3, [r2, r3]
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	4413      	add	r3, r2
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	683a      	ldr	r2, [r7, #0]
 8001d34:	3a01      	subs	r2, #1
 8001d36:	4907      	ldr	r1, [pc, #28]	@ (8001d54 <LL_DMA_EnableChannel+0x3c>)
 8001d38:	5c8a      	ldrb	r2, [r1, r2]
 8001d3a:	4611      	mov	r1, r2
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	440a      	add	r2, r1
 8001d40:	f043 0301 	orr.w	r3, r3, #1
 8001d44:	6013      	str	r3, [r2, #0]
}
 8001d46:	bf00      	nop
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	08004c8c 	.word	0x08004c8c

08001d58 <LL_DMA_SetDataTransferDirection>:
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	3b01      	subs	r3, #1
 8001d68:	4a0d      	ldr	r2, [pc, #52]	@ (8001da0 <LL_DMA_SetDataTransferDirection+0x48>)
 8001d6a:	5cd3      	ldrb	r3, [r2, r3]
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	4413      	add	r3, r2
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001d78:	f023 0310 	bic.w	r3, r3, #16
 8001d7c:	68ba      	ldr	r2, [r7, #8]
 8001d7e:	3a01      	subs	r2, #1
 8001d80:	4907      	ldr	r1, [pc, #28]	@ (8001da0 <LL_DMA_SetDataTransferDirection+0x48>)
 8001d82:	5c8a      	ldrb	r2, [r1, r2]
 8001d84:	4611      	mov	r1, r2
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	440a      	add	r2, r1
 8001d8a:	4611      	mov	r1, r2
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	600b      	str	r3, [r1, #0]
}
 8001d92:	bf00      	nop
 8001d94:	3714      	adds	r7, #20
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	08004c8c 	.word	0x08004c8c

08001da4 <LL_DMA_GetDataTransferDirection>:
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	3b01      	subs	r3, #1
 8001db2:	4a07      	ldr	r2, [pc, #28]	@ (8001dd0 <LL_DMA_GetDataTransferDirection+0x2c>)
 8001db4:	5cd3      	ldrb	r3, [r2, r3]
 8001db6:	461a      	mov	r2, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	4413      	add	r3, r2
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	f244 0310 	movw	r3, #16400	@ 0x4010
 8001dc2:	4013      	ands	r3, r2
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr
 8001dd0:	08004c8c 	.word	0x08004c8c

08001dd4 <LL_DMA_SetMode>:
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b085      	sub	sp, #20
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	3b01      	subs	r3, #1
 8001de4:	4a0c      	ldr	r2, [pc, #48]	@ (8001e18 <LL_DMA_SetMode+0x44>)
 8001de6:	5cd3      	ldrb	r3, [r2, r3]
 8001de8:	461a      	mov	r2, r3
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	4413      	add	r3, r2
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f023 0220 	bic.w	r2, r3, #32
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	3b01      	subs	r3, #1
 8001df8:	4907      	ldr	r1, [pc, #28]	@ (8001e18 <LL_DMA_SetMode+0x44>)
 8001dfa:	5ccb      	ldrb	r3, [r1, r3]
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	440b      	add	r3, r1
 8001e02:	4619      	mov	r1, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	600b      	str	r3, [r1, #0]
}
 8001e0a:	bf00      	nop
 8001e0c:	3714      	adds	r7, #20
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	08004c8c 	.word	0x08004c8c

08001e1c <LL_DMA_SetPeriphIncMode>:
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	4a0c      	ldr	r2, [pc, #48]	@ (8001e60 <LL_DMA_SetPeriphIncMode+0x44>)
 8001e2e:	5cd3      	ldrb	r3, [r2, r3]
 8001e30:	461a      	mov	r2, r3
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	4413      	add	r3, r2
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	3b01      	subs	r3, #1
 8001e40:	4907      	ldr	r1, [pc, #28]	@ (8001e60 <LL_DMA_SetPeriphIncMode+0x44>)
 8001e42:	5ccb      	ldrb	r3, [r1, r3]
 8001e44:	4619      	mov	r1, r3
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	440b      	add	r3, r1
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	600b      	str	r3, [r1, #0]
}
 8001e52:	bf00      	nop
 8001e54:	3714      	adds	r7, #20
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	08004c8c 	.word	0x08004c8c

08001e64 <LL_DMA_SetMemoryIncMode>:
{
 8001e64:	b480      	push	{r7}
 8001e66:	b085      	sub	sp, #20
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	3b01      	subs	r3, #1
 8001e74:	4a0c      	ldr	r2, [pc, #48]	@ (8001ea8 <LL_DMA_SetMemoryIncMode+0x44>)
 8001e76:	5cd3      	ldrb	r3, [r2, r3]
 8001e78:	461a      	mov	r2, r3
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	3b01      	subs	r3, #1
 8001e88:	4907      	ldr	r1, [pc, #28]	@ (8001ea8 <LL_DMA_SetMemoryIncMode+0x44>)
 8001e8a:	5ccb      	ldrb	r3, [r1, r3]
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	440b      	add	r3, r1
 8001e92:	4619      	mov	r1, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	600b      	str	r3, [r1, #0]
}
 8001e9a:	bf00      	nop
 8001e9c:	3714      	adds	r7, #20
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	08004c8c 	.word	0x08004c8c

08001eac <LL_DMA_SetPeriphSize>:
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	4a0c      	ldr	r2, [pc, #48]	@ (8001ef0 <LL_DMA_SetPeriphSize+0x44>)
 8001ebe:	5cd3      	ldrb	r3, [r2, r3]
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	4413      	add	r3, r2
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	3b01      	subs	r3, #1
 8001ed0:	4907      	ldr	r1, [pc, #28]	@ (8001ef0 <LL_DMA_SetPeriphSize+0x44>)
 8001ed2:	5ccb      	ldrb	r3, [r1, r3]
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	440b      	add	r3, r1
 8001eda:	4619      	mov	r1, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	600b      	str	r3, [r1, #0]
}
 8001ee2:	bf00      	nop
 8001ee4:	3714      	adds	r7, #20
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	08004c8c 	.word	0x08004c8c

08001ef4 <LL_DMA_SetMemorySize>:
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b085      	sub	sp, #20
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	3b01      	subs	r3, #1
 8001f04:	4a0c      	ldr	r2, [pc, #48]	@ (8001f38 <LL_DMA_SetMemorySize+0x44>)
 8001f06:	5cd3      	ldrb	r3, [r2, r3]
 8001f08:	461a      	mov	r2, r3
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	3b01      	subs	r3, #1
 8001f18:	4907      	ldr	r1, [pc, #28]	@ (8001f38 <LL_DMA_SetMemorySize+0x44>)
 8001f1a:	5ccb      	ldrb	r3, [r1, r3]
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	440b      	add	r3, r1
 8001f22:	4619      	mov	r1, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	600b      	str	r3, [r1, #0]
}
 8001f2a:	bf00      	nop
 8001f2c:	3714      	adds	r7, #20
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	08004c8c 	.word	0x08004c8c

08001f3c <LL_DMA_SetChannelPriorityLevel>:
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	3b01      	subs	r3, #1
 8001f4c:	4a0c      	ldr	r2, [pc, #48]	@ (8001f80 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8001f4e:	5cd3      	ldrb	r3, [r2, r3]
 8001f50:	461a      	mov	r2, r3
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	4413      	add	r3, r2
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	4907      	ldr	r1, [pc, #28]	@ (8001f80 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8001f62:	5ccb      	ldrb	r3, [r1, r3]
 8001f64:	4619      	mov	r1, r3
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	440b      	add	r3, r1
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	600b      	str	r3, [r1, #0]
}
 8001f72:	bf00      	nop
 8001f74:	3714      	adds	r7, #20
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	08004c8c 	.word	0x08004c8c

08001f84 <LL_DMA_SetDataLength>:
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	3b01      	subs	r3, #1
 8001f94:	4a0c      	ldr	r2, [pc, #48]	@ (8001fc8 <LL_DMA_SetDataLength+0x44>)
 8001f96:	5cd3      	ldrb	r3, [r2, r3]
 8001f98:	461a      	mov	r2, r3
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	0c1b      	lsrs	r3, r3, #16
 8001fa2:	041b      	lsls	r3, r3, #16
 8001fa4:	68ba      	ldr	r2, [r7, #8]
 8001fa6:	3a01      	subs	r2, #1
 8001fa8:	4907      	ldr	r1, [pc, #28]	@ (8001fc8 <LL_DMA_SetDataLength+0x44>)
 8001faa:	5c8a      	ldrb	r2, [r1, r2]
 8001fac:	4611      	mov	r1, r2
 8001fae:	68fa      	ldr	r2, [r7, #12]
 8001fb0:	440a      	add	r2, r1
 8001fb2:	4611      	mov	r1, r2
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	604b      	str	r3, [r1, #4]
}
 8001fba:	bf00      	nop
 8001fbc:	3714      	adds	r7, #20
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	08004c8c 	.word	0x08004c8c

08001fcc <LL_DMA_ConfigAddresses>:
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
 8001fd8:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	2b10      	cmp	r3, #16
 8001fde:	d114      	bne.n	800200a <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	4a16      	ldr	r2, [pc, #88]	@ (8002040 <LL_DMA_ConfigAddresses+0x74>)
 8001fe6:	5cd3      	ldrb	r3, [r2, r3]
 8001fe8:	461a      	mov	r2, r3
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	4413      	add	r3, r2
 8001fee:	461a      	mov	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	3b01      	subs	r3, #1
 8001ff8:	4a11      	ldr	r2, [pc, #68]	@ (8002040 <LL_DMA_ConfigAddresses+0x74>)
 8001ffa:	5cd3      	ldrb	r3, [r2, r3]
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	4413      	add	r3, r2
 8002002:	461a      	mov	r2, r3
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	6093      	str	r3, [r2, #8]
}
 8002008:	e013      	b.n	8002032 <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	3b01      	subs	r3, #1
 800200e:	4a0c      	ldr	r2, [pc, #48]	@ (8002040 <LL_DMA_ConfigAddresses+0x74>)
 8002010:	5cd3      	ldrb	r3, [r2, r3]
 8002012:	461a      	mov	r2, r3
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	4413      	add	r3, r2
 8002018:	461a      	mov	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	3b01      	subs	r3, #1
 8002022:	4a07      	ldr	r2, [pc, #28]	@ (8002040 <LL_DMA_ConfigAddresses+0x74>)
 8002024:	5cd3      	ldrb	r3, [r2, r3]
 8002026:	461a      	mov	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	4413      	add	r3, r2
 800202c:	461a      	mov	r2, r3
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	60d3      	str	r3, [r2, #12]
}
 8002032:	bf00      	nop
 8002034:	3714      	adds	r7, #20
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	08004c8c 	.word	0x08004c8c

08002044 <LL_DMA_SetMemoryAddress>:
{
 8002044:	b480      	push	{r7}
 8002046:	b085      	sub	sp, #20
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	3b01      	subs	r3, #1
 8002054:	4a06      	ldr	r2, [pc, #24]	@ (8002070 <LL_DMA_SetMemoryAddress+0x2c>)
 8002056:	5cd3      	ldrb	r3, [r2, r3]
 8002058:	461a      	mov	r2, r3
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	4413      	add	r3, r2
 800205e:	461a      	mov	r2, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	60d3      	str	r3, [r2, #12]
}
 8002064:	bf00      	nop
 8002066:	3714      	adds	r7, #20
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr
 8002070:	08004c8c 	.word	0x08004c8c

08002074 <LL_DMA_SetPeriphAddress>:
{
 8002074:	b480      	push	{r7}
 8002076:	b085      	sub	sp, #20
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	3b01      	subs	r3, #1
 8002084:	4a06      	ldr	r2, [pc, #24]	@ (80020a0 <LL_DMA_SetPeriphAddress+0x2c>)
 8002086:	5cd3      	ldrb	r3, [r2, r3]
 8002088:	461a      	mov	r2, r3
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	4413      	add	r3, r2
 800208e:	461a      	mov	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6093      	str	r3, [r2, #8]
}
 8002094:	bf00      	nop
 8002096:	3714      	adds	r7, #20
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr
 80020a0:	08004c8c 	.word	0x08004c8c

080020a4 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	3b01      	subs	r3, #1
 80020b2:	4a0b      	ldr	r2, [pc, #44]	@ (80020e0 <LL_DMA_EnableIT_TC+0x3c>)
 80020b4:	5cd3      	ldrb	r3, [r2, r3]
 80020b6:	461a      	mov	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4413      	add	r3, r2
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	683a      	ldr	r2, [r7, #0]
 80020c0:	3a01      	subs	r2, #1
 80020c2:	4907      	ldr	r1, [pc, #28]	@ (80020e0 <LL_DMA_EnableIT_TC+0x3c>)
 80020c4:	5c8a      	ldrb	r2, [r1, r2]
 80020c6:	4611      	mov	r1, r2
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	440a      	add	r2, r1
 80020cc:	f043 0302 	orr.w	r3, r3, #2
 80020d0:	6013      	str	r3, [r2, #0]
}
 80020d2:	bf00      	nop
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	08004c8c 	.word	0x08004c8c

080020e4 <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	3b01      	subs	r3, #1
 80020f2:	4a0b      	ldr	r2, [pc, #44]	@ (8002120 <LL_DMA_EnableIT_HT+0x3c>)
 80020f4:	5cd3      	ldrb	r3, [r2, r3]
 80020f6:	461a      	mov	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4413      	add	r3, r2
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	683a      	ldr	r2, [r7, #0]
 8002100:	3a01      	subs	r2, #1
 8002102:	4907      	ldr	r1, [pc, #28]	@ (8002120 <LL_DMA_EnableIT_HT+0x3c>)
 8002104:	5c8a      	ldrb	r2, [r1, r2]
 8002106:	4611      	mov	r1, r2
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	440a      	add	r2, r1
 800210c:	f043 0304 	orr.w	r3, r3, #4
 8002110:	6013      	str	r3, [r2, #0]
}
 8002112:	bf00      	nop
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	08004c8c 	.word	0x08004c8c

08002124 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	3b01      	subs	r3, #1
 8002132:	4a0b      	ldr	r2, [pc, #44]	@ (8002160 <LL_DMA_EnableIT_TE+0x3c>)
 8002134:	5cd3      	ldrb	r3, [r2, r3]
 8002136:	461a      	mov	r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4413      	add	r3, r2
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	683a      	ldr	r2, [r7, #0]
 8002140:	3a01      	subs	r2, #1
 8002142:	4907      	ldr	r1, [pc, #28]	@ (8002160 <LL_DMA_EnableIT_TE+0x3c>)
 8002144:	5c8a      	ldrb	r2, [r1, r2]
 8002146:	4611      	mov	r1, r2
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	440a      	add	r2, r1
 800214c:	f043 0308 	orr.w	r3, r3, #8
 8002150:	6013      	str	r3, [r2, #0]
}
 8002152:	bf00      	nop
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	08004c8c 	.word	0x08004c8c

08002164 <LL_USART_Enable>:
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f043 0201 	orr.w	r2, r3, #1
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	601a      	str	r2, [r3, #0]
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <LL_USART_ConfigAsyncMode>:
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	609a      	str	r2, [r3, #8]
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b089      	sub	sp, #36	@ 0x24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	e853 3f00 	ldrex	r3, [r3]
 80021c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	f043 0310 	orr.w	r3, r3, #16
 80021ca:	61fb      	str	r3, [r7, #28]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	69fa      	ldr	r2, [r7, #28]
 80021d0:	61ba      	str	r2, [r7, #24]
 80021d2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021d4:	6979      	ldr	r1, [r7, #20]
 80021d6:	69ba      	ldr	r2, [r7, #24]
 80021d8:	e841 2300 	strex	r3, r2, [r1]
 80021dc:	613b      	str	r3, [r7, #16]
   return(result);
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d1e9      	bne.n	80021b8 <LL_USART_EnableIT_IDLE+0x8>
}
 80021e4:	bf00      	nop
 80021e6:	bf00      	nop
 80021e8:	3724      	adds	r7, #36	@ 0x24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 80021f2:	b480      	push	{r7}
 80021f4:	b089      	sub	sp, #36	@ 0x24
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	3308      	adds	r3, #8
 80021fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	e853 3f00 	ldrex	r3, [r3]
 8002206:	60bb      	str	r3, [r7, #8]
   return(result);
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800220e:	61fb      	str	r3, [r7, #28]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	3308      	adds	r3, #8
 8002214:	69fa      	ldr	r2, [r7, #28]
 8002216:	61ba      	str	r2, [r7, #24]
 8002218:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800221a:	6979      	ldr	r1, [r7, #20]
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	e841 2300 	strex	r3, r2, [r1]
 8002222:	613b      	str	r3, [r7, #16]
   return(result);
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1e7      	bne.n	80021fa <LL_USART_DisableIT_CTS+0x8>
}
 800222a:	bf00      	nop
 800222c:	bf00      	nop
 800222e:	3724      	adds	r7, #36	@ 0x24
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8002238:	b480      	push	{r7}
 800223a:	b089      	sub	sp, #36	@ 0x24
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	3308      	adds	r3, #8
 8002244:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	e853 3f00 	ldrex	r3, [r3]
 800224c:	60bb      	str	r3, [r7, #8]
   return(result);
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002254:	61fb      	str	r3, [r7, #28]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	3308      	adds	r3, #8
 800225a:	69fa      	ldr	r2, [r7, #28]
 800225c:	61ba      	str	r2, [r7, #24]
 800225e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002260:	6979      	ldr	r1, [r7, #20]
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	e841 2300 	strex	r3, r2, [r1]
 8002268:	613b      	str	r3, [r7, #16]
   return(result);
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d1e7      	bne.n	8002240 <LL_USART_EnableDMAReq_RX+0x8>
}
 8002270:	bf00      	nop
 8002272:	bf00      	nop
 8002274:	3724      	adds	r7, #36	@ 0x24
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr

0800227e <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 800227e:	b480      	push	{r7}
 8002280:	b089      	sub	sp, #36	@ 0x24
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	3308      	adds	r3, #8
 800228a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	e853 3f00 	ldrex	r3, [r3]
 8002292:	60bb      	str	r3, [r7, #8]
   return(result);
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800229a:	61fb      	str	r3, [r7, #28]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	3308      	adds	r3, #8
 80022a0:	69fa      	ldr	r2, [r7, #28]
 80022a2:	61ba      	str	r2, [r7, #24]
 80022a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022a6:	6979      	ldr	r1, [r7, #20]
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	e841 2300 	strex	r3, r2, [r1]
 80022ae:	613b      	str	r3, [r7, #16]
   return(result);
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d1e7      	bne.n	8002286 <LL_USART_EnableDMAReq_TX+0x8>
}
 80022b6:	bf00      	nop
 80022b8:	bf00      	nop
 80022ba:	3724      	adds	r7, #36	@ 0x24
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(const USART_TypeDef *USARTx, uint32_t Direction)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b085      	sub	sp, #20
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
  uint32_t data_reg_addr;

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d103      	bne.n	80022dc <LL_USART_DMA_GetRegAddr+0x18>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	3328      	adds	r3, #40	@ 0x28
 80022d8:	60fb      	str	r3, [r7, #12]
 80022da:	e002      	b.n	80022e2 <LL_USART_DMA_GetRegAddr+0x1e>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	3324      	adds	r3, #36	@ 0x24
 80022e0:	60fb      	str	r3, [r7, #12]
  }

  return data_reg_addr;
 80022e2:	68fb      	ldr	r3, [r7, #12]
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3714      	adds	r7, #20
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <MX_USART2_UART_Init>:

/* Space for global variables, if you need them */

// type global variables here
/* USART2 init function */
void MX_USART2_UART_Init(void) {
 80022f0:	b5b0      	push	{r4, r5, r7, lr}
 80022f2:	b090      	sub	sp, #64	@ 0x40
 80022f4:	af02      	add	r7, sp, #8
	LL_USART_InitTypeDef USART_InitStruct = { 0 };
 80022f6:	f107 031c 	add.w	r3, r7, #28
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	605a      	str	r2, [r3, #4]
 8002300:	609a      	str	r2, [r3, #8]
 8002302:	60da      	str	r2, [r3, #12]
 8002304:	611a      	str	r2, [r3, #16]
 8002306:	615a      	str	r2, [r3, #20]
 8002308:	619a      	str	r2, [r3, #24]

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800230a:	1d3b      	adds	r3, r7, #4
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	605a      	str	r2, [r3, #4]
 8002312:	609a      	str	r2, [r3, #8]
 8002314:	60da      	str	r2, [r3, #12]
 8002316:	611a      	str	r2, [r3, #16]
 8002318:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800231a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800231e:	f7ff fce3 	bl	8001ce8 <LL_APB1_GRP1_EnableClock>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002322:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002326:	f7ff fcc7 	bl	8001cb8 <LL_AHB1_GRP1_EnableClock>
	/**USART2 GPIO Configuration
	 PA2   ------> USART2_TX
	 PA15   ------> USART2_RX
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_2 | LL_GPIO_PIN_15;
 800232a:	f248 0304 	movw	r3, #32772	@ 0x8004
 800232e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002330:	2302      	movs	r3, #2
 8002332:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002334:	2303      	movs	r3, #3
 8002336:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002338:	2300      	movs	r3, #0
 800233a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800233c:	2300      	movs	r3, #0
 800233e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002340:	2307      	movs	r3, #7
 8002342:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002344:	1d3b      	adds	r3, r7, #4
 8002346:	4619      	mov	r1, r3
 8002348:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800234c:	f000 fa00 	bl	8002750 <LL_GPIO_Init>
	 * For more information about DMA registers, refer to reference manual.
	 */

	/* USART2_RX Init */

	LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6,
 8002350:	2200      	movs	r2, #0
 8002352:	2106      	movs	r1, #6
 8002354:	4854      	ldr	r0, [pc, #336]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 8002356:	f7ff fcff 	bl	8001d58 <LL_DMA_SetDataTransferDirection>
	LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
	LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6,
 800235a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800235e:	2106      	movs	r1, #6
 8002360:	4851      	ldr	r0, [pc, #324]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 8002362:	f7ff fdeb 	bl	8001f3c <LL_DMA_SetChannelPriorityLevel>
	LL_DMA_PRIORITY_MEDIUM);
	LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 8002366:	2200      	movs	r2, #0
 8002368:	2106      	movs	r1, #6
 800236a:	484f      	ldr	r0, [pc, #316]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 800236c:	f7ff fd32 	bl	8001dd4 <LL_DMA_SetMode>
	LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 8002370:	2200      	movs	r2, #0
 8002372:	2106      	movs	r1, #6
 8002374:	484c      	ldr	r0, [pc, #304]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 8002376:	f7ff fd51 	bl	8001e1c <LL_DMA_SetPeriphIncMode>
	LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 800237a:	2280      	movs	r2, #128	@ 0x80
 800237c:	2106      	movs	r1, #6
 800237e:	484a      	ldr	r0, [pc, #296]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 8002380:	f7ff fd70 	bl	8001e64 <LL_DMA_SetMemoryIncMode>
	LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 8002384:	2200      	movs	r2, #0
 8002386:	2106      	movs	r1, #6
 8002388:	4847      	ldr	r0, [pc, #284]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 800238a:	f7ff fd8f 	bl	8001eac <LL_DMA_SetPeriphSize>
	LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 800238e:	2200      	movs	r2, #0
 8002390:	2106      	movs	r1, #6
 8002392:	4845      	ldr	r0, [pc, #276]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 8002394:	f7ff fdae 	bl	8001ef4 <LL_DMA_SetMemorySize>

	LL_DMA_ConfigAddresses( DMA1, LL_DMA_CHANNEL_6,
 8002398:	2101      	movs	r1, #1
 800239a:	4844      	ldr	r0, [pc, #272]	@ (80024ac <MX_USART2_UART_Init+0x1bc>)
 800239c:	f7ff ff92 	bl	80022c4 <LL_USART_DMA_GetRegAddr>
 80023a0:	4604      	mov	r4, r0
 80023a2:	4d43      	ldr	r5, [pc, #268]	@ (80024b0 <MX_USART2_UART_Init+0x1c0>)
 80023a4:	2106      	movs	r1, #6
 80023a6:	4840      	ldr	r0, [pc, #256]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 80023a8:	f7ff fcfc 	bl	8001da4 <LL_DMA_GetDataTransferDirection>
 80023ac:	4603      	mov	r3, r0
 80023ae:	9300      	str	r3, [sp, #0]
 80023b0:	462b      	mov	r3, r5
 80023b2:	4622      	mov	r2, r4
 80023b4:	2106      	movs	r1, #6
 80023b6:	483c      	ldr	r0, [pc, #240]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 80023b8:	f7ff fe08 	bl	8001fcc <LL_DMA_ConfigAddresses>
			LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
			(uint32_t) bufferUSART2dma,
			LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 80023bc:	2280      	movs	r2, #128	@ 0x80
 80023be:	2106      	movs	r1, #6
 80023c0:	4839      	ldr	r0, [pc, #228]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 80023c2:	f7ff fddf 	bl	8001f84 <LL_DMA_SetDataLength>
	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 80023c6:	2106      	movs	r1, #6
 80023c8:	4837      	ldr	r0, [pc, #220]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 80023ca:	f7ff fca5 	bl	8001d18 <LL_DMA_EnableChannel>
	LL_USART_EnableDMAReq_RX(USART2);
 80023ce:	4837      	ldr	r0, [pc, #220]	@ (80024ac <MX_USART2_UART_Init+0x1bc>)
 80023d0:	f7ff ff32 	bl	8002238 <LL_USART_EnableDMAReq_RX>
	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 80023d4:	2106      	movs	r1, #6
 80023d6:	4834      	ldr	r0, [pc, #208]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 80023d8:	f7ff fe64 	bl	80020a4 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_HT(DMA1, LL_DMA_CHANNEL_6);
 80023dc:	2106      	movs	r1, #6
 80023de:	4832      	ldr	r0, [pc, #200]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 80023e0:	f7ff fe80 	bl	80020e4 <LL_DMA_EnableIT_HT>

	/* USART2_TX Init */

	LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7,
 80023e4:	2210      	movs	r2, #16
 80023e6:	2107      	movs	r1, #7
 80023e8:	482f      	ldr	r0, [pc, #188]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 80023ea:	f7ff fcb5 	bl	8001d58 <LL_DMA_SetDataTransferDirection>
	LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
	LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7,
 80023ee:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80023f2:	2107      	movs	r1, #7
 80023f4:	482c      	ldr	r0, [pc, #176]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 80023f6:	f7ff fda1 	bl	8001f3c <LL_DMA_SetChannelPriorityLevel>
	LL_DMA_PRIORITY_MEDIUM);
	LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 80023fa:	2200      	movs	r2, #0
 80023fc:	2107      	movs	r1, #7
 80023fe:	482a      	ldr	r0, [pc, #168]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 8002400:	f7ff fce8 	bl	8001dd4 <LL_DMA_SetMode>
	LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 8002404:	2200      	movs	r2, #0
 8002406:	2107      	movs	r1, #7
 8002408:	4827      	ldr	r0, [pc, #156]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 800240a:	f7ff fd07 	bl	8001e1c <LL_DMA_SetPeriphIncMode>
	LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 800240e:	2280      	movs	r2, #128	@ 0x80
 8002410:	2107      	movs	r1, #7
 8002412:	4825      	ldr	r0, [pc, #148]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 8002414:	f7ff fd26 	bl	8001e64 <LL_DMA_SetMemoryIncMode>
	LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 8002418:	2200      	movs	r2, #0
 800241a:	2107      	movs	r1, #7
 800241c:	4822      	ldr	r0, [pc, #136]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 800241e:	f7ff fd45 	bl	8001eac <LL_DMA_SetPeriphSize>
	LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 8002422:	2200      	movs	r2, #0
 8002424:	2107      	movs	r1, #7
 8002426:	4820      	ldr	r0, [pc, #128]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 8002428:	f7ff fd64 	bl	8001ef4 <LL_DMA_SetMemorySize>

	LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7,
 800242c:	2100      	movs	r1, #0
 800242e:	481f      	ldr	r0, [pc, #124]	@ (80024ac <MX_USART2_UART_Init+0x1bc>)
 8002430:	f7ff ff48 	bl	80022c4 <LL_USART_DMA_GetRegAddr>
 8002434:	4603      	mov	r3, r0
 8002436:	461a      	mov	r2, r3
 8002438:	2107      	movs	r1, #7
 800243a:	481b      	ldr	r0, [pc, #108]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 800243c:	f7ff fe1a 	bl	8002074 <LL_DMA_SetPeriphAddress>
			LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
	LL_USART_EnableDMAReq_TX(USART2);
 8002440:	481a      	ldr	r0, [pc, #104]	@ (80024ac <MX_USART2_UART_Init+0x1bc>)
 8002442:	f7ff ff1c 	bl	800227e <LL_USART_EnableDMAReq_TX>

	LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 8002446:	2107      	movs	r1, #7
 8002448:	4817      	ldr	r0, [pc, #92]	@ (80024a8 <MX_USART2_UART_Init+0x1b8>)
 800244a:	f7ff fe6b 	bl	8002124 <LL_DMA_EnableIT_TE>

	/* USART2 interrupt Init */
	NVIC_SetPriority(USART2_IRQn, 0);
 800244e:	2100      	movs	r1, #0
 8002450:	2026      	movs	r0, #38	@ 0x26
 8002452:	f7ff fc07 	bl	8001c64 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 8002456:	2026      	movs	r0, #38	@ 0x26
 8002458:	f7ff fbe6 	bl	8001c28 <__NVIC_EnableIRQ>

	USART_InitStruct.BaudRate = 230400;
 800245c:	f44f 3361 	mov.w	r3, #230400	@ 0x38400
 8002460:	61fb      	str	r3, [r7, #28]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002462:	2300      	movs	r3, #0
 8002464:	623b      	str	r3, [r7, #32]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002466:	2300      	movs	r3, #0
 8002468:	627b      	str	r3, [r7, #36]	@ 0x24
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800246a:	2300      	movs	r3, #0
 800246c:	62bb      	str	r3, [r7, #40]	@ 0x28
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800246e:	230c      	movs	r3, #12
 8002470:	62fb      	str	r3, [r7, #44]	@ 0x2c
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002472:	2300      	movs	r3, #0
 8002474:	633b      	str	r3, [r7, #48]	@ 0x30
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002476:	2300      	movs	r3, #0
 8002478:	637b      	str	r3, [r7, #52]	@ 0x34
	LL_USART_Init(USART2, &USART_InitStruct);
 800247a:	f107 031c 	add.w	r3, r7, #28
 800247e:	4619      	mov	r1, r3
 8002480:	480a      	ldr	r0, [pc, #40]	@ (80024ac <MX_USART2_UART_Init+0x1bc>)
 8002482:	f000 fccb 	bl	8002e1c <LL_USART_Init>
	LL_USART_ConfigAsyncMode(USART2);
 8002486:	4809      	ldr	r0, [pc, #36]	@ (80024ac <MX_USART2_UART_Init+0x1bc>)
 8002488:	f7ff fe7c 	bl	8002184 <LL_USART_ConfigAsyncMode>
	LL_USART_DisableIT_CTS(USART2);
 800248c:	4807      	ldr	r0, [pc, #28]	@ (80024ac <MX_USART2_UART_Init+0x1bc>)
 800248e:	f7ff feb0 	bl	80021f2 <LL_USART_DisableIT_CTS>

	LL_USART_EnableIT_IDLE(USART2);
 8002492:	4806      	ldr	r0, [pc, #24]	@ (80024ac <MX_USART2_UART_Init+0x1bc>)
 8002494:	f7ff fe8c 	bl	80021b0 <LL_USART_EnableIT_IDLE>
	LL_USART_Enable(USART2);
 8002498:	4804      	ldr	r0, [pc, #16]	@ (80024ac <MX_USART2_UART_Init+0x1bc>)
 800249a:	f7ff fe63 	bl	8002164 <LL_USART_Enable>

	//type your code here:
}
 800249e:	bf00      	nop
 80024a0:	3738      	adds	r7, #56	@ 0x38
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bdb0      	pop	{r4, r5, r7, pc}
 80024a6:	bf00      	nop
 80024a8:	40020000 	.word	0x40020000
 80024ac:	40004400 	.word	0x40004400
 80024b0:	200000a0 	.word	0x200000a0

080024b4 <USART2_PutBuffer>:

// Send data stored in buffer with DMA
void USART2_PutBuffer(uint8_t *buffer, uint8_t length) {
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	460b      	mov	r3, r1
 80024be:	70fb      	strb	r3, [r7, #3]
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_7, (uint32_t) buffer);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	461a      	mov	r2, r3
 80024c4:	2107      	movs	r1, #7
 80024c6:	480a      	ldr	r0, [pc, #40]	@ (80024f0 <USART2_PutBuffer+0x3c>)
 80024c8:	f7ff fdbc 	bl	8002044 <LL_DMA_SetMemoryAddress>

	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_7, length);
 80024cc:	78fb      	ldrb	r3, [r7, #3]
 80024ce:	461a      	mov	r2, r3
 80024d0:	2107      	movs	r1, #7
 80024d2:	4807      	ldr	r0, [pc, #28]	@ (80024f0 <USART2_PutBuffer+0x3c>)
 80024d4:	f7ff fd56 	bl	8001f84 <LL_DMA_SetDataLength>

	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_7);
 80024d8:	2107      	movs	r1, #7
 80024da:	4805      	ldr	r0, [pc, #20]	@ (80024f0 <USART2_PutBuffer+0x3c>)
 80024dc:	f7ff fde2 	bl	80020a4 <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_7);
 80024e0:	2107      	movs	r1, #7
 80024e2:	4803      	ldr	r0, [pc, #12]	@ (80024f0 <USART2_PutBuffer+0x3c>)
 80024e4:	f7ff fc18 	bl	8001d18 <LL_DMA_EnableChannel>
}
 80024e8:	bf00      	nop
 80024ea:	3708      	adds	r7, #8
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40020000 	.word	0x40020000

080024f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80024f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800252c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80024f8:	f7ff fb84 	bl	8001c04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024fc:	480c      	ldr	r0, [pc, #48]	@ (8002530 <LoopForever+0x6>)
  ldr r1, =_edata
 80024fe:	490d      	ldr	r1, [pc, #52]	@ (8002534 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002500:	4a0d      	ldr	r2, [pc, #52]	@ (8002538 <LoopForever+0xe>)
  movs r3, #0
 8002502:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002504:	e002      	b.n	800250c <LoopCopyDataInit>

08002506 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002506:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002508:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800250a:	3304      	adds	r3, #4

0800250c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800250c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800250e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002510:	d3f9      	bcc.n	8002506 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002512:	4a0a      	ldr	r2, [pc, #40]	@ (800253c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002514:	4c0a      	ldr	r4, [pc, #40]	@ (8002540 <LoopForever+0x16>)
  movs r3, #0
 8002516:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002518:	e001      	b.n	800251e <LoopFillZerobss>

0800251a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800251a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800251c:	3204      	adds	r2, #4

0800251e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800251e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002520:	d3fb      	bcc.n	800251a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002522:	f000 ffb5 	bl	8003490 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002526:	f7ff f8ef 	bl	8001708 <main>

0800252a <LoopForever>:

LoopForever:
    b LoopForever
 800252a:	e7fe      	b.n	800252a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800252c:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002530:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002534:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002538:	08004d08 	.word	0x08004d08
  ldr r2, =_sbss
 800253c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002540:	2000027c 	.word	0x2000027c

08002544 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002544:	e7fe      	b.n	8002544 <ADC1_2_IRQHandler>

08002546 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8002546:	b480      	push	{r7}
 8002548:	b089      	sub	sp, #36	@ 0x24
 800254a:	af00      	add	r7, sp, #0
 800254c:	60f8      	str	r0, [r7, #12]
 800254e:	60b9      	str	r1, [r7, #8]
 8002550:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	fa93 f3a3 	rbit	r3, r3
 8002560:	613b      	str	r3, [r7, #16]
  return result;
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	fab3 f383 	clz	r3, r3
 8002568:	b2db      	uxtb	r3, r3
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	2103      	movs	r1, #3
 800256e:	fa01 f303 	lsl.w	r3, r1, r3
 8002572:	43db      	mvns	r3, r3
 8002574:	401a      	ands	r2, r3
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	fa93 f3a3 	rbit	r3, r3
 8002580:	61bb      	str	r3, [r7, #24]
  return result;
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	fab3 f383 	clz	r3, r3
 8002588:	b2db      	uxtb	r3, r3
 800258a:	005b      	lsls	r3, r3, #1
 800258c:	6879      	ldr	r1, [r7, #4]
 800258e:	fa01 f303 	lsl.w	r3, r1, r3
 8002592:	431a      	orrs	r2, r3
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	601a      	str	r2, [r3, #0]
}
 8002598:	bf00      	nop
 800259a:	3724      	adds	r7, #36	@ 0x24
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	60f8      	str	r0, [r7, #12]
 80025ac:	60b9      	str	r1, [r7, #8]
 80025ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	685a      	ldr	r2, [r3, #4]
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	43db      	mvns	r3, r3
 80025b8:	401a      	ands	r2, r3
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	6879      	ldr	r1, [r7, #4]
 80025be:	fb01 f303 	mul.w	r3, r1, r3
 80025c2:	431a      	orrs	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	605a      	str	r2, [r3, #4]
}
 80025c8:	bf00      	nop
 80025ca:	3714      	adds	r7, #20
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b089      	sub	sp, #36	@ 0x24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	60b9      	str	r1, [r7, #8]
 80025de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	689a      	ldr	r2, [r3, #8]
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	fa93 f3a3 	rbit	r3, r3
 80025ee:	613b      	str	r3, [r7, #16]
  return result;
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	fab3 f383 	clz	r3, r3
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	2103      	movs	r1, #3
 80025fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002600:	43db      	mvns	r3, r3
 8002602:	401a      	ands	r2, r3
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	fa93 f3a3 	rbit	r3, r3
 800260e:	61bb      	str	r3, [r7, #24]
  return result;
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	fab3 f383 	clz	r3, r3
 8002616:	b2db      	uxtb	r3, r3
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	6879      	ldr	r1, [r7, #4]
 800261c:	fa01 f303 	lsl.w	r3, r1, r3
 8002620:	431a      	orrs	r2, r3
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8002626:	bf00      	nop
 8002628:	3724      	adds	r7, #36	@ 0x24
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8002632:	b480      	push	{r7}
 8002634:	b089      	sub	sp, #36	@ 0x24
 8002636:	af00      	add	r7, sp, #0
 8002638:	60f8      	str	r0, [r7, #12]
 800263a:	60b9      	str	r1, [r7, #8]
 800263c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	68da      	ldr	r2, [r3, #12]
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	fa93 f3a3 	rbit	r3, r3
 800264c:	613b      	str	r3, [r7, #16]
  return result;
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	fab3 f383 	clz	r3, r3
 8002654:	b2db      	uxtb	r3, r3
 8002656:	005b      	lsls	r3, r3, #1
 8002658:	2103      	movs	r1, #3
 800265a:	fa01 f303 	lsl.w	r3, r1, r3
 800265e:	43db      	mvns	r3, r3
 8002660:	401a      	ands	r2, r3
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	fa93 f3a3 	rbit	r3, r3
 800266c:	61bb      	str	r3, [r7, #24]
  return result;
 800266e:	69bb      	ldr	r3, [r7, #24]
 8002670:	fab3 f383 	clz	r3, r3
 8002674:	b2db      	uxtb	r3, r3
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	6879      	ldr	r1, [r7, #4]
 800267a:	fa01 f303 	lsl.w	r3, r1, r3
 800267e:	431a      	orrs	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	60da      	str	r2, [r3, #12]
}
 8002684:	bf00      	nop
 8002686:	3724      	adds	r7, #36	@ 0x24
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002690:	b480      	push	{r7}
 8002692:	b089      	sub	sp, #36	@ 0x24
 8002694:	af00      	add	r7, sp, #0
 8002696:	60f8      	str	r0, [r7, #12]
 8002698:	60b9      	str	r1, [r7, #8]
 800269a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6a1a      	ldr	r2, [r3, #32]
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	fa93 f3a3 	rbit	r3, r3
 80026aa:	613b      	str	r3, [r7, #16]
  return result;
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	fab3 f383 	clz	r3, r3
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	210f      	movs	r1, #15
 80026b8:	fa01 f303 	lsl.w	r3, r1, r3
 80026bc:	43db      	mvns	r3, r3
 80026be:	401a      	ands	r2, r3
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	fa93 f3a3 	rbit	r3, r3
 80026ca:	61bb      	str	r3, [r7, #24]
  return result;
 80026cc:	69bb      	ldr	r3, [r7, #24]
 80026ce:	fab3 f383 	clz	r3, r3
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	6879      	ldr	r1, [r7, #4]
 80026d8:	fa01 f303 	lsl.w	r3, r1, r3
 80026dc:	431a      	orrs	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 80026e2:	bf00      	nop
 80026e4:	3724      	adds	r7, #36	@ 0x24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b089      	sub	sp, #36	@ 0x24
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	60f8      	str	r0, [r7, #12]
 80026f6:	60b9      	str	r1, [r7, #8]
 80026f8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	0a1b      	lsrs	r3, r3, #8
 8002702:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	fa93 f3a3 	rbit	r3, r3
 800270a:	613b      	str	r3, [r7, #16]
  return result;
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	fab3 f383 	clz	r3, r3
 8002712:	b2db      	uxtb	r3, r3
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	210f      	movs	r1, #15
 8002718:	fa01 f303 	lsl.w	r3, r1, r3
 800271c:	43db      	mvns	r3, r3
 800271e:	401a      	ands	r2, r3
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	0a1b      	lsrs	r3, r3, #8
 8002724:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	fa93 f3a3 	rbit	r3, r3
 800272c:	61bb      	str	r3, [r7, #24]
  return result;
 800272e:	69bb      	ldr	r3, [r7, #24]
 8002730:	fab3 f383 	clz	r3, r3
 8002734:	b2db      	uxtb	r3, r3
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	6879      	ldr	r1, [r7, #4]
 800273a:	fa01 f303 	lsl.w	r3, r1, r3
 800273e:	431a      	orrs	r2, r3
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8002744:	bf00      	nop
 8002746:	3724      	adds	r7, #36	@ 0x24
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b088      	sub	sp, #32
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	fa93 f3a3 	rbit	r3, r3
 8002766:	613b      	str	r3, [r7, #16]
  return result;
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	fab3 f383 	clz	r3, r3
 800276e:	b2db      	uxtb	r3, r3
 8002770:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002772:	e051      	b.n	8002818 <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	2101      	movs	r1, #1
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	fa01 f303 	lsl.w	r3, r1, r3
 8002780:	4013      	ands	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d043      	beq.n	8002812 <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	2b01      	cmp	r3, #1
 8002790:	d003      	beq.n	800279a <LL_GPIO_Init+0x4a>
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	2b02      	cmp	r3, #2
 8002798:	d10e      	bne.n	80027b8 <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	461a      	mov	r2, r3
 80027a0:	69b9      	ldr	r1, [r7, #24]
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f7ff ff16 	bl	80025d4 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	6819      	ldr	r1, [r3, #0]
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	461a      	mov	r2, r3
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f7ff fef6 	bl	80025a4 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	691b      	ldr	r3, [r3, #16]
 80027bc:	461a      	mov	r2, r3
 80027be:	69b9      	ldr	r1, [r7, #24]
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f7ff ff36 	bl	8002632 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d11a      	bne.n	8002804 <LL_GPIO_Init+0xb4>
 80027ce:	69bb      	ldr	r3, [r7, #24]
 80027d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	fa93 f3a3 	rbit	r3, r3
 80027d8:	60bb      	str	r3, [r7, #8]
  return result;
 80027da:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80027dc:	fab3 f383 	clz	r3, r3
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2b07      	cmp	r3, #7
 80027e4:	d807      	bhi.n	80027f6 <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	695b      	ldr	r3, [r3, #20]
 80027ea:	461a      	mov	r2, r3
 80027ec:	69b9      	ldr	r1, [r7, #24]
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f7ff ff4e 	bl	8002690 <LL_GPIO_SetAFPin_0_7>
 80027f4:	e006      	b.n	8002804 <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	695b      	ldr	r3, [r3, #20]
 80027fa:	461a      	mov	r2, r3
 80027fc:	69b9      	ldr	r1, [r7, #24]
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f7ff ff75 	bl	80026ee <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	461a      	mov	r2, r3
 800280a:	69b9      	ldr	r1, [r7, #24]
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f7ff fe9a 	bl	8002546 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	3301      	adds	r3, #1
 8002816:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	fa22 f303 	lsr.w	r3, r2, r3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d1a6      	bne.n	8002774 <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	3720      	adds	r7, #32
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}

08002830 <LL_I2C_Enable>:
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f043 0201 	orr.w	r2, r3, #1
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	601a      	str	r2, [r3, #0]
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <LL_I2C_Disable>:
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f023 0201 	bic.w	r2, r3, #1
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	601a      	str	r2, [r3, #0]
}
 8002864:	bf00      	nop
 8002866:	370c      	adds	r7, #12
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <LL_I2C_ConfigFilters>:
{
 8002870:	b480      	push	{r7}
 8002872:	b085      	sub	sp, #20
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	0219      	lsls	r1, r3, #8
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	430b      	orrs	r3, r1
 800288c:	431a      	orrs	r2, r3
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	601a      	str	r2, [r3, #0]
}
 8002892:	bf00      	nop
 8002894:	3714      	adds	r7, #20
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr

0800289e <LL_I2C_SetOwnAddress1>:
{
 800289e:	b480      	push	{r7}
 80028a0:	b085      	sub	sp, #20
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	60f8      	str	r0, [r7, #12]
 80028a6:	60b9      	str	r1, [r7, #8]
 80028a8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80028b2:	f023 0307 	bic.w	r3, r3, #7
 80028b6:	68b9      	ldr	r1, [r7, #8]
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	430a      	orrs	r2, r1
 80028bc:	431a      	orrs	r2, r3
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	609a      	str	r2, [r3, #8]
}
 80028c2:	bf00      	nop
 80028c4:	3714      	adds	r7, #20
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr

080028ce <LL_I2C_EnableOwnAddress1>:
{
 80028ce:	b480      	push	{r7}
 80028d0:	b083      	sub	sp, #12
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	609a      	str	r2, [r3, #8]
}
 80028e2:	bf00      	nop
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr

080028ee <LL_I2C_DisableOwnAddress1>:
{
 80028ee:	b480      	push	{r7}
 80028f0:	b083      	sub	sp, #12
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	609a      	str	r2, [r3, #8]
}
 8002902:	bf00      	nop
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr

0800290e <LL_I2C_SetTiming>:
{
 800290e:	b480      	push	{r7}
 8002910:	b083      	sub	sp, #12
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
 8002916:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	611a      	str	r2, [r3, #16]
}
 800291e:	bf00      	nop
 8002920:	370c      	adds	r7, #12
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr

0800292a <LL_I2C_SetMode>:
{
 800292a:	b480      	push	{r7}
 800292c:	b083      	sub	sp, #12
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
 8002932:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	431a      	orrs	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	601a      	str	r2, [r3, #0]
}
 8002944:	bf00      	nop
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <LL_I2C_AcknowledgeNextData>:
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	431a      	orrs	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	605a      	str	r2, [r3, #4]
}
 800296a:	bf00      	nop
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, const LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8002976:	b580      	push	{r7, lr}
 8002978:	b082      	sub	sp, #8
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
 800297e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f7ff ff65 	bl	8002850 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	6899      	ldr	r1, [r3, #8]
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	461a      	mov	r2, r3
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	f7ff ff6d 	bl	8002870 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	4619      	mov	r1, r3
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f7ff ffb6 	bl	800290e <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f7ff ff44 	bl	8002830 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f7ff ffa0 	bl	80028ee <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	6919      	ldr	r1, [r3, #16]
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	699b      	ldr	r3, [r3, #24]
 80029b6:	461a      	mov	r2, r3
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f7ff ff70 	bl	800289e <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	691b      	ldr	r3, [r3, #16]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d002      	beq.n	80029cc <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f7ff ff81 	bl	80028ce <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4619      	mov	r1, r3
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f7ff ffa9 	bl	800292a <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	695b      	ldr	r3, [r3, #20]
 80029dc:	4619      	mov	r1, r3
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7ff ffb6 	bl	8002950 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 80029e4:	2300      	movs	r3, #0
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3708      	adds	r7, #8
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
	...

080029f0 <LL_RCC_HSI_IsReady>:
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80029f4:	4b06      	ldr	r3, [pc, #24]	@ (8002a10 <LL_RCC_HSI_IsReady+0x20>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 0302 	and.w	r3, r3, #2
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	bf0c      	ite	eq
 8002a00:	2301      	moveq	r3, #1
 8002a02:	2300      	movne	r3, #0
 8002a04:	b2db      	uxtb	r3, r3
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr
 8002a10:	40021000 	.word	0x40021000

08002a14 <LL_RCC_LSE_IsReady>:
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8002a18:	4b06      	ldr	r3, [pc, #24]	@ (8002a34 <LL_RCC_LSE_IsReady+0x20>)
 8002a1a:	6a1b      	ldr	r3, [r3, #32]
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	bf0c      	ite	eq
 8002a24:	2301      	moveq	r3, #1
 8002a26:	2300      	movne	r3, #0
 8002a28:	b2db      	uxtb	r3, r3
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr
 8002a34:	40021000 	.word	0x40021000

08002a38 <LL_RCC_GetSysClkSource>:
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002a3c:	4b04      	ldr	r3, [pc, #16]	@ (8002a50 <LL_RCC_GetSysClkSource+0x18>)
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f003 030c 	and.w	r3, r3, #12
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
 8002a4e:	bf00      	nop
 8002a50:	40021000 	.word	0x40021000

08002a54 <LL_RCC_GetAHBPrescaler>:
{
 8002a54:	b480      	push	{r7}
 8002a56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002a58:	4b04      	ldr	r3, [pc, #16]	@ (8002a6c <LL_RCC_GetAHBPrescaler+0x18>)
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	40021000 	.word	0x40021000

08002a70 <LL_RCC_GetAPB1Prescaler>:
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002a74:	4b04      	ldr	r3, [pc, #16]	@ (8002a88 <LL_RCC_GetAPB1Prescaler+0x18>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	40021000 	.word	0x40021000

08002a8c <LL_RCC_GetAPB2Prescaler>:
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002a90:	4b04      	ldr	r3, [pc, #16]	@ (8002aa4 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	40021000 	.word	0x40021000

08002aa8 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8002ab0:	4b07      	ldr	r3, [pc, #28]	@ (8002ad0 <LL_RCC_GetUSARTClockSource+0x28>)
 8002ab2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ab4:	2103      	movs	r1, #3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8002abc:	401a      	ands	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	061b      	lsls	r3, r3, #24
 8002ac2:	4313      	orrs	r3, r2
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr
 8002ad0:	40021000 	.word	0x40021000

08002ad4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8002ad8:	4b04      	ldr	r3, [pc, #16]	@ (8002aec <LL_RCC_PLL_GetMainSource+0x18>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	40021000 	.word	0x40021000

08002af0 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8002af4:	4b04      	ldr	r3, [pc, #16]	@ (8002b08 <LL_RCC_PLL_GetMultiplicator+0x18>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	40021000 	.word	0x40021000

08002b0c <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8002b10:	4b04      	ldr	r3, [pc, #16]	@ (8002b24 <LL_RCC_PLL_GetPrediv+0x18>)
 8002b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b14:	f003 030f 	and.w	r3, r3, #15
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	40021000 	.word	0x40021000

08002b28 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002b30:	f000 f862 	bl	8002bf8 <RCC_GetSystemClockFreq>
 8002b34:	4602      	mov	r2, r0
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f000 f880 	bl	8002c44 <RCC_GetHCLKClockFreq>
 8002b44:	4602      	mov	r2, r0
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f000 f88e 	bl	8002c70 <RCC_GetPCLK1ClockFreq>
 8002b54:	4602      	mov	r2, r0
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f000 f89a 	bl	8002c98 <RCC_GetPCLK2ClockFreq>
 8002b64:	4602      	mov	r2, r0
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	60da      	str	r2, [r3, #12]
}
 8002b6a:	bf00      	nop
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
	...

08002b74 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d130      	bne.n	8002be8 <LL_RCC_GetUSARTClockFreq+0x74>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f7ff ff8e 	bl	8002aa8 <LL_RCC_GetUSARTClockSource>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b03      	cmp	r3, #3
 8002b90:	d00a      	beq.n	8002ba8 <LL_RCC_GetUSARTClockFreq+0x34>
 8002b92:	2b03      	cmp	r3, #3
 8002b94:	d819      	bhi.n	8002bca <LL_RCC_GetUSARTClockFreq+0x56>
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d002      	beq.n	8002ba0 <LL_RCC_GetUSARTClockFreq+0x2c>
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d00c      	beq.n	8002bb8 <LL_RCC_GetUSARTClockFreq+0x44>
 8002b9e:	e014      	b.n	8002bca <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8002ba0:	f000 f82a 	bl	8002bf8 <RCC_GetSystemClockFreq>
 8002ba4:	60f8      	str	r0, [r7, #12]
        break;
 8002ba6:	e01f      	b.n	8002be8 <LL_RCC_GetUSARTClockFreq+0x74>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8002ba8:	f7ff ff22 	bl	80029f0 <LL_RCC_HSI_IsReady>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d017      	beq.n	8002be2 <LL_RCC_GetUSARTClockFreq+0x6e>
        {
          usart_frequency = HSI_VALUE;
 8002bb2:	4b10      	ldr	r3, [pc, #64]	@ (8002bf4 <LL_RCC_GetUSARTClockFreq+0x80>)
 8002bb4:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002bb6:	e014      	b.n	8002be2 <LL_RCC_GetUSARTClockFreq+0x6e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8002bb8:	f7ff ff2c 	bl	8002a14 <LL_RCC_LSE_IsReady>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d011      	beq.n	8002be6 <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = LSE_VALUE;
 8002bc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002bc6:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002bc8:	e00d      	b.n	8002be6 <LL_RCC_GetUSARTClockFreq+0x72>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002bca:	f000 f815 	bl	8002bf8 <RCC_GetSystemClockFreq>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f000 f837 	bl	8002c44 <RCC_GetHCLKClockFreq>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f000 f849 	bl	8002c70 <RCC_GetPCLK1ClockFreq>
 8002bde:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 8002be0:	e002      	b.n	8002be8 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 8002be2:	bf00      	nop
 8002be4:	e000      	b.n	8002be8 <LL_RCC_GetUSARTClockFreq+0x74>
        break;
 8002be6:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8002be8:	68fb      	ldr	r3, [r7, #12]
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3710      	adds	r7, #16
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	007a1200 	.word	0x007a1200

08002bf8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002c02:	f7ff ff19 	bl	8002a38 <LL_RCC_GetSysClkSource>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b08      	cmp	r3, #8
 8002c0a:	d00c      	beq.n	8002c26 <RCC_GetSystemClockFreq+0x2e>
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d80e      	bhi.n	8002c2e <RCC_GetSystemClockFreq+0x36>
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d002      	beq.n	8002c1a <RCC_GetSystemClockFreq+0x22>
 8002c14:	2b04      	cmp	r3, #4
 8002c16:	d003      	beq.n	8002c20 <RCC_GetSystemClockFreq+0x28>
 8002c18:	e009      	b.n	8002c2e <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002c1a:	4b09      	ldr	r3, [pc, #36]	@ (8002c40 <RCC_GetSystemClockFreq+0x48>)
 8002c1c:	607b      	str	r3, [r7, #4]
      break;
 8002c1e:	e009      	b.n	8002c34 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002c20:	4b07      	ldr	r3, [pc, #28]	@ (8002c40 <RCC_GetSystemClockFreq+0x48>)
 8002c22:	607b      	str	r3, [r7, #4]
      break;
 8002c24:	e006      	b.n	8002c34 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8002c26:	f000 f84b 	bl	8002cc0 <RCC_PLL_GetFreqDomain_SYS>
 8002c2a:	6078      	str	r0, [r7, #4]
      break;
 8002c2c:	e002      	b.n	8002c34 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 8002c2e:	4b04      	ldr	r3, [pc, #16]	@ (8002c40 <RCC_GetSystemClockFreq+0x48>)
 8002c30:	607b      	str	r3, [r7, #4]
      break;
 8002c32:	bf00      	nop
  }

  return frequency;
 8002c34:	687b      	ldr	r3, [r7, #4]
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	007a1200 	.word	0x007a1200

08002c44 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002c4c:	f7ff ff02 	bl	8002a54 <LL_RCC_GetAHBPrescaler>
 8002c50:	4603      	mov	r3, r0
 8002c52:	091b      	lsrs	r3, r3, #4
 8002c54:	f003 030f 	and.w	r3, r3, #15
 8002c58:	4a04      	ldr	r2, [pc, #16]	@ (8002c6c <RCC_GetHCLKClockFreq+0x28>)
 8002c5a:	5cd3      	ldrb	r3, [r2, r3]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	40d3      	lsrs	r3, r2
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3708      	adds	r7, #8
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	08004c74 	.word	0x08004c74

08002c70 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002c78:	f7ff fefa 	bl	8002a70 <LL_RCC_GetAPB1Prescaler>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	0a1b      	lsrs	r3, r3, #8
 8002c80:	4a04      	ldr	r2, [pc, #16]	@ (8002c94 <RCC_GetPCLK1ClockFreq+0x24>)
 8002c82:	5cd3      	ldrb	r3, [r2, r3]
 8002c84:	461a      	mov	r2, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	40d3      	lsrs	r3, r2
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	08004c84 	.word	0x08004c84

08002c98 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002ca0:	f7ff fef4 	bl	8002a8c <LL_RCC_GetAPB2Prescaler>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	0adb      	lsrs	r3, r3, #11
 8002ca8:	4a04      	ldr	r2, [pc, #16]	@ (8002cbc <RCC_GetPCLK2ClockFreq+0x24>)
 8002caa:	5cd3      	ldrb	r3, [r2, r3]
 8002cac:	461a      	mov	r2, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	40d3      	lsrs	r3, r2
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	08004c84 	.word	0x08004c84

08002cc0 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8002cc0:	b590      	push	{r4, r7, lr}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	60fb      	str	r3, [r7, #12]
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002cce:	f7ff ff01 	bl	8002ad4 <LL_RCC_PLL_GetMainSource>
 8002cd2:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d004      	beq.n	8002ce4 <RCC_PLL_GetFreqDomain_SYS+0x24>
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ce0:	d003      	beq.n	8002cea <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8002ce2:	e005      	b.n	8002cf0 <RCC_PLL_GetFreqDomain_SYS+0x30>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8002ce4:	4b13      	ldr	r3, [pc, #76]	@ (8002d34 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002ce6:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8002ce8:	e005      	b.n	8002cf6 <RCC_PLL_GetFreqDomain_SYS+0x36>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002cea:	4b13      	ldr	r3, [pc, #76]	@ (8002d38 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8002cec:	60fb      	str	r3, [r7, #12]
      break;
 8002cee:	e002      	b.n	8002cf6 <RCC_PLL_GetFreqDomain_SYS+0x36>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8002cf0:	4b10      	ldr	r3, [pc, #64]	@ (8002d34 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002cf2:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8002cf4:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8002cf6:	f7ff ff09 	bl	8002b0c <LL_RCC_PLL_GetPrediv>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	68fa      	ldr	r2, [r7, #12]
 8002d00:	fbb2 f4f3 	udiv	r4, r2, r3
 8002d04:	f7ff fef4 	bl	8002af0 <LL_RCC_PLL_GetMultiplicator>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8002d0e:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8002d12:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	fa92 f2a2 	rbit	r2, r2
 8002d1a:	603a      	str	r2, [r7, #0]
  return result;
 8002d1c:	683a      	ldr	r2, [r7, #0]
 8002d1e:	fab2 f282 	clz	r2, r2
 8002d22:	b2d2      	uxtb	r2, r2
 8002d24:	40d3      	lsrs	r3, r2
 8002d26:	3302      	adds	r3, #2
 8002d28:	fb04 f303 	mul.w	r3, r4, r3
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd90      	pop	{r4, r7, pc}
 8002d34:	003d0900 	.word	0x003d0900
 8002d38:	007a1200 	.word	0x007a1200

08002d3c <LL_USART_IsEnabled>:
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d101      	bne.n	8002d54 <LL_USART_IsEnabled+0x18>
 8002d50:	2301      	movs	r3, #1
 8002d52:	e000      	b.n	8002d56 <LL_USART_IsEnabled+0x1a>
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	370c      	adds	r7, #12
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr

08002d62 <LL_USART_SetStopBitsLength>:
{
 8002d62:	b480      	push	{r7}
 8002d64:	b083      	sub	sp, #12
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	6078      	str	r0, [r7, #4]
 8002d6a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	431a      	orrs	r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	605a      	str	r2, [r3, #4]
}
 8002d7c:	bf00      	nop
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr

08002d88 <LL_USART_SetHWFlowCtrl>:
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	431a      	orrs	r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	609a      	str	r2, [r3, #8]
}
 8002da2:	bf00      	nop
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr

08002dae <LL_USART_SetBaudRate>:
{
 8002dae:	b480      	push	{r7}
 8002db0:	b087      	sub	sp, #28
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	60f8      	str	r0, [r7, #12]
 8002db6:	60b9      	str	r1, [r7, #8]
 8002db8:	607a      	str	r2, [r7, #4]
 8002dba:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002dc2:	d11a      	bne.n	8002dfa <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	005a      	lsls	r2, r3, #1
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	085b      	lsrs	r3, r3, #1
 8002dcc:	441a      	add	r2, r3
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8002dde:	4013      	ands	r3, r2
 8002de0:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	085b      	lsrs	r3, r3, #1
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	f003 0307 	and.w	r3, r3, #7
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	693a      	ldr	r2, [r7, #16]
 8002df6:	60da      	str	r2, [r3, #12]
}
 8002df8:	e00a      	b.n	8002e10 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	085a      	lsrs	r2, r3, #1
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	441a      	add	r2, r3
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	60da      	str	r2, [r3, #12]
}
 8002e10:	bf00      	nop
 8002e12:	371c      	adds	r7, #28
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b088      	sub	sp, #32
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f7ff ff84 	bl	8002d3c <LL_USART_IsEnabled>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d14e      	bne.n	8002ed8 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	4b29      	ldr	r3, [pc, #164]	@ (8002ee4 <LL_USART_Init+0xc8>)
 8002e40:	4013      	ands	r3, r2
 8002e42:	683a      	ldr	r2, [r7, #0]
 8002e44:	6851      	ldr	r1, [r2, #4]
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	68d2      	ldr	r2, [r2, #12]
 8002e4a:	4311      	orrs	r1, r2
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	6912      	ldr	r2, [r2, #16]
 8002e50:	4311      	orrs	r1, r2
 8002e52:	683a      	ldr	r2, [r7, #0]
 8002e54:	6992      	ldr	r2, [r2, #24]
 8002e56:	430a      	orrs	r2, r1
 8002e58:	431a      	orrs	r2, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	4619      	mov	r1, r3
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f7ff ff7c 	bl	8002d62 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	4619      	mov	r1, r3
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f7ff ff89 	bl	8002d88 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a1b      	ldr	r2, [pc, #108]	@ (8002ee8 <LL_USART_Init+0xcc>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d104      	bne.n	8002e88 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8002e7e:	2000      	movs	r0, #0
 8002e80:	f7ff fe78 	bl	8002b74 <LL_RCC_GetUSARTClockFreq>
 8002e84:	61b8      	str	r0, [r7, #24]
 8002e86:	e016      	b.n	8002eb6 <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	4a18      	ldr	r2, [pc, #96]	@ (8002eec <LL_USART_Init+0xd0>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d107      	bne.n	8002ea0 <LL_USART_Init+0x84>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8002e90:	f107 0308 	add.w	r3, r7, #8
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7ff fe47 	bl	8002b28 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	61bb      	str	r3, [r7, #24]
 8002e9e:	e00a      	b.n	8002eb6 <LL_USART_Init+0x9a>
#endif /* USART2 Clock selector flag */
    }
    else if (USARTx == USART3)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	4a13      	ldr	r2, [pc, #76]	@ (8002ef0 <LL_USART_Init+0xd4>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d106      	bne.n	8002eb6 <LL_USART_Init+0x9a>
    {
#if defined(RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8002ea8:	f107 0308 	add.w	r3, r7, #8
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7ff fe3b 	bl	8002b28 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d00d      	beq.n	8002ed8 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d009      	beq.n	8002ed8 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8002ed0:	69b9      	ldr	r1, [r7, #24]
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f7ff ff6b 	bl	8002dae <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002ed8:	7ffb      	ldrb	r3, [r7, #31]
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3720      	adds	r7, #32
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	efff69f3 	.word	0xefff69f3
 8002ee8:	40013800 	.word	0x40013800
 8002eec:	40004400 	.word	0x40004400
 8002ef0:	40004800 	.word	0x40004800

08002ef4 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f06:	4a07      	ldr	r2, [pc, #28]	@ (8002f24 <LL_InitTick+0x30>)
 8002f08:	3b01      	subs	r3, #1
 8002f0a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002f0c:	4b05      	ldr	r3, [pc, #20]	@ (8002f24 <LL_InitTick+0x30>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f12:	4b04      	ldr	r3, [pc, #16]	@ (8002f24 <LL_InitTick+0x30>)
 8002f14:	2205      	movs	r2, #5
 8002f16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	e000e010 	.word	0xe000e010

08002f28 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002f30:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f7ff ffdd 	bl	8002ef4 <LL_InitTick>
}
 8002f3a:	bf00      	nop
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
	...

08002f44 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b085      	sub	sp, #20
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8002f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8002f8c <LL_mDelay+0x48>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8002f52:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f5a:	d00c      	beq.n	8002f76 <LL_mDelay+0x32>
  {
    Delay++;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	3301      	adds	r3, #1
 8002f60:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8002f62:	e008      	b.n	8002f76 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8002f64:	4b09      	ldr	r3, [pc, #36]	@ (8002f8c <LL_mDelay+0x48>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d002      	beq.n	8002f76 <LL_mDelay+0x32>
    {
      Delay--;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	3b01      	subs	r3, #1
 8002f74:	607b      	str	r3, [r7, #4]
  while (Delay)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d1f3      	bne.n	8002f64 <LL_mDelay+0x20>
    }
  }
}
 8002f7c:	bf00      	nop
 8002f7e:	bf00      	nop
 8002f80:	3714      	adds	r7, #20
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	e000e010 	.word	0xe000e010

08002f90 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002f98:	4a04      	ldr	r2, [pc, #16]	@ (8002fac <LL_SetSystemCoreClock+0x1c>)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6013      	str	r3, [r2, #0]
}
 8002f9e:	bf00      	nop
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	20000000 	.word	0x20000000

08002fb0 <HTS221_read_bytes>:
float HTS221_TemperatureSlope;
float HTS221_TemperatureZero;
//uint8_t HTS221_address = YOUR_DEFAULT_ADDRESS; // Replace with the actual default address

// Read multiple bytes
void HTS221_read_bytes(uint8_t reg_addr, uint8_t* values, size_t length) {
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b086      	sub	sp, #24
 8002fb4:	af02      	add	r7, sp, #8
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	60b9      	str	r1, [r7, #8]
 8002fba:	607a      	str	r2, [r7, #4]
 8002fbc:	73fb      	strb	r3, [r7, #15]
	i2c_master_read(values, length, reg_addr, HTS221_address, 1);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	b2d9      	uxtb	r1, r3
 8002fc2:	4b06      	ldr	r3, [pc, #24]	@ (8002fdc <HTS221_read_bytes+0x2c>)
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	7bfa      	ldrb	r2, [r7, #15]
 8002fc8:	2001      	movs	r0, #1
 8002fca:	9000      	str	r0, [sp, #0]
 8002fcc:	68b8      	ldr	r0, [r7, #8]
 8002fce:	f7fe f967 	bl	80012a0 <i2c_master_read>
	// Added a delay or a check for 'end_of_read_flag' to ensure data has been read before proceeding

}
 8002fd2:	bf00      	nop
 8002fd4:	3710      	adds	r7, #16
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	20000004 	.word	0x20000004

08002fe0 <HTS221_write_bytes>:

// Write multiple bytes
void HTS221_write_bytes(uint8_t reg_addr, uint8_t* values, size_t length) {
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b086      	sub	sp, #24
 8002fe4:	af02      	add	r7, sp, #8
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
 8002fec:	73fb      	strb	r3, [r7, #15]
	i2c_master_write_multi(values, length, reg_addr, HTS221_address, 0);
 8002fee:	7bfa      	ldrb	r2, [r7, #15]
 8002ff0:	4b06      	ldr	r3, [pc, #24]	@ (800300c <HTS221_write_bytes+0x2c>)
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	9300      	str	r3, [sp, #0]
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	6879      	ldr	r1, [r7, #4]
 8002ffe:	68b8      	ldr	r0, [r7, #8]
 8003000:	f7fe f902 	bl	8001208 <i2c_master_write_multi>
}
 8003004:	bf00      	nop
 8003006:	3710      	adds	r7, #16
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	20000004 	.word	0x20000004

08003010 <HTS221_init>:

void HTS221_init(void) {
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
	uint8_t whoAmI;

	HTS221_read_bytes(HTS221_WHO_AM_I_ADDRESS, &whoAmI, 1);
 8003016:	1dfb      	adds	r3, r7, #7
 8003018:	2201      	movs	r2, #1
 800301a:	4619      	mov	r1, r3
 800301c:	200f      	movs	r0, #15
 800301e:	f7ff ffc7 	bl	8002fb0 <HTS221_read_bytes>

	if (!(whoAmI == HTS221_WHO_AM_I_VALUE)) {
 8003022:	79fb      	ldrb	r3, [r7, #7]
 8003024:	2bbc      	cmp	r3, #188	@ 0xbc
 8003026:	d008      	beq.n	800303a <HTS221_init+0x2a>
		HTS221_address = HTS221_DEVICE_ADDRESS_1;
 8003028:	4b0c      	ldr	r3, [pc, #48]	@ (800305c <HTS221_init+0x4c>)
 800302a:	22bf      	movs	r2, #191	@ 0xbf
 800302c:	701a      	strb	r2, [r3, #0]
		HTS221_read_bytes(HTS221_WHO_AM_I_ADDRESS, &whoAmI, 1);
 800302e:	1dfb      	adds	r3, r7, #7
 8003030:	2201      	movs	r2, #1
 8003032:	4619      	mov	r1, r3
 8003034:	200f      	movs	r0, #15
 8003036:	f7ff ffbb 	bl	8002fb0 <HTS221_read_bytes>
	}

	uint8_t ctrl_setting = 134;
 800303a:	2386      	movs	r3, #134	@ 0x86
 800303c:	71bb      	strb	r3, [r7, #6]
	HTS221_write_bytes(HTS221_CTRL1, &ctrl_setting, 1);
 800303e:	1dbb      	adds	r3, r7, #6
 8003040:	2201      	movs	r2, #1
 8003042:	4619      	mov	r1, r3
 8003044:	2020      	movs	r0, #32
 8003046:	f7ff ffcb 	bl	8002fe0 <HTS221_write_bytes>

	HTS221_get_humidity_calibration();
 800304a:	f000 f809 	bl	8003060 <HTS221_get_humidity_calibration>
	HTS221_get_temperature_calibration();
 800304e:	f000 f891 	bl	8003174 <HTS221_get_temperature_calibration>


}
 8003052:	bf00      	nop
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	20000004 	.word	0x20000004

08003060 <HTS221_get_humidity_calibration>:

void HTS221_get_humidity_calibration(void) {
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
	uint8_t calibration_data[2]; // Buffer to hold H0_rH and H1_rH
	uint8_t h0T0Out_data[2], h1T0Out_data[2]; // Buffers to hold the H0_T0_OUT and H1_T0_OUT
	int16_t h0_t0_out, h1_t0_out;

	// Read H0_rH and H1_rH together with auto-increment
	HTS221_read_bytes(HTS221_H0_rH_x2 | 0x80, calibration_data, 2);
 8003066:	f107 0308 	add.w	r3, r7, #8
 800306a:	2202      	movs	r2, #2
 800306c:	4619      	mov	r1, r3
 800306e:	20b0      	movs	r0, #176	@ 0xb0
 8003070:	f7ff ff9e 	bl	8002fb0 <HTS221_read_bytes>

	// Extract the H0_rH and H1_rH values
	uint8_t h0_rH = calibration_data[0] >> 1; // H0_rH is stored as (value / 2)
 8003074:	7a3b      	ldrb	r3, [r7, #8]
 8003076:	085b      	lsrs	r3, r3, #1
 8003078:	73fb      	strb	r3, [r7, #15]
	uint8_t h1_rH = calibration_data[1] >> 1; // H1_rH is stored as (value / 2)
 800307a:	7a7b      	ldrb	r3, [r7, #9]
 800307c:	085b      	lsrs	r3, r3, #1
 800307e:	73bb      	strb	r3, [r7, #14]

	// Read H0_T0_OUT and H1_T0_OUT together with auto-increment
	HTS221_read_bytes(HTS221_H0_T0_OUT_H | 0x80, h0T0Out_data, 2);
 8003080:	1d3b      	adds	r3, r7, #4
 8003082:	2202      	movs	r2, #2
 8003084:	4619      	mov	r1, r3
 8003086:	20b7      	movs	r0, #183	@ 0xb7
 8003088:	f7ff ff92 	bl	8002fb0 <HTS221_read_bytes>
	HTS221_read_bytes(HTS221_H0_T0_OUT_L | 0x80, h1T0Out_data, 2);
 800308c:	463b      	mov	r3, r7
 800308e:	2202      	movs	r2, #2
 8003090:	4619      	mov	r1, r3
 8003092:	20b6      	movs	r0, #182	@ 0xb6
 8003094:	f7ff ff8c 	bl	8002fb0 <HTS221_read_bytes>

	// Combine the bytes into the H0_T0_OUT and H1_T0_OUT values
	h0_t0_out = (int16_t)((uint16_t)h0T0Out_data[1] << 8 | (uint16_t)h0T0Out_data[0]);
 8003098:	797b      	ldrb	r3, [r7, #5]
 800309a:	021b      	lsls	r3, r3, #8
 800309c:	b21a      	sxth	r2, r3
 800309e:	793b      	ldrb	r3, [r7, #4]
 80030a0:	b21b      	sxth	r3, r3
 80030a2:	4313      	orrs	r3, r2
 80030a4:	81bb      	strh	r3, [r7, #12]
	h1_t0_out = (int16_t)((uint16_t)h1T0Out_data[1] << 8 | (uint16_t)h1T0Out_data[0]);
 80030a6:	787b      	ldrb	r3, [r7, #1]
 80030a8:	021b      	lsls	r3, r3, #8
 80030aa:	b21a      	sxth	r2, r3
 80030ac:	783b      	ldrb	r3, [r7, #0]
 80030ae:	b21b      	sxth	r3, r3
 80030b0:	4313      	orrs	r3, r2
 80030b2:	817b      	strh	r3, [r7, #10]

	// Calculate the humidity calibration slope and zero intercept
	HTS221_HumiditySlope = (float)(h1_rH - h0_rH) / (h1_t0_out - h0_t0_out);
 80030b4:	7bba      	ldrb	r2, [r7, #14]
 80030b6:	7bfb      	ldrb	r3, [r7, #15]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	ee07 3a90 	vmov	s15, r3
 80030be:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80030c2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80030c6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	ee07 3a90 	vmov	s15, r3
 80030d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030d8:	4b0d      	ldr	r3, [pc, #52]	@ (8003110 <HTS221_get_humidity_calibration+0xb0>)
 80030da:	edc3 7a00 	vstr	s15, [r3]
	HTS221_HumidityZero = h0_rH - HTS221_HumiditySlope * h0_t0_out;
 80030de:	7bfb      	ldrb	r3, [r7, #15]
 80030e0:	ee07 3a90 	vmov	s15, r3
 80030e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030e8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80030ec:	ee07 3a90 	vmov	s15, r3
 80030f0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80030f4:	4b06      	ldr	r3, [pc, #24]	@ (8003110 <HTS221_get_humidity_calibration+0xb0>)
 80030f6:	edd3 7a00 	vldr	s15, [r3]
 80030fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003102:	4b04      	ldr	r3, [pc, #16]	@ (8003114 <HTS221_get_humidity_calibration+0xb4>)
 8003104:	edc3 7a00 	vstr	s15, [r3]
}
 8003108:	bf00      	nop
 800310a:	3710      	adds	r7, #16
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	20000120 	.word	0x20000120
 8003114:	20000124 	.word	0x20000124

08003118 <HTS221_get_humidity>:

void HTS221_get_humidity(float* humidity_out) {
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
	uint8_t h_out_data[2];
	int16_t h_out;

	HTS221_read_bytes(HTS221_HUMIDITY_OUT_L, h_out_data, 2);
 8003120:	f107 030c 	add.w	r3, r7, #12
 8003124:	2202      	movs	r2, #2
 8003126:	4619      	mov	r1, r3
 8003128:	2028      	movs	r0, #40	@ 0x28
 800312a:	f7ff ff41 	bl	8002fb0 <HTS221_read_bytes>
	h_out = h_out_data[0] | (h_out_data[1] << 8);
 800312e:	7b3b      	ldrb	r3, [r7, #12]
 8003130:	b21a      	sxth	r2, r3
 8003132:	7b7b      	ldrb	r3, [r7, #13]
 8003134:	021b      	lsls	r3, r3, #8
 8003136:	b21b      	sxth	r3, r3
 8003138:	4313      	orrs	r3, r2
 800313a:	81fb      	strh	r3, [r7, #14]

	*humidity_out = (h_out * HTS221_HumiditySlope + HTS221_HumidityZero);
 800313c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003140:	ee07 3a90 	vmov	s15, r3
 8003144:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003148:	4b08      	ldr	r3, [pc, #32]	@ (800316c <HTS221_get_humidity+0x54>)
 800314a:	edd3 7a00 	vldr	s15, [r3]
 800314e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003152:	4b07      	ldr	r3, [pc, #28]	@ (8003170 <HTS221_get_humidity+0x58>)
 8003154:	edd3 7a00 	vldr	s15, [r3]
 8003158:	ee77 7a27 	vadd.f32	s15, s14, s15
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	edc3 7a00 	vstr	s15, [r3]
}
 8003162:	bf00      	nop
 8003164:	3710      	adds	r7, #16
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	20000120 	.word	0x20000120
 8003170:	20000124 	.word	0x20000124

08003174 <HTS221_get_temperature_calibration>:




void HTS221_get_temperature_calibration(void) {
 8003174:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003178:	b084      	sub	sp, #16
 800317a:	af00      	add	r7, sp, #0
	uint8_t t_out_data[4]; // Buffer to hold T0_OUT/T1_OUT calibration values
	int16_t t0_out, t1_out;
	uint16_t t0_degC, t1_degC;

	// Read T0_degC, T1_degC and MSB bits together with auto-increment
	HTS221_read_bytes(HTS221_T0_degC_x8 | 0x80, calibration_data, 4);
 800317c:	1d3b      	adds	r3, r7, #4
 800317e:	2204      	movs	r2, #4
 8003180:	4619      	mov	r1, r3
 8003182:	20b2      	movs	r0, #178	@ 0xb2
 8003184:	f7ff ff14 	bl	8002fb0 <HTS221_read_bytes>

	// Extract the calibration values
	t0_degC = ((uint16_t)(calibration_data[0]) | ((uint16_t)(calibration_data[2] & 0x03) << 8));
 8003188:	793b      	ldrb	r3, [r7, #4]
 800318a:	b21a      	sxth	r2, r3
 800318c:	79bb      	ldrb	r3, [r7, #6]
 800318e:	021b      	lsls	r3, r3, #8
 8003190:	b21b      	sxth	r3, r3
 8003192:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003196:	b21b      	sxth	r3, r3
 8003198:	4313      	orrs	r3, r2
 800319a:	b21b      	sxth	r3, r3
 800319c:	81fb      	strh	r3, [r7, #14]
		t1_degC = ((uint16_t)(calibration_data[1]) | ((uint16_t)(calibration_data[2] & 0x0C) << 8));
 800319e:	797b      	ldrb	r3, [r7, #5]
 80031a0:	b21a      	sxth	r2, r3
 80031a2:	79bb      	ldrb	r3, [r7, #6]
 80031a4:	021b      	lsls	r3, r3, #8
 80031a6:	b21b      	sxth	r3, r3
 80031a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80031ac:	b21b      	sxth	r3, r3
 80031ae:	4313      	orrs	r3, r2
 80031b0:	b21b      	sxth	r3, r3
 80031b2:	81bb      	strh	r3, [r7, #12]

	// Read T0_OUT and T1_OUT together with auto-increment
	HTS221_read_bytes(HTS221_T0_OUT_L | 0x80, t_out_data, 4);
 80031b4:	463b      	mov	r3, r7
 80031b6:	2204      	movs	r2, #4
 80031b8:	4619      	mov	r1, r3
 80031ba:	20bc      	movs	r0, #188	@ 0xbc
 80031bc:	f7ff fef8 	bl	8002fb0 <HTS221_read_bytes>

	// Combine the bytes into the T0_OUT and T1_OUT values
	t0_out = (int16_t)(t_out_data[1] << 8 | t_out_data[0]);
 80031c0:	787b      	ldrb	r3, [r7, #1]
 80031c2:	021b      	lsls	r3, r3, #8
 80031c4:	b21a      	sxth	r2, r3
 80031c6:	783b      	ldrb	r3, [r7, #0]
 80031c8:	b21b      	sxth	r3, r3
 80031ca:	4313      	orrs	r3, r2
 80031cc:	817b      	strh	r3, [r7, #10]
	t1_out = (int16_t)(t_out_data[3] << 8 | t_out_data[2]);
 80031ce:	78fb      	ldrb	r3, [r7, #3]
 80031d0:	021b      	lsls	r3, r3, #8
 80031d2:	b21a      	sxth	r2, r3
 80031d4:	78bb      	ldrb	r3, [r7, #2]
 80031d6:	b21b      	sxth	r3, r3
 80031d8:	4313      	orrs	r3, r2
 80031da:	813b      	strh	r3, [r7, #8]

	// Calculate the temperature calibration slope and intercept using the calibration values
	HTS221_TemperatureSlope = (t1_degC - t0_degC) / (8.0 * t1_out - t0_out);
 80031dc:	89ba      	ldrh	r2, [r7, #12]
 80031de:	89fb      	ldrh	r3, [r7, #14]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7fd f996 	bl	8000514 <__aeabi_i2d>
 80031e8:	4604      	mov	r4, r0
 80031ea:	460d      	mov	r5, r1
 80031ec:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7fd f98f 	bl	8000514 <__aeabi_i2d>
 80031f6:	f04f 0200 	mov.w	r2, #0
 80031fa:	4b2a      	ldr	r3, [pc, #168]	@ (80032a4 <HTS221_get_temperature_calibration+0x130>)
 80031fc:	f7fd f9f4 	bl	80005e8 <__aeabi_dmul>
 8003200:	4602      	mov	r2, r0
 8003202:	460b      	mov	r3, r1
 8003204:	4690      	mov	r8, r2
 8003206:	4699      	mov	r9, r3
 8003208:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800320c:	4618      	mov	r0, r3
 800320e:	f7fd f981 	bl	8000514 <__aeabi_i2d>
 8003212:	4602      	mov	r2, r0
 8003214:	460b      	mov	r3, r1
 8003216:	4640      	mov	r0, r8
 8003218:	4649      	mov	r1, r9
 800321a:	f7fd f82d 	bl	8000278 <__aeabi_dsub>
 800321e:	4602      	mov	r2, r0
 8003220:	460b      	mov	r3, r1
 8003222:	4620      	mov	r0, r4
 8003224:	4629      	mov	r1, r5
 8003226:	f7fd fb09 	bl	800083c <__aeabi_ddiv>
 800322a:	4602      	mov	r2, r0
 800322c:	460b      	mov	r3, r1
 800322e:	4610      	mov	r0, r2
 8003230:	4619      	mov	r1, r3
 8003232:	f7fd fc89 	bl	8000b48 <__aeabi_d2f>
 8003236:	4603      	mov	r3, r0
 8003238:	4a1b      	ldr	r2, [pc, #108]	@ (80032a8 <HTS221_get_temperature_calibration+0x134>)
 800323a:	6013      	str	r3, [r2, #0]
	HTS221_TemperatureZero = (t0_degC / 8.0) - HTS221_TemperatureSlope * t0_out;
 800323c:	89fb      	ldrh	r3, [r7, #14]
 800323e:	4618      	mov	r0, r3
 8003240:	f7fd f968 	bl	8000514 <__aeabi_i2d>
 8003244:	f04f 0200 	mov.w	r2, #0
 8003248:	4b16      	ldr	r3, [pc, #88]	@ (80032a4 <HTS221_get_temperature_calibration+0x130>)
 800324a:	f7fd faf7 	bl	800083c <__aeabi_ddiv>
 800324e:	4602      	mov	r2, r0
 8003250:	460b      	mov	r3, r1
 8003252:	4614      	mov	r4, r2
 8003254:	461d      	mov	r5, r3
 8003256:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800325a:	ee07 3a90 	vmov	s15, r3
 800325e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003262:	4b11      	ldr	r3, [pc, #68]	@ (80032a8 <HTS221_get_temperature_calibration+0x134>)
 8003264:	edd3 7a00 	vldr	s15, [r3]
 8003268:	ee67 7a27 	vmul.f32	s15, s14, s15
 800326c:	ee17 0a90 	vmov	r0, s15
 8003270:	f7fd f962 	bl	8000538 <__aeabi_f2d>
 8003274:	4602      	mov	r2, r0
 8003276:	460b      	mov	r3, r1
 8003278:	4620      	mov	r0, r4
 800327a:	4629      	mov	r1, r5
 800327c:	f7fc fffc 	bl	8000278 <__aeabi_dsub>
 8003280:	4602      	mov	r2, r0
 8003282:	460b      	mov	r3, r1
 8003284:	4610      	mov	r0, r2
 8003286:	4619      	mov	r1, r3
 8003288:	f7fd fc5e 	bl	8000b48 <__aeabi_d2f>
 800328c:	4603      	mov	r3, r0
 800328e:	4a07      	ldr	r2, [pc, #28]	@ (80032ac <HTS221_get_temperature_calibration+0x138>)
 8003290:	6013      	str	r3, [r2, #0]
LL_mDelay(100);
 8003292:	2064      	movs	r0, #100	@ 0x64
 8003294:	f7ff fe56 	bl	8002f44 <LL_mDelay>
}
 8003298:	bf00      	nop
 800329a:	3710      	adds	r7, #16
 800329c:	46bd      	mov	sp, r7
 800329e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80032a2:	bf00      	nop
 80032a4:	40200000 	.word	0x40200000
 80032a8:	20000128 	.word	0x20000128
 80032ac:	2000012c 	.word	0x2000012c

080032b0 <HTS221_get_temperature>:


void HTS221_get_temperature(float* temperature_out) {
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
	uint8_t t_out_buffer[2]; // Buffer to hold the two temperature bytes
	int16_t t_out;

	// Read both temperature registers at once
	HTS221_read_bytes(HTS221_TEMP_OUT_L | 0x80, t_out_buffer, 2);
 80032b8:	f107 030c 	add.w	r3, r7, #12
 80032bc:	2202      	movs	r2, #2
 80032be:	4619      	mov	r1, r3
 80032c0:	20aa      	movs	r0, #170	@ 0xaa
 80032c2:	f7ff fe75 	bl	8002fb0 <HTS221_read_bytes>

	// Combine the two bytes into a single 16-bit value
	t_out = (int16_t)((uint16_t)t_out_buffer[1] << 8 | t_out_buffer[0]);
 80032c6:	7b7b      	ldrb	r3, [r7, #13]
 80032c8:	021b      	lsls	r3, r3, #8
 80032ca:	b21a      	sxth	r2, r3
 80032cc:	7b3b      	ldrb	r3, [r7, #12]
 80032ce:	b21b      	sxth	r3, r3
 80032d0:	4313      	orrs	r3, r2
 80032d2:	81fb      	strh	r3, [r7, #14]

	// Calculate the temperature in Celsius
	*temperature_out = (t_out * -HTS221_TemperatureSlope) + HTS221_TemperatureZero;
 80032d4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80032d8:	ee07 3a90 	vmov	s15, r3
 80032dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80032e0:	4b09      	ldr	r3, [pc, #36]	@ (8003308 <HTS221_get_temperature+0x58>)
 80032e2:	edd3 7a00 	vldr	s15, [r3]
 80032e6:	eef1 7a67 	vneg.f32	s15, s15
 80032ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032ee:	4b07      	ldr	r3, [pc, #28]	@ (800330c <HTS221_get_temperature+0x5c>)
 80032f0:	edd3 7a00 	vldr	s15, [r3]
 80032f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	edc3 7a00 	vstr	s15, [r3]
}
 80032fe:	bf00      	nop
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	20000128 	.word	0x20000128
 800330c:	2000012c 	.word	0x2000012c

08003310 <LPS25HB_read_bytes>:
#include "LPS25HB.h"

uint8_t LPS25HB_address = LPS25HB_DEVICE_ADDRESS_0;
uint16_t LPS25HB_PressureOffset;

void LPS25HB_read_bytes(uint8_t reg_addr, uint8_t* values, size_t length) {
 8003310:	b580      	push	{r7, lr}
 8003312:	b086      	sub	sp, #24
 8003314:	af02      	add	r7, sp, #8
 8003316:	4603      	mov	r3, r0
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	607a      	str	r2, [r7, #4]
 800331c:	73fb      	strb	r3, [r7, #15]
	i2c_master_read(values, length, reg_addr, LPS25HB_address, 1);
 800331e:	7bfa      	ldrb	r2, [r7, #15]
 8003320:	4b06      	ldr	r3, [pc, #24]	@ (800333c <LPS25HB_read_bytes+0x2c>)
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	4619      	mov	r1, r3
 8003326:	2301      	movs	r3, #1
 8003328:	9300      	str	r3, [sp, #0]
 800332a:	460b      	mov	r3, r1
 800332c:	6879      	ldr	r1, [r7, #4]
 800332e:	68b8      	ldr	r0, [r7, #8]
 8003330:	f7fd ffb6 	bl	80012a0 <i2c_master_read>
	// Added a delay or a check for 'end_of_read_flag' to ensure data has been read before proceeding

}
 8003334:	bf00      	nop
 8003336:	3710      	adds	r7, #16
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	20000005 	.word	0x20000005

08003340 <LPS25HB_write_bytes>:

void LPS25HB_write_bytes(uint8_t reg_addr, uint8_t* values, size_t length) {
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af02      	add	r7, sp, #8
 8003346:	4603      	mov	r3, r0
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
 800334c:	73fb      	strb	r3, [r7, #15]
	i2c_master_write_multi(values, length, reg_addr, LPS25HB_address, 0);
 800334e:	7bfa      	ldrb	r2, [r7, #15]
 8003350:	4b06      	ldr	r3, [pc, #24]	@ (800336c <LPS25HB_write_bytes+0x2c>)
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	4619      	mov	r1, r3
 8003356:	2300      	movs	r3, #0
 8003358:	9300      	str	r3, [sp, #0]
 800335a:	460b      	mov	r3, r1
 800335c:	6879      	ldr	r1, [r7, #4]
 800335e:	68b8      	ldr	r0, [r7, #8]
 8003360:	f7fd ff52 	bl	8001208 <i2c_master_write_multi>
}
 8003364:	bf00      	nop
 8003366:	3710      	adds	r7, #16
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	20000005 	.word	0x20000005

08003370 <LPS25HB_init>:


void LPS25HB_init() {
 8003370:	b580      	push	{r7, lr}
 8003372:	b082      	sub	sp, #8
 8003374:	af00      	add	r7, sp, #0
	uint8_t whoAmI = 0;
 8003376:	2300      	movs	r3, #0
 8003378:	71fb      	strb	r3, [r7, #7]
	LPS25HB_read_bytes(LPS25HB_WHO_AM_I_ADDRESS, &whoAmI, 1);
 800337a:	1dfb      	adds	r3, r7, #7
 800337c:	2201      	movs	r2, #1
 800337e:	4619      	mov	r1, r3
 8003380:	200f      	movs	r0, #15
 8003382:	f7ff ffc5 	bl	8003310 <LPS25HB_read_bytes>

	if (!(whoAmI == LPS25HB_WHO_AM_I_VALUE)) {
 8003386:	79fb      	ldrb	r3, [r7, #7]
 8003388:	2bbd      	cmp	r3, #189	@ 0xbd
 800338a:	d015      	beq.n	80033b8 <LPS25HB_init+0x48>
		LPS25HB_address = LPS25HB_DEVICE_ADDRESS_1;
 800338c:	4b0c      	ldr	r3, [pc, #48]	@ (80033c0 <LPS25HB_init+0x50>)
 800338e:	22ba      	movs	r2, #186	@ 0xba
 8003390:	701a      	strb	r2, [r3, #0]

		LPS25HB_read_bytes(LPS25HB_WHO_AM_I_ADDRESS, &whoAmI, 1);
 8003392:	1dfb      	adds	r3, r7, #7
 8003394:	2201      	movs	r2, #1
 8003396:	4619      	mov	r1, r3
 8003398:	200f      	movs	r0, #15
 800339a:	f7ff ffb9 	bl	8003310 <LPS25HB_read_bytes>
		if (whoAmI == LPS25HB_WHO_AM_I_VALUE) {
 800339e:	79fb      	ldrb	r3, [r7, #7]
 80033a0:	2bbd      	cmp	r3, #189	@ 0xbd
 80033a2:	d109      	bne.n	80033b8 <LPS25HB_init+0x48>
			uint8_t ctrl1 = 148;
 80033a4:	2394      	movs	r3, #148	@ 0x94
 80033a6:	71bb      	strb	r3, [r7, #6]
			LPS25HB_write_bytes(LPS25HB_ADDRESS_CTRL1, &ctrl1, 1);
 80033a8:	1dbb      	adds	r3, r7, #6
 80033aa:	2201      	movs	r2, #1
 80033ac:	4619      	mov	r1, r3
 80033ae:	2020      	movs	r0, #32
 80033b0:	f7ff ffc6 	bl	8003340 <LPS25HB_write_bytes>
			LPS25HB_get_pressure_calibration();
 80033b4:	f000 f806 	bl	80033c4 <LPS25HB_get_pressure_calibration>
		}
	}
}
 80033b8:	bf00      	nop
 80033ba:	3708      	adds	r7, #8
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	20000005 	.word	0x20000005

080033c4 <LPS25HB_get_pressure_calibration>:


void LPS25HB_get_pressure_calibration(void){
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
	uint8_t buffer[2];
	// Read two bytes from RPDS_L register with auto-increment to RPDS_H
	LPS25HB_read_bytes(LPS25HB_ADDRESS_RPDS_L | 0x80, buffer, 2);
 80033ca:	1d3b      	adds	r3, r7, #4
 80033cc:	2202      	movs	r2, #2
 80033ce:	4619      	mov	r1, r3
 80033d0:	20b9      	movs	r0, #185	@ 0xb9
 80033d2:	f7ff ff9d 	bl	8003310 <LPS25HB_read_bytes>

	// Combine the two bytes into a single 16-bit value
	LPS25HB_PressureOffset = (int16_t)(buffer[0] | (buffer[1] << 8));
 80033d6:	793b      	ldrb	r3, [r7, #4]
 80033d8:	b21a      	sxth	r2, r3
 80033da:	797b      	ldrb	r3, [r7, #5]
 80033dc:	021b      	lsls	r3, r3, #8
 80033de:	b21b      	sxth	r3, r3
 80033e0:	4313      	orrs	r3, r2
 80033e2:	b21b      	sxth	r3, r3
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	4b03      	ldr	r3, [pc, #12]	@ (80033f4 <LPS25HB_get_pressure_calibration+0x30>)
 80033e8:	801a      	strh	r2, [r3, #0]
}
 80033ea:	bf00      	nop
 80033ec:	3708      	adds	r7, #8
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	20000130 	.word	0x20000130

080033f8 <LPS25HB_get_pressure>:

void LPS25HB_get_pressure(float* pressure) {
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
	uint8_t buffer[3];
	// Read three bytes from PRESS_OUT_XL register with auto-increment to PRESS_OUT_H
	LPS25HB_read_bytes(LPS25HB_ADDRESS_PRESS_OUT_XL | 0x80, buffer, 3);
 8003400:	f107 0308 	add.w	r3, r7, #8
 8003404:	2203      	movs	r2, #3
 8003406:	4619      	mov	r1, r3
 8003408:	20a8      	movs	r0, #168	@ 0xa8
 800340a:	f7ff ff81 	bl	8003310 <LPS25HB_read_bytes>

	// Combine the three bytes into a single 24-bit value
	uint32_t p_out = (uint32_t)(buffer[2] << 16) | (buffer[1] << 8) | buffer[0];
 800340e:	7abb      	ldrb	r3, [r7, #10]
 8003410:	041a      	lsls	r2, r3, #16
 8003412:	7a7b      	ldrb	r3, [r7, #9]
 8003414:	021b      	lsls	r3, r3, #8
 8003416:	4313      	orrs	r3, r2
 8003418:	7a3a      	ldrb	r2, [r7, #8]
 800341a:	4313      	orrs	r3, r2
 800341c:	60fb      	str	r3, [r7, #12]

	// Calculate the actual pressure value
	*pressure = p_out / 4096.0f;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	ee07 3a90 	vmov	s15, r3
 8003424:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003428:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8003440 <LPS25HB_get_pressure+0x48>
 800342c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	edc3 7a00 	vstr	s15, [r3]
}
 8003436:	bf00      	nop
 8003438:	3710      	adds	r7, #16
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	45800000 	.word	0x45800000

08003444 <siprintf>:
 8003444:	b40e      	push	{r1, r2, r3}
 8003446:	b500      	push	{lr}
 8003448:	b09c      	sub	sp, #112	@ 0x70
 800344a:	ab1d      	add	r3, sp, #116	@ 0x74
 800344c:	9002      	str	r0, [sp, #8]
 800344e:	9006      	str	r0, [sp, #24]
 8003450:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003454:	4809      	ldr	r0, [pc, #36]	@ (800347c <siprintf+0x38>)
 8003456:	9107      	str	r1, [sp, #28]
 8003458:	9104      	str	r1, [sp, #16]
 800345a:	4909      	ldr	r1, [pc, #36]	@ (8003480 <siprintf+0x3c>)
 800345c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003460:	9105      	str	r1, [sp, #20]
 8003462:	6800      	ldr	r0, [r0, #0]
 8003464:	9301      	str	r3, [sp, #4]
 8003466:	a902      	add	r1, sp, #8
 8003468:	f000 f98c 	bl	8003784 <_svfiprintf_r>
 800346c:	9b02      	ldr	r3, [sp, #8]
 800346e:	2200      	movs	r2, #0
 8003470:	701a      	strb	r2, [r3, #0]
 8003472:	b01c      	add	sp, #112	@ 0x70
 8003474:	f85d eb04 	ldr.w	lr, [sp], #4
 8003478:	b003      	add	sp, #12
 800347a:	4770      	bx	lr
 800347c:	20000008 	.word	0x20000008
 8003480:	ffff0208 	.word	0xffff0208

08003484 <__errno>:
 8003484:	4b01      	ldr	r3, [pc, #4]	@ (800348c <__errno+0x8>)
 8003486:	6818      	ldr	r0, [r3, #0]
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	20000008 	.word	0x20000008

08003490 <__libc_init_array>:
 8003490:	b570      	push	{r4, r5, r6, lr}
 8003492:	4d0d      	ldr	r5, [pc, #52]	@ (80034c8 <__libc_init_array+0x38>)
 8003494:	4c0d      	ldr	r4, [pc, #52]	@ (80034cc <__libc_init_array+0x3c>)
 8003496:	1b64      	subs	r4, r4, r5
 8003498:	10a4      	asrs	r4, r4, #2
 800349a:	2600      	movs	r6, #0
 800349c:	42a6      	cmp	r6, r4
 800349e:	d109      	bne.n	80034b4 <__libc_init_array+0x24>
 80034a0:	4d0b      	ldr	r5, [pc, #44]	@ (80034d0 <__libc_init_array+0x40>)
 80034a2:	4c0c      	ldr	r4, [pc, #48]	@ (80034d4 <__libc_init_array+0x44>)
 80034a4:	f001 fbc6 	bl	8004c34 <_init>
 80034a8:	1b64      	subs	r4, r4, r5
 80034aa:	10a4      	asrs	r4, r4, #2
 80034ac:	2600      	movs	r6, #0
 80034ae:	42a6      	cmp	r6, r4
 80034b0:	d105      	bne.n	80034be <__libc_init_array+0x2e>
 80034b2:	bd70      	pop	{r4, r5, r6, pc}
 80034b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80034b8:	4798      	blx	r3
 80034ba:	3601      	adds	r6, #1
 80034bc:	e7ee      	b.n	800349c <__libc_init_array+0xc>
 80034be:	f855 3b04 	ldr.w	r3, [r5], #4
 80034c2:	4798      	blx	r3
 80034c4:	3601      	adds	r6, #1
 80034c6:	e7f2      	b.n	80034ae <__libc_init_array+0x1e>
 80034c8:	08004d00 	.word	0x08004d00
 80034cc:	08004d00 	.word	0x08004d00
 80034d0:	08004d00 	.word	0x08004d00
 80034d4:	08004d04 	.word	0x08004d04

080034d8 <__retarget_lock_acquire_recursive>:
 80034d8:	4770      	bx	lr

080034da <__retarget_lock_release_recursive>:
 80034da:	4770      	bx	lr

080034dc <_free_r>:
 80034dc:	b538      	push	{r3, r4, r5, lr}
 80034de:	4605      	mov	r5, r0
 80034e0:	2900      	cmp	r1, #0
 80034e2:	d041      	beq.n	8003568 <_free_r+0x8c>
 80034e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034e8:	1f0c      	subs	r4, r1, #4
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	bfb8      	it	lt
 80034ee:	18e4      	addlt	r4, r4, r3
 80034f0:	f000 f8e0 	bl	80036b4 <__malloc_lock>
 80034f4:	4a1d      	ldr	r2, [pc, #116]	@ (800356c <_free_r+0x90>)
 80034f6:	6813      	ldr	r3, [r2, #0]
 80034f8:	b933      	cbnz	r3, 8003508 <_free_r+0x2c>
 80034fa:	6063      	str	r3, [r4, #4]
 80034fc:	6014      	str	r4, [r2, #0]
 80034fe:	4628      	mov	r0, r5
 8003500:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003504:	f000 b8dc 	b.w	80036c0 <__malloc_unlock>
 8003508:	42a3      	cmp	r3, r4
 800350a:	d908      	bls.n	800351e <_free_r+0x42>
 800350c:	6820      	ldr	r0, [r4, #0]
 800350e:	1821      	adds	r1, r4, r0
 8003510:	428b      	cmp	r3, r1
 8003512:	bf01      	itttt	eq
 8003514:	6819      	ldreq	r1, [r3, #0]
 8003516:	685b      	ldreq	r3, [r3, #4]
 8003518:	1809      	addeq	r1, r1, r0
 800351a:	6021      	streq	r1, [r4, #0]
 800351c:	e7ed      	b.n	80034fa <_free_r+0x1e>
 800351e:	461a      	mov	r2, r3
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	b10b      	cbz	r3, 8003528 <_free_r+0x4c>
 8003524:	42a3      	cmp	r3, r4
 8003526:	d9fa      	bls.n	800351e <_free_r+0x42>
 8003528:	6811      	ldr	r1, [r2, #0]
 800352a:	1850      	adds	r0, r2, r1
 800352c:	42a0      	cmp	r0, r4
 800352e:	d10b      	bne.n	8003548 <_free_r+0x6c>
 8003530:	6820      	ldr	r0, [r4, #0]
 8003532:	4401      	add	r1, r0
 8003534:	1850      	adds	r0, r2, r1
 8003536:	4283      	cmp	r3, r0
 8003538:	6011      	str	r1, [r2, #0]
 800353a:	d1e0      	bne.n	80034fe <_free_r+0x22>
 800353c:	6818      	ldr	r0, [r3, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	6053      	str	r3, [r2, #4]
 8003542:	4408      	add	r0, r1
 8003544:	6010      	str	r0, [r2, #0]
 8003546:	e7da      	b.n	80034fe <_free_r+0x22>
 8003548:	d902      	bls.n	8003550 <_free_r+0x74>
 800354a:	230c      	movs	r3, #12
 800354c:	602b      	str	r3, [r5, #0]
 800354e:	e7d6      	b.n	80034fe <_free_r+0x22>
 8003550:	6820      	ldr	r0, [r4, #0]
 8003552:	1821      	adds	r1, r4, r0
 8003554:	428b      	cmp	r3, r1
 8003556:	bf04      	itt	eq
 8003558:	6819      	ldreq	r1, [r3, #0]
 800355a:	685b      	ldreq	r3, [r3, #4]
 800355c:	6063      	str	r3, [r4, #4]
 800355e:	bf04      	itt	eq
 8003560:	1809      	addeq	r1, r1, r0
 8003562:	6021      	streq	r1, [r4, #0]
 8003564:	6054      	str	r4, [r2, #4]
 8003566:	e7ca      	b.n	80034fe <_free_r+0x22>
 8003568:	bd38      	pop	{r3, r4, r5, pc}
 800356a:	bf00      	nop
 800356c:	20000278 	.word	0x20000278

08003570 <sbrk_aligned>:
 8003570:	b570      	push	{r4, r5, r6, lr}
 8003572:	4e0f      	ldr	r6, [pc, #60]	@ (80035b0 <sbrk_aligned+0x40>)
 8003574:	460c      	mov	r4, r1
 8003576:	6831      	ldr	r1, [r6, #0]
 8003578:	4605      	mov	r5, r0
 800357a:	b911      	cbnz	r1, 8003582 <sbrk_aligned+0x12>
 800357c:	f000 fba6 	bl	8003ccc <_sbrk_r>
 8003580:	6030      	str	r0, [r6, #0]
 8003582:	4621      	mov	r1, r4
 8003584:	4628      	mov	r0, r5
 8003586:	f000 fba1 	bl	8003ccc <_sbrk_r>
 800358a:	1c43      	adds	r3, r0, #1
 800358c:	d103      	bne.n	8003596 <sbrk_aligned+0x26>
 800358e:	f04f 34ff 	mov.w	r4, #4294967295
 8003592:	4620      	mov	r0, r4
 8003594:	bd70      	pop	{r4, r5, r6, pc}
 8003596:	1cc4      	adds	r4, r0, #3
 8003598:	f024 0403 	bic.w	r4, r4, #3
 800359c:	42a0      	cmp	r0, r4
 800359e:	d0f8      	beq.n	8003592 <sbrk_aligned+0x22>
 80035a0:	1a21      	subs	r1, r4, r0
 80035a2:	4628      	mov	r0, r5
 80035a4:	f000 fb92 	bl	8003ccc <_sbrk_r>
 80035a8:	3001      	adds	r0, #1
 80035aa:	d1f2      	bne.n	8003592 <sbrk_aligned+0x22>
 80035ac:	e7ef      	b.n	800358e <sbrk_aligned+0x1e>
 80035ae:	bf00      	nop
 80035b0:	20000274 	.word	0x20000274

080035b4 <_malloc_r>:
 80035b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035b8:	1ccd      	adds	r5, r1, #3
 80035ba:	f025 0503 	bic.w	r5, r5, #3
 80035be:	3508      	adds	r5, #8
 80035c0:	2d0c      	cmp	r5, #12
 80035c2:	bf38      	it	cc
 80035c4:	250c      	movcc	r5, #12
 80035c6:	2d00      	cmp	r5, #0
 80035c8:	4606      	mov	r6, r0
 80035ca:	db01      	blt.n	80035d0 <_malloc_r+0x1c>
 80035cc:	42a9      	cmp	r1, r5
 80035ce:	d904      	bls.n	80035da <_malloc_r+0x26>
 80035d0:	230c      	movs	r3, #12
 80035d2:	6033      	str	r3, [r6, #0]
 80035d4:	2000      	movs	r0, #0
 80035d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80035da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80036b0 <_malloc_r+0xfc>
 80035de:	f000 f869 	bl	80036b4 <__malloc_lock>
 80035e2:	f8d8 3000 	ldr.w	r3, [r8]
 80035e6:	461c      	mov	r4, r3
 80035e8:	bb44      	cbnz	r4, 800363c <_malloc_r+0x88>
 80035ea:	4629      	mov	r1, r5
 80035ec:	4630      	mov	r0, r6
 80035ee:	f7ff ffbf 	bl	8003570 <sbrk_aligned>
 80035f2:	1c43      	adds	r3, r0, #1
 80035f4:	4604      	mov	r4, r0
 80035f6:	d158      	bne.n	80036aa <_malloc_r+0xf6>
 80035f8:	f8d8 4000 	ldr.w	r4, [r8]
 80035fc:	4627      	mov	r7, r4
 80035fe:	2f00      	cmp	r7, #0
 8003600:	d143      	bne.n	800368a <_malloc_r+0xd6>
 8003602:	2c00      	cmp	r4, #0
 8003604:	d04b      	beq.n	800369e <_malloc_r+0xea>
 8003606:	6823      	ldr	r3, [r4, #0]
 8003608:	4639      	mov	r1, r7
 800360a:	4630      	mov	r0, r6
 800360c:	eb04 0903 	add.w	r9, r4, r3
 8003610:	f000 fb5c 	bl	8003ccc <_sbrk_r>
 8003614:	4581      	cmp	r9, r0
 8003616:	d142      	bne.n	800369e <_malloc_r+0xea>
 8003618:	6821      	ldr	r1, [r4, #0]
 800361a:	1a6d      	subs	r5, r5, r1
 800361c:	4629      	mov	r1, r5
 800361e:	4630      	mov	r0, r6
 8003620:	f7ff ffa6 	bl	8003570 <sbrk_aligned>
 8003624:	3001      	adds	r0, #1
 8003626:	d03a      	beq.n	800369e <_malloc_r+0xea>
 8003628:	6823      	ldr	r3, [r4, #0]
 800362a:	442b      	add	r3, r5
 800362c:	6023      	str	r3, [r4, #0]
 800362e:	f8d8 3000 	ldr.w	r3, [r8]
 8003632:	685a      	ldr	r2, [r3, #4]
 8003634:	bb62      	cbnz	r2, 8003690 <_malloc_r+0xdc>
 8003636:	f8c8 7000 	str.w	r7, [r8]
 800363a:	e00f      	b.n	800365c <_malloc_r+0xa8>
 800363c:	6822      	ldr	r2, [r4, #0]
 800363e:	1b52      	subs	r2, r2, r5
 8003640:	d420      	bmi.n	8003684 <_malloc_r+0xd0>
 8003642:	2a0b      	cmp	r2, #11
 8003644:	d917      	bls.n	8003676 <_malloc_r+0xc2>
 8003646:	1961      	adds	r1, r4, r5
 8003648:	42a3      	cmp	r3, r4
 800364a:	6025      	str	r5, [r4, #0]
 800364c:	bf18      	it	ne
 800364e:	6059      	strne	r1, [r3, #4]
 8003650:	6863      	ldr	r3, [r4, #4]
 8003652:	bf08      	it	eq
 8003654:	f8c8 1000 	streq.w	r1, [r8]
 8003658:	5162      	str	r2, [r4, r5]
 800365a:	604b      	str	r3, [r1, #4]
 800365c:	4630      	mov	r0, r6
 800365e:	f000 f82f 	bl	80036c0 <__malloc_unlock>
 8003662:	f104 000b 	add.w	r0, r4, #11
 8003666:	1d23      	adds	r3, r4, #4
 8003668:	f020 0007 	bic.w	r0, r0, #7
 800366c:	1ac2      	subs	r2, r0, r3
 800366e:	bf1c      	itt	ne
 8003670:	1a1b      	subne	r3, r3, r0
 8003672:	50a3      	strne	r3, [r4, r2]
 8003674:	e7af      	b.n	80035d6 <_malloc_r+0x22>
 8003676:	6862      	ldr	r2, [r4, #4]
 8003678:	42a3      	cmp	r3, r4
 800367a:	bf0c      	ite	eq
 800367c:	f8c8 2000 	streq.w	r2, [r8]
 8003680:	605a      	strne	r2, [r3, #4]
 8003682:	e7eb      	b.n	800365c <_malloc_r+0xa8>
 8003684:	4623      	mov	r3, r4
 8003686:	6864      	ldr	r4, [r4, #4]
 8003688:	e7ae      	b.n	80035e8 <_malloc_r+0x34>
 800368a:	463c      	mov	r4, r7
 800368c:	687f      	ldr	r7, [r7, #4]
 800368e:	e7b6      	b.n	80035fe <_malloc_r+0x4a>
 8003690:	461a      	mov	r2, r3
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	42a3      	cmp	r3, r4
 8003696:	d1fb      	bne.n	8003690 <_malloc_r+0xdc>
 8003698:	2300      	movs	r3, #0
 800369a:	6053      	str	r3, [r2, #4]
 800369c:	e7de      	b.n	800365c <_malloc_r+0xa8>
 800369e:	230c      	movs	r3, #12
 80036a0:	6033      	str	r3, [r6, #0]
 80036a2:	4630      	mov	r0, r6
 80036a4:	f000 f80c 	bl	80036c0 <__malloc_unlock>
 80036a8:	e794      	b.n	80035d4 <_malloc_r+0x20>
 80036aa:	6005      	str	r5, [r0, #0]
 80036ac:	e7d6      	b.n	800365c <_malloc_r+0xa8>
 80036ae:	bf00      	nop
 80036b0:	20000278 	.word	0x20000278

080036b4 <__malloc_lock>:
 80036b4:	4801      	ldr	r0, [pc, #4]	@ (80036bc <__malloc_lock+0x8>)
 80036b6:	f7ff bf0f 	b.w	80034d8 <__retarget_lock_acquire_recursive>
 80036ba:	bf00      	nop
 80036bc:	20000270 	.word	0x20000270

080036c0 <__malloc_unlock>:
 80036c0:	4801      	ldr	r0, [pc, #4]	@ (80036c8 <__malloc_unlock+0x8>)
 80036c2:	f7ff bf0a 	b.w	80034da <__retarget_lock_release_recursive>
 80036c6:	bf00      	nop
 80036c8:	20000270 	.word	0x20000270

080036cc <__ssputs_r>:
 80036cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036d0:	688e      	ldr	r6, [r1, #8]
 80036d2:	461f      	mov	r7, r3
 80036d4:	42be      	cmp	r6, r7
 80036d6:	680b      	ldr	r3, [r1, #0]
 80036d8:	4682      	mov	sl, r0
 80036da:	460c      	mov	r4, r1
 80036dc:	4690      	mov	r8, r2
 80036de:	d82d      	bhi.n	800373c <__ssputs_r+0x70>
 80036e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80036e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80036e8:	d026      	beq.n	8003738 <__ssputs_r+0x6c>
 80036ea:	6965      	ldr	r5, [r4, #20]
 80036ec:	6909      	ldr	r1, [r1, #16]
 80036ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80036f2:	eba3 0901 	sub.w	r9, r3, r1
 80036f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80036fa:	1c7b      	adds	r3, r7, #1
 80036fc:	444b      	add	r3, r9
 80036fe:	106d      	asrs	r5, r5, #1
 8003700:	429d      	cmp	r5, r3
 8003702:	bf38      	it	cc
 8003704:	461d      	movcc	r5, r3
 8003706:	0553      	lsls	r3, r2, #21
 8003708:	d527      	bpl.n	800375a <__ssputs_r+0x8e>
 800370a:	4629      	mov	r1, r5
 800370c:	f7ff ff52 	bl	80035b4 <_malloc_r>
 8003710:	4606      	mov	r6, r0
 8003712:	b360      	cbz	r0, 800376e <__ssputs_r+0xa2>
 8003714:	6921      	ldr	r1, [r4, #16]
 8003716:	464a      	mov	r2, r9
 8003718:	f000 fae8 	bl	8003cec <memcpy>
 800371c:	89a3      	ldrh	r3, [r4, #12]
 800371e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003722:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003726:	81a3      	strh	r3, [r4, #12]
 8003728:	6126      	str	r6, [r4, #16]
 800372a:	6165      	str	r5, [r4, #20]
 800372c:	444e      	add	r6, r9
 800372e:	eba5 0509 	sub.w	r5, r5, r9
 8003732:	6026      	str	r6, [r4, #0]
 8003734:	60a5      	str	r5, [r4, #8]
 8003736:	463e      	mov	r6, r7
 8003738:	42be      	cmp	r6, r7
 800373a:	d900      	bls.n	800373e <__ssputs_r+0x72>
 800373c:	463e      	mov	r6, r7
 800373e:	6820      	ldr	r0, [r4, #0]
 8003740:	4632      	mov	r2, r6
 8003742:	4641      	mov	r1, r8
 8003744:	f000 faa8 	bl	8003c98 <memmove>
 8003748:	68a3      	ldr	r3, [r4, #8]
 800374a:	1b9b      	subs	r3, r3, r6
 800374c:	60a3      	str	r3, [r4, #8]
 800374e:	6823      	ldr	r3, [r4, #0]
 8003750:	4433      	add	r3, r6
 8003752:	6023      	str	r3, [r4, #0]
 8003754:	2000      	movs	r0, #0
 8003756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800375a:	462a      	mov	r2, r5
 800375c:	f000 fad4 	bl	8003d08 <_realloc_r>
 8003760:	4606      	mov	r6, r0
 8003762:	2800      	cmp	r0, #0
 8003764:	d1e0      	bne.n	8003728 <__ssputs_r+0x5c>
 8003766:	6921      	ldr	r1, [r4, #16]
 8003768:	4650      	mov	r0, sl
 800376a:	f7ff feb7 	bl	80034dc <_free_r>
 800376e:	230c      	movs	r3, #12
 8003770:	f8ca 3000 	str.w	r3, [sl]
 8003774:	89a3      	ldrh	r3, [r4, #12]
 8003776:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800377a:	81a3      	strh	r3, [r4, #12]
 800377c:	f04f 30ff 	mov.w	r0, #4294967295
 8003780:	e7e9      	b.n	8003756 <__ssputs_r+0x8a>
	...

08003784 <_svfiprintf_r>:
 8003784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003788:	4698      	mov	r8, r3
 800378a:	898b      	ldrh	r3, [r1, #12]
 800378c:	061b      	lsls	r3, r3, #24
 800378e:	b09d      	sub	sp, #116	@ 0x74
 8003790:	4607      	mov	r7, r0
 8003792:	460d      	mov	r5, r1
 8003794:	4614      	mov	r4, r2
 8003796:	d510      	bpl.n	80037ba <_svfiprintf_r+0x36>
 8003798:	690b      	ldr	r3, [r1, #16]
 800379a:	b973      	cbnz	r3, 80037ba <_svfiprintf_r+0x36>
 800379c:	2140      	movs	r1, #64	@ 0x40
 800379e:	f7ff ff09 	bl	80035b4 <_malloc_r>
 80037a2:	6028      	str	r0, [r5, #0]
 80037a4:	6128      	str	r0, [r5, #16]
 80037a6:	b930      	cbnz	r0, 80037b6 <_svfiprintf_r+0x32>
 80037a8:	230c      	movs	r3, #12
 80037aa:	603b      	str	r3, [r7, #0]
 80037ac:	f04f 30ff 	mov.w	r0, #4294967295
 80037b0:	b01d      	add	sp, #116	@ 0x74
 80037b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037b6:	2340      	movs	r3, #64	@ 0x40
 80037b8:	616b      	str	r3, [r5, #20]
 80037ba:	2300      	movs	r3, #0
 80037bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80037be:	2320      	movs	r3, #32
 80037c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80037c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80037c8:	2330      	movs	r3, #48	@ 0x30
 80037ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003968 <_svfiprintf_r+0x1e4>
 80037ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80037d2:	f04f 0901 	mov.w	r9, #1
 80037d6:	4623      	mov	r3, r4
 80037d8:	469a      	mov	sl, r3
 80037da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80037de:	b10a      	cbz	r2, 80037e4 <_svfiprintf_r+0x60>
 80037e0:	2a25      	cmp	r2, #37	@ 0x25
 80037e2:	d1f9      	bne.n	80037d8 <_svfiprintf_r+0x54>
 80037e4:	ebba 0b04 	subs.w	fp, sl, r4
 80037e8:	d00b      	beq.n	8003802 <_svfiprintf_r+0x7e>
 80037ea:	465b      	mov	r3, fp
 80037ec:	4622      	mov	r2, r4
 80037ee:	4629      	mov	r1, r5
 80037f0:	4638      	mov	r0, r7
 80037f2:	f7ff ff6b 	bl	80036cc <__ssputs_r>
 80037f6:	3001      	adds	r0, #1
 80037f8:	f000 80a7 	beq.w	800394a <_svfiprintf_r+0x1c6>
 80037fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80037fe:	445a      	add	r2, fp
 8003800:	9209      	str	r2, [sp, #36]	@ 0x24
 8003802:	f89a 3000 	ldrb.w	r3, [sl]
 8003806:	2b00      	cmp	r3, #0
 8003808:	f000 809f 	beq.w	800394a <_svfiprintf_r+0x1c6>
 800380c:	2300      	movs	r3, #0
 800380e:	f04f 32ff 	mov.w	r2, #4294967295
 8003812:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003816:	f10a 0a01 	add.w	sl, sl, #1
 800381a:	9304      	str	r3, [sp, #16]
 800381c:	9307      	str	r3, [sp, #28]
 800381e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003822:	931a      	str	r3, [sp, #104]	@ 0x68
 8003824:	4654      	mov	r4, sl
 8003826:	2205      	movs	r2, #5
 8003828:	f814 1b01 	ldrb.w	r1, [r4], #1
 800382c:	484e      	ldr	r0, [pc, #312]	@ (8003968 <_svfiprintf_r+0x1e4>)
 800382e:	f7fc fccf 	bl	80001d0 <memchr>
 8003832:	9a04      	ldr	r2, [sp, #16]
 8003834:	b9d8      	cbnz	r0, 800386e <_svfiprintf_r+0xea>
 8003836:	06d0      	lsls	r0, r2, #27
 8003838:	bf44      	itt	mi
 800383a:	2320      	movmi	r3, #32
 800383c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003840:	0711      	lsls	r1, r2, #28
 8003842:	bf44      	itt	mi
 8003844:	232b      	movmi	r3, #43	@ 0x2b
 8003846:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800384a:	f89a 3000 	ldrb.w	r3, [sl]
 800384e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003850:	d015      	beq.n	800387e <_svfiprintf_r+0xfa>
 8003852:	9a07      	ldr	r2, [sp, #28]
 8003854:	4654      	mov	r4, sl
 8003856:	2000      	movs	r0, #0
 8003858:	f04f 0c0a 	mov.w	ip, #10
 800385c:	4621      	mov	r1, r4
 800385e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003862:	3b30      	subs	r3, #48	@ 0x30
 8003864:	2b09      	cmp	r3, #9
 8003866:	d94b      	bls.n	8003900 <_svfiprintf_r+0x17c>
 8003868:	b1b0      	cbz	r0, 8003898 <_svfiprintf_r+0x114>
 800386a:	9207      	str	r2, [sp, #28]
 800386c:	e014      	b.n	8003898 <_svfiprintf_r+0x114>
 800386e:	eba0 0308 	sub.w	r3, r0, r8
 8003872:	fa09 f303 	lsl.w	r3, r9, r3
 8003876:	4313      	orrs	r3, r2
 8003878:	9304      	str	r3, [sp, #16]
 800387a:	46a2      	mov	sl, r4
 800387c:	e7d2      	b.n	8003824 <_svfiprintf_r+0xa0>
 800387e:	9b03      	ldr	r3, [sp, #12]
 8003880:	1d19      	adds	r1, r3, #4
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	9103      	str	r1, [sp, #12]
 8003886:	2b00      	cmp	r3, #0
 8003888:	bfbb      	ittet	lt
 800388a:	425b      	neglt	r3, r3
 800388c:	f042 0202 	orrlt.w	r2, r2, #2
 8003890:	9307      	strge	r3, [sp, #28]
 8003892:	9307      	strlt	r3, [sp, #28]
 8003894:	bfb8      	it	lt
 8003896:	9204      	strlt	r2, [sp, #16]
 8003898:	7823      	ldrb	r3, [r4, #0]
 800389a:	2b2e      	cmp	r3, #46	@ 0x2e
 800389c:	d10a      	bne.n	80038b4 <_svfiprintf_r+0x130>
 800389e:	7863      	ldrb	r3, [r4, #1]
 80038a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80038a2:	d132      	bne.n	800390a <_svfiprintf_r+0x186>
 80038a4:	9b03      	ldr	r3, [sp, #12]
 80038a6:	1d1a      	adds	r2, r3, #4
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	9203      	str	r2, [sp, #12]
 80038ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80038b0:	3402      	adds	r4, #2
 80038b2:	9305      	str	r3, [sp, #20]
 80038b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003978 <_svfiprintf_r+0x1f4>
 80038b8:	7821      	ldrb	r1, [r4, #0]
 80038ba:	2203      	movs	r2, #3
 80038bc:	4650      	mov	r0, sl
 80038be:	f7fc fc87 	bl	80001d0 <memchr>
 80038c2:	b138      	cbz	r0, 80038d4 <_svfiprintf_r+0x150>
 80038c4:	9b04      	ldr	r3, [sp, #16]
 80038c6:	eba0 000a 	sub.w	r0, r0, sl
 80038ca:	2240      	movs	r2, #64	@ 0x40
 80038cc:	4082      	lsls	r2, r0
 80038ce:	4313      	orrs	r3, r2
 80038d0:	3401      	adds	r4, #1
 80038d2:	9304      	str	r3, [sp, #16]
 80038d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038d8:	4824      	ldr	r0, [pc, #144]	@ (800396c <_svfiprintf_r+0x1e8>)
 80038da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80038de:	2206      	movs	r2, #6
 80038e0:	f7fc fc76 	bl	80001d0 <memchr>
 80038e4:	2800      	cmp	r0, #0
 80038e6:	d036      	beq.n	8003956 <_svfiprintf_r+0x1d2>
 80038e8:	4b21      	ldr	r3, [pc, #132]	@ (8003970 <_svfiprintf_r+0x1ec>)
 80038ea:	bb1b      	cbnz	r3, 8003934 <_svfiprintf_r+0x1b0>
 80038ec:	9b03      	ldr	r3, [sp, #12]
 80038ee:	3307      	adds	r3, #7
 80038f0:	f023 0307 	bic.w	r3, r3, #7
 80038f4:	3308      	adds	r3, #8
 80038f6:	9303      	str	r3, [sp, #12]
 80038f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038fa:	4433      	add	r3, r6
 80038fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80038fe:	e76a      	b.n	80037d6 <_svfiprintf_r+0x52>
 8003900:	fb0c 3202 	mla	r2, ip, r2, r3
 8003904:	460c      	mov	r4, r1
 8003906:	2001      	movs	r0, #1
 8003908:	e7a8      	b.n	800385c <_svfiprintf_r+0xd8>
 800390a:	2300      	movs	r3, #0
 800390c:	3401      	adds	r4, #1
 800390e:	9305      	str	r3, [sp, #20]
 8003910:	4619      	mov	r1, r3
 8003912:	f04f 0c0a 	mov.w	ip, #10
 8003916:	4620      	mov	r0, r4
 8003918:	f810 2b01 	ldrb.w	r2, [r0], #1
 800391c:	3a30      	subs	r2, #48	@ 0x30
 800391e:	2a09      	cmp	r2, #9
 8003920:	d903      	bls.n	800392a <_svfiprintf_r+0x1a6>
 8003922:	2b00      	cmp	r3, #0
 8003924:	d0c6      	beq.n	80038b4 <_svfiprintf_r+0x130>
 8003926:	9105      	str	r1, [sp, #20]
 8003928:	e7c4      	b.n	80038b4 <_svfiprintf_r+0x130>
 800392a:	fb0c 2101 	mla	r1, ip, r1, r2
 800392e:	4604      	mov	r4, r0
 8003930:	2301      	movs	r3, #1
 8003932:	e7f0      	b.n	8003916 <_svfiprintf_r+0x192>
 8003934:	ab03      	add	r3, sp, #12
 8003936:	9300      	str	r3, [sp, #0]
 8003938:	462a      	mov	r2, r5
 800393a:	4b0e      	ldr	r3, [pc, #56]	@ (8003974 <_svfiprintf_r+0x1f0>)
 800393c:	a904      	add	r1, sp, #16
 800393e:	4638      	mov	r0, r7
 8003940:	f3af 8000 	nop.w
 8003944:	1c42      	adds	r2, r0, #1
 8003946:	4606      	mov	r6, r0
 8003948:	d1d6      	bne.n	80038f8 <_svfiprintf_r+0x174>
 800394a:	89ab      	ldrh	r3, [r5, #12]
 800394c:	065b      	lsls	r3, r3, #25
 800394e:	f53f af2d 	bmi.w	80037ac <_svfiprintf_r+0x28>
 8003952:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003954:	e72c      	b.n	80037b0 <_svfiprintf_r+0x2c>
 8003956:	ab03      	add	r3, sp, #12
 8003958:	9300      	str	r3, [sp, #0]
 800395a:	462a      	mov	r2, r5
 800395c:	4b05      	ldr	r3, [pc, #20]	@ (8003974 <_svfiprintf_r+0x1f0>)
 800395e:	a904      	add	r1, sp, #16
 8003960:	4638      	mov	r0, r7
 8003962:	f000 f879 	bl	8003a58 <_printf_i>
 8003966:	e7ed      	b.n	8003944 <_svfiprintf_r+0x1c0>
 8003968:	08004c93 	.word	0x08004c93
 800396c:	08004c9d 	.word	0x08004c9d
 8003970:	00000000 	.word	0x00000000
 8003974:	080036cd 	.word	0x080036cd
 8003978:	08004c99 	.word	0x08004c99

0800397c <_printf_common>:
 800397c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003980:	4616      	mov	r6, r2
 8003982:	4698      	mov	r8, r3
 8003984:	688a      	ldr	r2, [r1, #8]
 8003986:	690b      	ldr	r3, [r1, #16]
 8003988:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800398c:	4293      	cmp	r3, r2
 800398e:	bfb8      	it	lt
 8003990:	4613      	movlt	r3, r2
 8003992:	6033      	str	r3, [r6, #0]
 8003994:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003998:	4607      	mov	r7, r0
 800399a:	460c      	mov	r4, r1
 800399c:	b10a      	cbz	r2, 80039a2 <_printf_common+0x26>
 800399e:	3301      	adds	r3, #1
 80039a0:	6033      	str	r3, [r6, #0]
 80039a2:	6823      	ldr	r3, [r4, #0]
 80039a4:	0699      	lsls	r1, r3, #26
 80039a6:	bf42      	ittt	mi
 80039a8:	6833      	ldrmi	r3, [r6, #0]
 80039aa:	3302      	addmi	r3, #2
 80039ac:	6033      	strmi	r3, [r6, #0]
 80039ae:	6825      	ldr	r5, [r4, #0]
 80039b0:	f015 0506 	ands.w	r5, r5, #6
 80039b4:	d106      	bne.n	80039c4 <_printf_common+0x48>
 80039b6:	f104 0a19 	add.w	sl, r4, #25
 80039ba:	68e3      	ldr	r3, [r4, #12]
 80039bc:	6832      	ldr	r2, [r6, #0]
 80039be:	1a9b      	subs	r3, r3, r2
 80039c0:	42ab      	cmp	r3, r5
 80039c2:	dc26      	bgt.n	8003a12 <_printf_common+0x96>
 80039c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80039c8:	6822      	ldr	r2, [r4, #0]
 80039ca:	3b00      	subs	r3, #0
 80039cc:	bf18      	it	ne
 80039ce:	2301      	movne	r3, #1
 80039d0:	0692      	lsls	r2, r2, #26
 80039d2:	d42b      	bmi.n	8003a2c <_printf_common+0xb0>
 80039d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80039d8:	4641      	mov	r1, r8
 80039da:	4638      	mov	r0, r7
 80039dc:	47c8      	blx	r9
 80039de:	3001      	adds	r0, #1
 80039e0:	d01e      	beq.n	8003a20 <_printf_common+0xa4>
 80039e2:	6823      	ldr	r3, [r4, #0]
 80039e4:	6922      	ldr	r2, [r4, #16]
 80039e6:	f003 0306 	and.w	r3, r3, #6
 80039ea:	2b04      	cmp	r3, #4
 80039ec:	bf02      	ittt	eq
 80039ee:	68e5      	ldreq	r5, [r4, #12]
 80039f0:	6833      	ldreq	r3, [r6, #0]
 80039f2:	1aed      	subeq	r5, r5, r3
 80039f4:	68a3      	ldr	r3, [r4, #8]
 80039f6:	bf0c      	ite	eq
 80039f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80039fc:	2500      	movne	r5, #0
 80039fe:	4293      	cmp	r3, r2
 8003a00:	bfc4      	itt	gt
 8003a02:	1a9b      	subgt	r3, r3, r2
 8003a04:	18ed      	addgt	r5, r5, r3
 8003a06:	2600      	movs	r6, #0
 8003a08:	341a      	adds	r4, #26
 8003a0a:	42b5      	cmp	r5, r6
 8003a0c:	d11a      	bne.n	8003a44 <_printf_common+0xc8>
 8003a0e:	2000      	movs	r0, #0
 8003a10:	e008      	b.n	8003a24 <_printf_common+0xa8>
 8003a12:	2301      	movs	r3, #1
 8003a14:	4652      	mov	r2, sl
 8003a16:	4641      	mov	r1, r8
 8003a18:	4638      	mov	r0, r7
 8003a1a:	47c8      	blx	r9
 8003a1c:	3001      	adds	r0, #1
 8003a1e:	d103      	bne.n	8003a28 <_printf_common+0xac>
 8003a20:	f04f 30ff 	mov.w	r0, #4294967295
 8003a24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a28:	3501      	adds	r5, #1
 8003a2a:	e7c6      	b.n	80039ba <_printf_common+0x3e>
 8003a2c:	18e1      	adds	r1, r4, r3
 8003a2e:	1c5a      	adds	r2, r3, #1
 8003a30:	2030      	movs	r0, #48	@ 0x30
 8003a32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003a36:	4422      	add	r2, r4
 8003a38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003a3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003a40:	3302      	adds	r3, #2
 8003a42:	e7c7      	b.n	80039d4 <_printf_common+0x58>
 8003a44:	2301      	movs	r3, #1
 8003a46:	4622      	mov	r2, r4
 8003a48:	4641      	mov	r1, r8
 8003a4a:	4638      	mov	r0, r7
 8003a4c:	47c8      	blx	r9
 8003a4e:	3001      	adds	r0, #1
 8003a50:	d0e6      	beq.n	8003a20 <_printf_common+0xa4>
 8003a52:	3601      	adds	r6, #1
 8003a54:	e7d9      	b.n	8003a0a <_printf_common+0x8e>
	...

08003a58 <_printf_i>:
 8003a58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a5c:	7e0f      	ldrb	r7, [r1, #24]
 8003a5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003a60:	2f78      	cmp	r7, #120	@ 0x78
 8003a62:	4691      	mov	r9, r2
 8003a64:	4680      	mov	r8, r0
 8003a66:	460c      	mov	r4, r1
 8003a68:	469a      	mov	sl, r3
 8003a6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003a6e:	d807      	bhi.n	8003a80 <_printf_i+0x28>
 8003a70:	2f62      	cmp	r7, #98	@ 0x62
 8003a72:	d80a      	bhi.n	8003a8a <_printf_i+0x32>
 8003a74:	2f00      	cmp	r7, #0
 8003a76:	f000 80d2 	beq.w	8003c1e <_printf_i+0x1c6>
 8003a7a:	2f58      	cmp	r7, #88	@ 0x58
 8003a7c:	f000 80b9 	beq.w	8003bf2 <_printf_i+0x19a>
 8003a80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003a88:	e03a      	b.n	8003b00 <_printf_i+0xa8>
 8003a8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003a8e:	2b15      	cmp	r3, #21
 8003a90:	d8f6      	bhi.n	8003a80 <_printf_i+0x28>
 8003a92:	a101      	add	r1, pc, #4	@ (adr r1, 8003a98 <_printf_i+0x40>)
 8003a94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003a98:	08003af1 	.word	0x08003af1
 8003a9c:	08003b05 	.word	0x08003b05
 8003aa0:	08003a81 	.word	0x08003a81
 8003aa4:	08003a81 	.word	0x08003a81
 8003aa8:	08003a81 	.word	0x08003a81
 8003aac:	08003a81 	.word	0x08003a81
 8003ab0:	08003b05 	.word	0x08003b05
 8003ab4:	08003a81 	.word	0x08003a81
 8003ab8:	08003a81 	.word	0x08003a81
 8003abc:	08003a81 	.word	0x08003a81
 8003ac0:	08003a81 	.word	0x08003a81
 8003ac4:	08003c05 	.word	0x08003c05
 8003ac8:	08003b2f 	.word	0x08003b2f
 8003acc:	08003bbf 	.word	0x08003bbf
 8003ad0:	08003a81 	.word	0x08003a81
 8003ad4:	08003a81 	.word	0x08003a81
 8003ad8:	08003c27 	.word	0x08003c27
 8003adc:	08003a81 	.word	0x08003a81
 8003ae0:	08003b2f 	.word	0x08003b2f
 8003ae4:	08003a81 	.word	0x08003a81
 8003ae8:	08003a81 	.word	0x08003a81
 8003aec:	08003bc7 	.word	0x08003bc7
 8003af0:	6833      	ldr	r3, [r6, #0]
 8003af2:	1d1a      	adds	r2, r3, #4
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	6032      	str	r2, [r6, #0]
 8003af8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003afc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003b00:	2301      	movs	r3, #1
 8003b02:	e09d      	b.n	8003c40 <_printf_i+0x1e8>
 8003b04:	6833      	ldr	r3, [r6, #0]
 8003b06:	6820      	ldr	r0, [r4, #0]
 8003b08:	1d19      	adds	r1, r3, #4
 8003b0a:	6031      	str	r1, [r6, #0]
 8003b0c:	0606      	lsls	r6, r0, #24
 8003b0e:	d501      	bpl.n	8003b14 <_printf_i+0xbc>
 8003b10:	681d      	ldr	r5, [r3, #0]
 8003b12:	e003      	b.n	8003b1c <_printf_i+0xc4>
 8003b14:	0645      	lsls	r5, r0, #25
 8003b16:	d5fb      	bpl.n	8003b10 <_printf_i+0xb8>
 8003b18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003b1c:	2d00      	cmp	r5, #0
 8003b1e:	da03      	bge.n	8003b28 <_printf_i+0xd0>
 8003b20:	232d      	movs	r3, #45	@ 0x2d
 8003b22:	426d      	negs	r5, r5
 8003b24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b28:	4859      	ldr	r0, [pc, #356]	@ (8003c90 <_printf_i+0x238>)
 8003b2a:	230a      	movs	r3, #10
 8003b2c:	e011      	b.n	8003b52 <_printf_i+0xfa>
 8003b2e:	6821      	ldr	r1, [r4, #0]
 8003b30:	6833      	ldr	r3, [r6, #0]
 8003b32:	0608      	lsls	r0, r1, #24
 8003b34:	f853 5b04 	ldr.w	r5, [r3], #4
 8003b38:	d402      	bmi.n	8003b40 <_printf_i+0xe8>
 8003b3a:	0649      	lsls	r1, r1, #25
 8003b3c:	bf48      	it	mi
 8003b3e:	b2ad      	uxthmi	r5, r5
 8003b40:	2f6f      	cmp	r7, #111	@ 0x6f
 8003b42:	4853      	ldr	r0, [pc, #332]	@ (8003c90 <_printf_i+0x238>)
 8003b44:	6033      	str	r3, [r6, #0]
 8003b46:	bf14      	ite	ne
 8003b48:	230a      	movne	r3, #10
 8003b4a:	2308      	moveq	r3, #8
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003b52:	6866      	ldr	r6, [r4, #4]
 8003b54:	60a6      	str	r6, [r4, #8]
 8003b56:	2e00      	cmp	r6, #0
 8003b58:	bfa2      	ittt	ge
 8003b5a:	6821      	ldrge	r1, [r4, #0]
 8003b5c:	f021 0104 	bicge.w	r1, r1, #4
 8003b60:	6021      	strge	r1, [r4, #0]
 8003b62:	b90d      	cbnz	r5, 8003b68 <_printf_i+0x110>
 8003b64:	2e00      	cmp	r6, #0
 8003b66:	d04b      	beq.n	8003c00 <_printf_i+0x1a8>
 8003b68:	4616      	mov	r6, r2
 8003b6a:	fbb5 f1f3 	udiv	r1, r5, r3
 8003b6e:	fb03 5711 	mls	r7, r3, r1, r5
 8003b72:	5dc7      	ldrb	r7, [r0, r7]
 8003b74:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003b78:	462f      	mov	r7, r5
 8003b7a:	42bb      	cmp	r3, r7
 8003b7c:	460d      	mov	r5, r1
 8003b7e:	d9f4      	bls.n	8003b6a <_printf_i+0x112>
 8003b80:	2b08      	cmp	r3, #8
 8003b82:	d10b      	bne.n	8003b9c <_printf_i+0x144>
 8003b84:	6823      	ldr	r3, [r4, #0]
 8003b86:	07df      	lsls	r7, r3, #31
 8003b88:	d508      	bpl.n	8003b9c <_printf_i+0x144>
 8003b8a:	6923      	ldr	r3, [r4, #16]
 8003b8c:	6861      	ldr	r1, [r4, #4]
 8003b8e:	4299      	cmp	r1, r3
 8003b90:	bfde      	ittt	le
 8003b92:	2330      	movle	r3, #48	@ 0x30
 8003b94:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003b98:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003b9c:	1b92      	subs	r2, r2, r6
 8003b9e:	6122      	str	r2, [r4, #16]
 8003ba0:	f8cd a000 	str.w	sl, [sp]
 8003ba4:	464b      	mov	r3, r9
 8003ba6:	aa03      	add	r2, sp, #12
 8003ba8:	4621      	mov	r1, r4
 8003baa:	4640      	mov	r0, r8
 8003bac:	f7ff fee6 	bl	800397c <_printf_common>
 8003bb0:	3001      	adds	r0, #1
 8003bb2:	d14a      	bne.n	8003c4a <_printf_i+0x1f2>
 8003bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb8:	b004      	add	sp, #16
 8003bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bbe:	6823      	ldr	r3, [r4, #0]
 8003bc0:	f043 0320 	orr.w	r3, r3, #32
 8003bc4:	6023      	str	r3, [r4, #0]
 8003bc6:	4833      	ldr	r0, [pc, #204]	@ (8003c94 <_printf_i+0x23c>)
 8003bc8:	2778      	movs	r7, #120	@ 0x78
 8003bca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003bce:	6823      	ldr	r3, [r4, #0]
 8003bd0:	6831      	ldr	r1, [r6, #0]
 8003bd2:	061f      	lsls	r7, r3, #24
 8003bd4:	f851 5b04 	ldr.w	r5, [r1], #4
 8003bd8:	d402      	bmi.n	8003be0 <_printf_i+0x188>
 8003bda:	065f      	lsls	r7, r3, #25
 8003bdc:	bf48      	it	mi
 8003bde:	b2ad      	uxthmi	r5, r5
 8003be0:	6031      	str	r1, [r6, #0]
 8003be2:	07d9      	lsls	r1, r3, #31
 8003be4:	bf44      	itt	mi
 8003be6:	f043 0320 	orrmi.w	r3, r3, #32
 8003bea:	6023      	strmi	r3, [r4, #0]
 8003bec:	b11d      	cbz	r5, 8003bf6 <_printf_i+0x19e>
 8003bee:	2310      	movs	r3, #16
 8003bf0:	e7ac      	b.n	8003b4c <_printf_i+0xf4>
 8003bf2:	4827      	ldr	r0, [pc, #156]	@ (8003c90 <_printf_i+0x238>)
 8003bf4:	e7e9      	b.n	8003bca <_printf_i+0x172>
 8003bf6:	6823      	ldr	r3, [r4, #0]
 8003bf8:	f023 0320 	bic.w	r3, r3, #32
 8003bfc:	6023      	str	r3, [r4, #0]
 8003bfe:	e7f6      	b.n	8003bee <_printf_i+0x196>
 8003c00:	4616      	mov	r6, r2
 8003c02:	e7bd      	b.n	8003b80 <_printf_i+0x128>
 8003c04:	6833      	ldr	r3, [r6, #0]
 8003c06:	6825      	ldr	r5, [r4, #0]
 8003c08:	6961      	ldr	r1, [r4, #20]
 8003c0a:	1d18      	adds	r0, r3, #4
 8003c0c:	6030      	str	r0, [r6, #0]
 8003c0e:	062e      	lsls	r6, r5, #24
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	d501      	bpl.n	8003c18 <_printf_i+0x1c0>
 8003c14:	6019      	str	r1, [r3, #0]
 8003c16:	e002      	b.n	8003c1e <_printf_i+0x1c6>
 8003c18:	0668      	lsls	r0, r5, #25
 8003c1a:	d5fb      	bpl.n	8003c14 <_printf_i+0x1bc>
 8003c1c:	8019      	strh	r1, [r3, #0]
 8003c1e:	2300      	movs	r3, #0
 8003c20:	6123      	str	r3, [r4, #16]
 8003c22:	4616      	mov	r6, r2
 8003c24:	e7bc      	b.n	8003ba0 <_printf_i+0x148>
 8003c26:	6833      	ldr	r3, [r6, #0]
 8003c28:	1d1a      	adds	r2, r3, #4
 8003c2a:	6032      	str	r2, [r6, #0]
 8003c2c:	681e      	ldr	r6, [r3, #0]
 8003c2e:	6862      	ldr	r2, [r4, #4]
 8003c30:	2100      	movs	r1, #0
 8003c32:	4630      	mov	r0, r6
 8003c34:	f7fc facc 	bl	80001d0 <memchr>
 8003c38:	b108      	cbz	r0, 8003c3e <_printf_i+0x1e6>
 8003c3a:	1b80      	subs	r0, r0, r6
 8003c3c:	6060      	str	r0, [r4, #4]
 8003c3e:	6863      	ldr	r3, [r4, #4]
 8003c40:	6123      	str	r3, [r4, #16]
 8003c42:	2300      	movs	r3, #0
 8003c44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c48:	e7aa      	b.n	8003ba0 <_printf_i+0x148>
 8003c4a:	6923      	ldr	r3, [r4, #16]
 8003c4c:	4632      	mov	r2, r6
 8003c4e:	4649      	mov	r1, r9
 8003c50:	4640      	mov	r0, r8
 8003c52:	47d0      	blx	sl
 8003c54:	3001      	adds	r0, #1
 8003c56:	d0ad      	beq.n	8003bb4 <_printf_i+0x15c>
 8003c58:	6823      	ldr	r3, [r4, #0]
 8003c5a:	079b      	lsls	r3, r3, #30
 8003c5c:	d413      	bmi.n	8003c86 <_printf_i+0x22e>
 8003c5e:	68e0      	ldr	r0, [r4, #12]
 8003c60:	9b03      	ldr	r3, [sp, #12]
 8003c62:	4298      	cmp	r0, r3
 8003c64:	bfb8      	it	lt
 8003c66:	4618      	movlt	r0, r3
 8003c68:	e7a6      	b.n	8003bb8 <_printf_i+0x160>
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	4632      	mov	r2, r6
 8003c6e:	4649      	mov	r1, r9
 8003c70:	4640      	mov	r0, r8
 8003c72:	47d0      	blx	sl
 8003c74:	3001      	adds	r0, #1
 8003c76:	d09d      	beq.n	8003bb4 <_printf_i+0x15c>
 8003c78:	3501      	adds	r5, #1
 8003c7a:	68e3      	ldr	r3, [r4, #12]
 8003c7c:	9903      	ldr	r1, [sp, #12]
 8003c7e:	1a5b      	subs	r3, r3, r1
 8003c80:	42ab      	cmp	r3, r5
 8003c82:	dcf2      	bgt.n	8003c6a <_printf_i+0x212>
 8003c84:	e7eb      	b.n	8003c5e <_printf_i+0x206>
 8003c86:	2500      	movs	r5, #0
 8003c88:	f104 0619 	add.w	r6, r4, #25
 8003c8c:	e7f5      	b.n	8003c7a <_printf_i+0x222>
 8003c8e:	bf00      	nop
 8003c90:	08004ca4 	.word	0x08004ca4
 8003c94:	08004cb5 	.word	0x08004cb5

08003c98 <memmove>:
 8003c98:	4288      	cmp	r0, r1
 8003c9a:	b510      	push	{r4, lr}
 8003c9c:	eb01 0402 	add.w	r4, r1, r2
 8003ca0:	d902      	bls.n	8003ca8 <memmove+0x10>
 8003ca2:	4284      	cmp	r4, r0
 8003ca4:	4623      	mov	r3, r4
 8003ca6:	d807      	bhi.n	8003cb8 <memmove+0x20>
 8003ca8:	1e43      	subs	r3, r0, #1
 8003caa:	42a1      	cmp	r1, r4
 8003cac:	d008      	beq.n	8003cc0 <memmove+0x28>
 8003cae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003cb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003cb6:	e7f8      	b.n	8003caa <memmove+0x12>
 8003cb8:	4402      	add	r2, r0
 8003cba:	4601      	mov	r1, r0
 8003cbc:	428a      	cmp	r2, r1
 8003cbe:	d100      	bne.n	8003cc2 <memmove+0x2a>
 8003cc0:	bd10      	pop	{r4, pc}
 8003cc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003cc6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003cca:	e7f7      	b.n	8003cbc <memmove+0x24>

08003ccc <_sbrk_r>:
 8003ccc:	b538      	push	{r3, r4, r5, lr}
 8003cce:	4d06      	ldr	r5, [pc, #24]	@ (8003ce8 <_sbrk_r+0x1c>)
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	4604      	mov	r4, r0
 8003cd4:	4608      	mov	r0, r1
 8003cd6:	602b      	str	r3, [r5, #0]
 8003cd8:	f7fd ff5e 	bl	8001b98 <_sbrk>
 8003cdc:	1c43      	adds	r3, r0, #1
 8003cde:	d102      	bne.n	8003ce6 <_sbrk_r+0x1a>
 8003ce0:	682b      	ldr	r3, [r5, #0]
 8003ce2:	b103      	cbz	r3, 8003ce6 <_sbrk_r+0x1a>
 8003ce4:	6023      	str	r3, [r4, #0]
 8003ce6:	bd38      	pop	{r3, r4, r5, pc}
 8003ce8:	2000026c 	.word	0x2000026c

08003cec <memcpy>:
 8003cec:	440a      	add	r2, r1
 8003cee:	4291      	cmp	r1, r2
 8003cf0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003cf4:	d100      	bne.n	8003cf8 <memcpy+0xc>
 8003cf6:	4770      	bx	lr
 8003cf8:	b510      	push	{r4, lr}
 8003cfa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003cfe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003d02:	4291      	cmp	r1, r2
 8003d04:	d1f9      	bne.n	8003cfa <memcpy+0xe>
 8003d06:	bd10      	pop	{r4, pc}

08003d08 <_realloc_r>:
 8003d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d0c:	4680      	mov	r8, r0
 8003d0e:	4615      	mov	r5, r2
 8003d10:	460c      	mov	r4, r1
 8003d12:	b921      	cbnz	r1, 8003d1e <_realloc_r+0x16>
 8003d14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d18:	4611      	mov	r1, r2
 8003d1a:	f7ff bc4b 	b.w	80035b4 <_malloc_r>
 8003d1e:	b92a      	cbnz	r2, 8003d2c <_realloc_r+0x24>
 8003d20:	f7ff fbdc 	bl	80034dc <_free_r>
 8003d24:	2400      	movs	r4, #0
 8003d26:	4620      	mov	r0, r4
 8003d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d2c:	f000 f81a 	bl	8003d64 <_malloc_usable_size_r>
 8003d30:	4285      	cmp	r5, r0
 8003d32:	4606      	mov	r6, r0
 8003d34:	d802      	bhi.n	8003d3c <_realloc_r+0x34>
 8003d36:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003d3a:	d8f4      	bhi.n	8003d26 <_realloc_r+0x1e>
 8003d3c:	4629      	mov	r1, r5
 8003d3e:	4640      	mov	r0, r8
 8003d40:	f7ff fc38 	bl	80035b4 <_malloc_r>
 8003d44:	4607      	mov	r7, r0
 8003d46:	2800      	cmp	r0, #0
 8003d48:	d0ec      	beq.n	8003d24 <_realloc_r+0x1c>
 8003d4a:	42b5      	cmp	r5, r6
 8003d4c:	462a      	mov	r2, r5
 8003d4e:	4621      	mov	r1, r4
 8003d50:	bf28      	it	cs
 8003d52:	4632      	movcs	r2, r6
 8003d54:	f7ff ffca 	bl	8003cec <memcpy>
 8003d58:	4621      	mov	r1, r4
 8003d5a:	4640      	mov	r0, r8
 8003d5c:	f7ff fbbe 	bl	80034dc <_free_r>
 8003d60:	463c      	mov	r4, r7
 8003d62:	e7e0      	b.n	8003d26 <_realloc_r+0x1e>

08003d64 <_malloc_usable_size_r>:
 8003d64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d68:	1f18      	subs	r0, r3, #4
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	bfbc      	itt	lt
 8003d6e:	580b      	ldrlt	r3, [r1, r0]
 8003d70:	18c0      	addlt	r0, r0, r3
 8003d72:	4770      	bx	lr

08003d74 <pow>:
 8003d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d76:	ed2d 8b02 	vpush	{d8}
 8003d7a:	eeb0 8a40 	vmov.f32	s16, s0
 8003d7e:	eef0 8a60 	vmov.f32	s17, s1
 8003d82:	ec55 4b11 	vmov	r4, r5, d1
 8003d86:	f000 f873 	bl	8003e70 <__ieee754_pow>
 8003d8a:	4622      	mov	r2, r4
 8003d8c:	462b      	mov	r3, r5
 8003d8e:	4620      	mov	r0, r4
 8003d90:	4629      	mov	r1, r5
 8003d92:	ec57 6b10 	vmov	r6, r7, d0
 8003d96:	f7fc fec1 	bl	8000b1c <__aeabi_dcmpun>
 8003d9a:	2800      	cmp	r0, #0
 8003d9c:	d13b      	bne.n	8003e16 <pow+0xa2>
 8003d9e:	ec51 0b18 	vmov	r0, r1, d8
 8003da2:	2200      	movs	r2, #0
 8003da4:	2300      	movs	r3, #0
 8003da6:	f7fc fe87 	bl	8000ab8 <__aeabi_dcmpeq>
 8003daa:	b1b8      	cbz	r0, 8003ddc <pow+0x68>
 8003dac:	2200      	movs	r2, #0
 8003dae:	2300      	movs	r3, #0
 8003db0:	4620      	mov	r0, r4
 8003db2:	4629      	mov	r1, r5
 8003db4:	f7fc fe80 	bl	8000ab8 <__aeabi_dcmpeq>
 8003db8:	2800      	cmp	r0, #0
 8003dba:	d146      	bne.n	8003e4a <pow+0xd6>
 8003dbc:	ec45 4b10 	vmov	d0, r4, r5
 8003dc0:	f000 f848 	bl	8003e54 <finite>
 8003dc4:	b338      	cbz	r0, 8003e16 <pow+0xa2>
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	2300      	movs	r3, #0
 8003dca:	4620      	mov	r0, r4
 8003dcc:	4629      	mov	r1, r5
 8003dce:	f7fc fe7d 	bl	8000acc <__aeabi_dcmplt>
 8003dd2:	b300      	cbz	r0, 8003e16 <pow+0xa2>
 8003dd4:	f7ff fb56 	bl	8003484 <__errno>
 8003dd8:	2322      	movs	r3, #34	@ 0x22
 8003dda:	e01b      	b.n	8003e14 <pow+0xa0>
 8003ddc:	ec47 6b10 	vmov	d0, r6, r7
 8003de0:	f000 f838 	bl	8003e54 <finite>
 8003de4:	b9e0      	cbnz	r0, 8003e20 <pow+0xac>
 8003de6:	eeb0 0a48 	vmov.f32	s0, s16
 8003dea:	eef0 0a68 	vmov.f32	s1, s17
 8003dee:	f000 f831 	bl	8003e54 <finite>
 8003df2:	b1a8      	cbz	r0, 8003e20 <pow+0xac>
 8003df4:	ec45 4b10 	vmov	d0, r4, r5
 8003df8:	f000 f82c 	bl	8003e54 <finite>
 8003dfc:	b180      	cbz	r0, 8003e20 <pow+0xac>
 8003dfe:	4632      	mov	r2, r6
 8003e00:	463b      	mov	r3, r7
 8003e02:	4630      	mov	r0, r6
 8003e04:	4639      	mov	r1, r7
 8003e06:	f7fc fe89 	bl	8000b1c <__aeabi_dcmpun>
 8003e0a:	2800      	cmp	r0, #0
 8003e0c:	d0e2      	beq.n	8003dd4 <pow+0x60>
 8003e0e:	f7ff fb39 	bl	8003484 <__errno>
 8003e12:	2321      	movs	r3, #33	@ 0x21
 8003e14:	6003      	str	r3, [r0, #0]
 8003e16:	ecbd 8b02 	vpop	{d8}
 8003e1a:	ec47 6b10 	vmov	d0, r6, r7
 8003e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e20:	2200      	movs	r2, #0
 8003e22:	2300      	movs	r3, #0
 8003e24:	4630      	mov	r0, r6
 8003e26:	4639      	mov	r1, r7
 8003e28:	f7fc fe46 	bl	8000ab8 <__aeabi_dcmpeq>
 8003e2c:	2800      	cmp	r0, #0
 8003e2e:	d0f2      	beq.n	8003e16 <pow+0xa2>
 8003e30:	eeb0 0a48 	vmov.f32	s0, s16
 8003e34:	eef0 0a68 	vmov.f32	s1, s17
 8003e38:	f000 f80c 	bl	8003e54 <finite>
 8003e3c:	2800      	cmp	r0, #0
 8003e3e:	d0ea      	beq.n	8003e16 <pow+0xa2>
 8003e40:	ec45 4b10 	vmov	d0, r4, r5
 8003e44:	f000 f806 	bl	8003e54 <finite>
 8003e48:	e7c3      	b.n	8003dd2 <pow+0x5e>
 8003e4a:	4f01      	ldr	r7, [pc, #4]	@ (8003e50 <pow+0xdc>)
 8003e4c:	2600      	movs	r6, #0
 8003e4e:	e7e2      	b.n	8003e16 <pow+0xa2>
 8003e50:	3ff00000 	.word	0x3ff00000

08003e54 <finite>:
 8003e54:	b082      	sub	sp, #8
 8003e56:	ed8d 0b00 	vstr	d0, [sp]
 8003e5a:	9801      	ldr	r0, [sp, #4]
 8003e5c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8003e60:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8003e64:	0fc0      	lsrs	r0, r0, #31
 8003e66:	b002      	add	sp, #8
 8003e68:	4770      	bx	lr
 8003e6a:	0000      	movs	r0, r0
 8003e6c:	0000      	movs	r0, r0
	...

08003e70 <__ieee754_pow>:
 8003e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e74:	b091      	sub	sp, #68	@ 0x44
 8003e76:	ed8d 1b00 	vstr	d1, [sp]
 8003e7a:	e9dd 1900 	ldrd	r1, r9, [sp]
 8003e7e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8003e82:	ea5a 0001 	orrs.w	r0, sl, r1
 8003e86:	ec57 6b10 	vmov	r6, r7, d0
 8003e8a:	d113      	bne.n	8003eb4 <__ieee754_pow+0x44>
 8003e8c:	19b3      	adds	r3, r6, r6
 8003e8e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8003e92:	4152      	adcs	r2, r2
 8003e94:	4298      	cmp	r0, r3
 8003e96:	4b98      	ldr	r3, [pc, #608]	@ (80040f8 <__ieee754_pow+0x288>)
 8003e98:	4193      	sbcs	r3, r2
 8003e9a:	f080 84ea 	bcs.w	8004872 <__ieee754_pow+0xa02>
 8003e9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003ea2:	4630      	mov	r0, r6
 8003ea4:	4639      	mov	r1, r7
 8003ea6:	f7fc f9e9 	bl	800027c <__adddf3>
 8003eaa:	ec41 0b10 	vmov	d0, r0, r1
 8003eae:	b011      	add	sp, #68	@ 0x44
 8003eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eb4:	4a91      	ldr	r2, [pc, #580]	@ (80040fc <__ieee754_pow+0x28c>)
 8003eb6:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003eba:	4590      	cmp	r8, r2
 8003ebc:	463d      	mov	r5, r7
 8003ebe:	4633      	mov	r3, r6
 8003ec0:	d806      	bhi.n	8003ed0 <__ieee754_pow+0x60>
 8003ec2:	d101      	bne.n	8003ec8 <__ieee754_pow+0x58>
 8003ec4:	2e00      	cmp	r6, #0
 8003ec6:	d1ea      	bne.n	8003e9e <__ieee754_pow+0x2e>
 8003ec8:	4592      	cmp	sl, r2
 8003eca:	d801      	bhi.n	8003ed0 <__ieee754_pow+0x60>
 8003ecc:	d10e      	bne.n	8003eec <__ieee754_pow+0x7c>
 8003ece:	b169      	cbz	r1, 8003eec <__ieee754_pow+0x7c>
 8003ed0:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8003ed4:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8003ed8:	431d      	orrs	r5, r3
 8003eda:	d1e0      	bne.n	8003e9e <__ieee754_pow+0x2e>
 8003edc:	e9dd 3200 	ldrd	r3, r2, [sp]
 8003ee0:	18db      	adds	r3, r3, r3
 8003ee2:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8003ee6:	4152      	adcs	r2, r2
 8003ee8:	429d      	cmp	r5, r3
 8003eea:	e7d4      	b.n	8003e96 <__ieee754_pow+0x26>
 8003eec:	2d00      	cmp	r5, #0
 8003eee:	46c3      	mov	fp, r8
 8003ef0:	da3a      	bge.n	8003f68 <__ieee754_pow+0xf8>
 8003ef2:	4a83      	ldr	r2, [pc, #524]	@ (8004100 <__ieee754_pow+0x290>)
 8003ef4:	4592      	cmp	sl, r2
 8003ef6:	d84d      	bhi.n	8003f94 <__ieee754_pow+0x124>
 8003ef8:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8003efc:	4592      	cmp	sl, r2
 8003efe:	f240 84c7 	bls.w	8004890 <__ieee754_pow+0xa20>
 8003f02:	ea4f 522a 	mov.w	r2, sl, asr #20
 8003f06:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8003f0a:	2a14      	cmp	r2, #20
 8003f0c:	dd0f      	ble.n	8003f2e <__ieee754_pow+0xbe>
 8003f0e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8003f12:	fa21 f402 	lsr.w	r4, r1, r2
 8003f16:	fa04 f202 	lsl.w	r2, r4, r2
 8003f1a:	428a      	cmp	r2, r1
 8003f1c:	f040 84b8 	bne.w	8004890 <__ieee754_pow+0xa20>
 8003f20:	f004 0401 	and.w	r4, r4, #1
 8003f24:	f1c4 0402 	rsb	r4, r4, #2
 8003f28:	2900      	cmp	r1, #0
 8003f2a:	d158      	bne.n	8003fde <__ieee754_pow+0x16e>
 8003f2c:	e00e      	b.n	8003f4c <__ieee754_pow+0xdc>
 8003f2e:	2900      	cmp	r1, #0
 8003f30:	d154      	bne.n	8003fdc <__ieee754_pow+0x16c>
 8003f32:	f1c2 0214 	rsb	r2, r2, #20
 8003f36:	fa4a f402 	asr.w	r4, sl, r2
 8003f3a:	fa04 f202 	lsl.w	r2, r4, r2
 8003f3e:	4552      	cmp	r2, sl
 8003f40:	f040 84a3 	bne.w	800488a <__ieee754_pow+0xa1a>
 8003f44:	f004 0401 	and.w	r4, r4, #1
 8003f48:	f1c4 0402 	rsb	r4, r4, #2
 8003f4c:	4a6d      	ldr	r2, [pc, #436]	@ (8004104 <__ieee754_pow+0x294>)
 8003f4e:	4592      	cmp	sl, r2
 8003f50:	d12e      	bne.n	8003fb0 <__ieee754_pow+0x140>
 8003f52:	f1b9 0f00 	cmp.w	r9, #0
 8003f56:	f280 8494 	bge.w	8004882 <__ieee754_pow+0xa12>
 8003f5a:	496a      	ldr	r1, [pc, #424]	@ (8004104 <__ieee754_pow+0x294>)
 8003f5c:	4632      	mov	r2, r6
 8003f5e:	463b      	mov	r3, r7
 8003f60:	2000      	movs	r0, #0
 8003f62:	f7fc fc6b 	bl	800083c <__aeabi_ddiv>
 8003f66:	e7a0      	b.n	8003eaa <__ieee754_pow+0x3a>
 8003f68:	2400      	movs	r4, #0
 8003f6a:	bbc1      	cbnz	r1, 8003fde <__ieee754_pow+0x16e>
 8003f6c:	4a63      	ldr	r2, [pc, #396]	@ (80040fc <__ieee754_pow+0x28c>)
 8003f6e:	4592      	cmp	sl, r2
 8003f70:	d1ec      	bne.n	8003f4c <__ieee754_pow+0xdc>
 8003f72:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8003f76:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8003f7a:	431a      	orrs	r2, r3
 8003f7c:	f000 8479 	beq.w	8004872 <__ieee754_pow+0xa02>
 8003f80:	4b61      	ldr	r3, [pc, #388]	@ (8004108 <__ieee754_pow+0x298>)
 8003f82:	4598      	cmp	r8, r3
 8003f84:	d908      	bls.n	8003f98 <__ieee754_pow+0x128>
 8003f86:	f1b9 0f00 	cmp.w	r9, #0
 8003f8a:	f2c0 8476 	blt.w	800487a <__ieee754_pow+0xa0a>
 8003f8e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f92:	e78a      	b.n	8003eaa <__ieee754_pow+0x3a>
 8003f94:	2402      	movs	r4, #2
 8003f96:	e7e8      	b.n	8003f6a <__ieee754_pow+0xfa>
 8003f98:	f1b9 0f00 	cmp.w	r9, #0
 8003f9c:	f04f 0000 	mov.w	r0, #0
 8003fa0:	f04f 0100 	mov.w	r1, #0
 8003fa4:	da81      	bge.n	8003eaa <__ieee754_pow+0x3a>
 8003fa6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8003faa:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8003fae:	e77c      	b.n	8003eaa <__ieee754_pow+0x3a>
 8003fb0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8003fb4:	d106      	bne.n	8003fc4 <__ieee754_pow+0x154>
 8003fb6:	4632      	mov	r2, r6
 8003fb8:	463b      	mov	r3, r7
 8003fba:	4630      	mov	r0, r6
 8003fbc:	4639      	mov	r1, r7
 8003fbe:	f7fc fb13 	bl	80005e8 <__aeabi_dmul>
 8003fc2:	e772      	b.n	8003eaa <__ieee754_pow+0x3a>
 8003fc4:	4a51      	ldr	r2, [pc, #324]	@ (800410c <__ieee754_pow+0x29c>)
 8003fc6:	4591      	cmp	r9, r2
 8003fc8:	d109      	bne.n	8003fde <__ieee754_pow+0x16e>
 8003fca:	2d00      	cmp	r5, #0
 8003fcc:	db07      	blt.n	8003fde <__ieee754_pow+0x16e>
 8003fce:	ec47 6b10 	vmov	d0, r6, r7
 8003fd2:	b011      	add	sp, #68	@ 0x44
 8003fd4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fd8:	f000 bd52 	b.w	8004a80 <__ieee754_sqrt>
 8003fdc:	2400      	movs	r4, #0
 8003fde:	ec47 6b10 	vmov	d0, r6, r7
 8003fe2:	9302      	str	r3, [sp, #8]
 8003fe4:	f000 fc88 	bl	80048f8 <fabs>
 8003fe8:	9b02      	ldr	r3, [sp, #8]
 8003fea:	ec51 0b10 	vmov	r0, r1, d0
 8003fee:	bb53      	cbnz	r3, 8004046 <__ieee754_pow+0x1d6>
 8003ff0:	4b44      	ldr	r3, [pc, #272]	@ (8004104 <__ieee754_pow+0x294>)
 8003ff2:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d002      	beq.n	8004000 <__ieee754_pow+0x190>
 8003ffa:	f1b8 0f00 	cmp.w	r8, #0
 8003ffe:	d122      	bne.n	8004046 <__ieee754_pow+0x1d6>
 8004000:	f1b9 0f00 	cmp.w	r9, #0
 8004004:	da05      	bge.n	8004012 <__ieee754_pow+0x1a2>
 8004006:	4602      	mov	r2, r0
 8004008:	460b      	mov	r3, r1
 800400a:	2000      	movs	r0, #0
 800400c:	493d      	ldr	r1, [pc, #244]	@ (8004104 <__ieee754_pow+0x294>)
 800400e:	f7fc fc15 	bl	800083c <__aeabi_ddiv>
 8004012:	2d00      	cmp	r5, #0
 8004014:	f6bf af49 	bge.w	8003eaa <__ieee754_pow+0x3a>
 8004018:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800401c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8004020:	ea58 0804 	orrs.w	r8, r8, r4
 8004024:	d108      	bne.n	8004038 <__ieee754_pow+0x1c8>
 8004026:	4602      	mov	r2, r0
 8004028:	460b      	mov	r3, r1
 800402a:	4610      	mov	r0, r2
 800402c:	4619      	mov	r1, r3
 800402e:	f7fc f923 	bl	8000278 <__aeabi_dsub>
 8004032:	4602      	mov	r2, r0
 8004034:	460b      	mov	r3, r1
 8004036:	e794      	b.n	8003f62 <__ieee754_pow+0xf2>
 8004038:	2c01      	cmp	r4, #1
 800403a:	f47f af36 	bne.w	8003eaa <__ieee754_pow+0x3a>
 800403e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004042:	4619      	mov	r1, r3
 8004044:	e731      	b.n	8003eaa <__ieee754_pow+0x3a>
 8004046:	0feb      	lsrs	r3, r5, #31
 8004048:	3b01      	subs	r3, #1
 800404a:	ea53 0204 	orrs.w	r2, r3, r4
 800404e:	d102      	bne.n	8004056 <__ieee754_pow+0x1e6>
 8004050:	4632      	mov	r2, r6
 8004052:	463b      	mov	r3, r7
 8004054:	e7e9      	b.n	800402a <__ieee754_pow+0x1ba>
 8004056:	3c01      	subs	r4, #1
 8004058:	431c      	orrs	r4, r3
 800405a:	d016      	beq.n	800408a <__ieee754_pow+0x21a>
 800405c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 80040e8 <__ieee754_pow+0x278>
 8004060:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8004064:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004068:	f240 8112 	bls.w	8004290 <__ieee754_pow+0x420>
 800406c:	4b28      	ldr	r3, [pc, #160]	@ (8004110 <__ieee754_pow+0x2a0>)
 800406e:	459a      	cmp	sl, r3
 8004070:	4b25      	ldr	r3, [pc, #148]	@ (8004108 <__ieee754_pow+0x298>)
 8004072:	d916      	bls.n	80040a2 <__ieee754_pow+0x232>
 8004074:	4598      	cmp	r8, r3
 8004076:	d80b      	bhi.n	8004090 <__ieee754_pow+0x220>
 8004078:	f1b9 0f00 	cmp.w	r9, #0
 800407c:	da0b      	bge.n	8004096 <__ieee754_pow+0x226>
 800407e:	2000      	movs	r0, #0
 8004080:	b011      	add	sp, #68	@ 0x44
 8004082:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004086:	f000 bcf3 	b.w	8004a70 <__math_oflow>
 800408a:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 80040f0 <__ieee754_pow+0x280>
 800408e:	e7e7      	b.n	8004060 <__ieee754_pow+0x1f0>
 8004090:	f1b9 0f00 	cmp.w	r9, #0
 8004094:	dcf3      	bgt.n	800407e <__ieee754_pow+0x20e>
 8004096:	2000      	movs	r0, #0
 8004098:	b011      	add	sp, #68	@ 0x44
 800409a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800409e:	f000 bcdf 	b.w	8004a60 <__math_uflow>
 80040a2:	4598      	cmp	r8, r3
 80040a4:	d20c      	bcs.n	80040c0 <__ieee754_pow+0x250>
 80040a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80040aa:	2200      	movs	r2, #0
 80040ac:	2300      	movs	r3, #0
 80040ae:	f7fc fd0d 	bl	8000acc <__aeabi_dcmplt>
 80040b2:	3800      	subs	r0, #0
 80040b4:	bf18      	it	ne
 80040b6:	2001      	movne	r0, #1
 80040b8:	f1b9 0f00 	cmp.w	r9, #0
 80040bc:	daec      	bge.n	8004098 <__ieee754_pow+0x228>
 80040be:	e7df      	b.n	8004080 <__ieee754_pow+0x210>
 80040c0:	4b10      	ldr	r3, [pc, #64]	@ (8004104 <__ieee754_pow+0x294>)
 80040c2:	4598      	cmp	r8, r3
 80040c4:	f04f 0200 	mov.w	r2, #0
 80040c8:	d924      	bls.n	8004114 <__ieee754_pow+0x2a4>
 80040ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80040ce:	2300      	movs	r3, #0
 80040d0:	f7fc fcfc 	bl	8000acc <__aeabi_dcmplt>
 80040d4:	3800      	subs	r0, #0
 80040d6:	bf18      	it	ne
 80040d8:	2001      	movne	r0, #1
 80040da:	f1b9 0f00 	cmp.w	r9, #0
 80040de:	dccf      	bgt.n	8004080 <__ieee754_pow+0x210>
 80040e0:	e7da      	b.n	8004098 <__ieee754_pow+0x228>
 80040e2:	bf00      	nop
 80040e4:	f3af 8000 	nop.w
 80040e8:	00000000 	.word	0x00000000
 80040ec:	3ff00000 	.word	0x3ff00000
 80040f0:	00000000 	.word	0x00000000
 80040f4:	bff00000 	.word	0xbff00000
 80040f8:	fff00000 	.word	0xfff00000
 80040fc:	7ff00000 	.word	0x7ff00000
 8004100:	433fffff 	.word	0x433fffff
 8004104:	3ff00000 	.word	0x3ff00000
 8004108:	3fefffff 	.word	0x3fefffff
 800410c:	3fe00000 	.word	0x3fe00000
 8004110:	43f00000 	.word	0x43f00000
 8004114:	4b5a      	ldr	r3, [pc, #360]	@ (8004280 <__ieee754_pow+0x410>)
 8004116:	f7fc f8af 	bl	8000278 <__aeabi_dsub>
 800411a:	a351      	add	r3, pc, #324	@ (adr r3, 8004260 <__ieee754_pow+0x3f0>)
 800411c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004120:	4604      	mov	r4, r0
 8004122:	460d      	mov	r5, r1
 8004124:	f7fc fa60 	bl	80005e8 <__aeabi_dmul>
 8004128:	a34f      	add	r3, pc, #316	@ (adr r3, 8004268 <__ieee754_pow+0x3f8>)
 800412a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800412e:	4606      	mov	r6, r0
 8004130:	460f      	mov	r7, r1
 8004132:	4620      	mov	r0, r4
 8004134:	4629      	mov	r1, r5
 8004136:	f7fc fa57 	bl	80005e8 <__aeabi_dmul>
 800413a:	4b52      	ldr	r3, [pc, #328]	@ (8004284 <__ieee754_pow+0x414>)
 800413c:	4682      	mov	sl, r0
 800413e:	468b      	mov	fp, r1
 8004140:	2200      	movs	r2, #0
 8004142:	4620      	mov	r0, r4
 8004144:	4629      	mov	r1, r5
 8004146:	f7fc fa4f 	bl	80005e8 <__aeabi_dmul>
 800414a:	4602      	mov	r2, r0
 800414c:	460b      	mov	r3, r1
 800414e:	a148      	add	r1, pc, #288	@ (adr r1, 8004270 <__ieee754_pow+0x400>)
 8004150:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004154:	f7fc f890 	bl	8000278 <__aeabi_dsub>
 8004158:	4622      	mov	r2, r4
 800415a:	462b      	mov	r3, r5
 800415c:	f7fc fa44 	bl	80005e8 <__aeabi_dmul>
 8004160:	4602      	mov	r2, r0
 8004162:	460b      	mov	r3, r1
 8004164:	2000      	movs	r0, #0
 8004166:	4948      	ldr	r1, [pc, #288]	@ (8004288 <__ieee754_pow+0x418>)
 8004168:	f7fc f886 	bl	8000278 <__aeabi_dsub>
 800416c:	4622      	mov	r2, r4
 800416e:	4680      	mov	r8, r0
 8004170:	4689      	mov	r9, r1
 8004172:	462b      	mov	r3, r5
 8004174:	4620      	mov	r0, r4
 8004176:	4629      	mov	r1, r5
 8004178:	f7fc fa36 	bl	80005e8 <__aeabi_dmul>
 800417c:	4602      	mov	r2, r0
 800417e:	460b      	mov	r3, r1
 8004180:	4640      	mov	r0, r8
 8004182:	4649      	mov	r1, r9
 8004184:	f7fc fa30 	bl	80005e8 <__aeabi_dmul>
 8004188:	a33b      	add	r3, pc, #236	@ (adr r3, 8004278 <__ieee754_pow+0x408>)
 800418a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800418e:	f7fc fa2b 	bl	80005e8 <__aeabi_dmul>
 8004192:	4602      	mov	r2, r0
 8004194:	460b      	mov	r3, r1
 8004196:	4650      	mov	r0, sl
 8004198:	4659      	mov	r1, fp
 800419a:	f7fc f86d 	bl	8000278 <__aeabi_dsub>
 800419e:	4602      	mov	r2, r0
 80041a0:	460b      	mov	r3, r1
 80041a2:	4680      	mov	r8, r0
 80041a4:	4689      	mov	r9, r1
 80041a6:	4630      	mov	r0, r6
 80041a8:	4639      	mov	r1, r7
 80041aa:	f7fc f867 	bl	800027c <__adddf3>
 80041ae:	2400      	movs	r4, #0
 80041b0:	4632      	mov	r2, r6
 80041b2:	463b      	mov	r3, r7
 80041b4:	4620      	mov	r0, r4
 80041b6:	460d      	mov	r5, r1
 80041b8:	f7fc f85e 	bl	8000278 <__aeabi_dsub>
 80041bc:	4602      	mov	r2, r0
 80041be:	460b      	mov	r3, r1
 80041c0:	4640      	mov	r0, r8
 80041c2:	4649      	mov	r1, r9
 80041c4:	f7fc f858 	bl	8000278 <__aeabi_dsub>
 80041c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80041cc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80041d0:	2300      	movs	r3, #0
 80041d2:	9304      	str	r3, [sp, #16]
 80041d4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80041d8:	4606      	mov	r6, r0
 80041da:	460f      	mov	r7, r1
 80041dc:	4652      	mov	r2, sl
 80041de:	465b      	mov	r3, fp
 80041e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80041e4:	f7fc f848 	bl	8000278 <__aeabi_dsub>
 80041e8:	4622      	mov	r2, r4
 80041ea:	462b      	mov	r3, r5
 80041ec:	f7fc f9fc 	bl	80005e8 <__aeabi_dmul>
 80041f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80041f4:	4680      	mov	r8, r0
 80041f6:	4689      	mov	r9, r1
 80041f8:	4630      	mov	r0, r6
 80041fa:	4639      	mov	r1, r7
 80041fc:	f7fc f9f4 	bl	80005e8 <__aeabi_dmul>
 8004200:	4602      	mov	r2, r0
 8004202:	460b      	mov	r3, r1
 8004204:	4640      	mov	r0, r8
 8004206:	4649      	mov	r1, r9
 8004208:	f7fc f838 	bl	800027c <__adddf3>
 800420c:	4652      	mov	r2, sl
 800420e:	465b      	mov	r3, fp
 8004210:	4606      	mov	r6, r0
 8004212:	460f      	mov	r7, r1
 8004214:	4620      	mov	r0, r4
 8004216:	4629      	mov	r1, r5
 8004218:	f7fc f9e6 	bl	80005e8 <__aeabi_dmul>
 800421c:	460b      	mov	r3, r1
 800421e:	4602      	mov	r2, r0
 8004220:	4680      	mov	r8, r0
 8004222:	4689      	mov	r9, r1
 8004224:	4630      	mov	r0, r6
 8004226:	4639      	mov	r1, r7
 8004228:	f7fc f828 	bl	800027c <__adddf3>
 800422c:	4b17      	ldr	r3, [pc, #92]	@ (800428c <__ieee754_pow+0x41c>)
 800422e:	4299      	cmp	r1, r3
 8004230:	4604      	mov	r4, r0
 8004232:	460d      	mov	r5, r1
 8004234:	468a      	mov	sl, r1
 8004236:	468b      	mov	fp, r1
 8004238:	f340 82ef 	ble.w	800481a <__ieee754_pow+0x9aa>
 800423c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8004240:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8004244:	4303      	orrs	r3, r0
 8004246:	f000 81e8 	beq.w	800461a <__ieee754_pow+0x7aa>
 800424a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800424e:	2200      	movs	r2, #0
 8004250:	2300      	movs	r3, #0
 8004252:	f7fc fc3b 	bl	8000acc <__aeabi_dcmplt>
 8004256:	3800      	subs	r0, #0
 8004258:	bf18      	it	ne
 800425a:	2001      	movne	r0, #1
 800425c:	e710      	b.n	8004080 <__ieee754_pow+0x210>
 800425e:	bf00      	nop
 8004260:	60000000 	.word	0x60000000
 8004264:	3ff71547 	.word	0x3ff71547
 8004268:	f85ddf44 	.word	0xf85ddf44
 800426c:	3e54ae0b 	.word	0x3e54ae0b
 8004270:	55555555 	.word	0x55555555
 8004274:	3fd55555 	.word	0x3fd55555
 8004278:	652b82fe 	.word	0x652b82fe
 800427c:	3ff71547 	.word	0x3ff71547
 8004280:	3ff00000 	.word	0x3ff00000
 8004284:	3fd00000 	.word	0x3fd00000
 8004288:	3fe00000 	.word	0x3fe00000
 800428c:	408fffff 	.word	0x408fffff
 8004290:	4bd5      	ldr	r3, [pc, #852]	@ (80045e8 <__ieee754_pow+0x778>)
 8004292:	402b      	ands	r3, r5
 8004294:	2200      	movs	r2, #0
 8004296:	b92b      	cbnz	r3, 80042a4 <__ieee754_pow+0x434>
 8004298:	4bd4      	ldr	r3, [pc, #848]	@ (80045ec <__ieee754_pow+0x77c>)
 800429a:	f7fc f9a5 	bl	80005e8 <__aeabi_dmul>
 800429e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80042a2:	468b      	mov	fp, r1
 80042a4:	ea4f 532b 	mov.w	r3, fp, asr #20
 80042a8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80042ac:	4413      	add	r3, r2
 80042ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80042b0:	4bcf      	ldr	r3, [pc, #828]	@ (80045f0 <__ieee754_pow+0x780>)
 80042b2:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80042b6:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80042ba:	459b      	cmp	fp, r3
 80042bc:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80042c0:	dd08      	ble.n	80042d4 <__ieee754_pow+0x464>
 80042c2:	4bcc      	ldr	r3, [pc, #816]	@ (80045f4 <__ieee754_pow+0x784>)
 80042c4:	459b      	cmp	fp, r3
 80042c6:	f340 81a5 	ble.w	8004614 <__ieee754_pow+0x7a4>
 80042ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80042cc:	3301      	adds	r3, #1
 80042ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80042d0:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80042d4:	f04f 0a00 	mov.w	sl, #0
 80042d8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80042dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80042de:	4bc6      	ldr	r3, [pc, #792]	@ (80045f8 <__ieee754_pow+0x788>)
 80042e0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80042e4:	ed93 7b00 	vldr	d7, [r3]
 80042e8:	4629      	mov	r1, r5
 80042ea:	ec53 2b17 	vmov	r2, r3, d7
 80042ee:	ed8d 7b06 	vstr	d7, [sp, #24]
 80042f2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80042f6:	f7fb ffbf 	bl	8000278 <__aeabi_dsub>
 80042fa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80042fe:	4606      	mov	r6, r0
 8004300:	460f      	mov	r7, r1
 8004302:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004306:	f7fb ffb9 	bl	800027c <__adddf3>
 800430a:	4602      	mov	r2, r0
 800430c:	460b      	mov	r3, r1
 800430e:	2000      	movs	r0, #0
 8004310:	49ba      	ldr	r1, [pc, #744]	@ (80045fc <__ieee754_pow+0x78c>)
 8004312:	f7fc fa93 	bl	800083c <__aeabi_ddiv>
 8004316:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800431a:	4602      	mov	r2, r0
 800431c:	460b      	mov	r3, r1
 800431e:	4630      	mov	r0, r6
 8004320:	4639      	mov	r1, r7
 8004322:	f7fc f961 	bl	80005e8 <__aeabi_dmul>
 8004326:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800432a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800432e:	106d      	asrs	r5, r5, #1
 8004330:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8004334:	f04f 0b00 	mov.w	fp, #0
 8004338:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800433c:	4661      	mov	r1, ip
 800433e:	2200      	movs	r2, #0
 8004340:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8004344:	4658      	mov	r0, fp
 8004346:	46e1      	mov	r9, ip
 8004348:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800434c:	4614      	mov	r4, r2
 800434e:	461d      	mov	r5, r3
 8004350:	f7fc f94a 	bl	80005e8 <__aeabi_dmul>
 8004354:	4602      	mov	r2, r0
 8004356:	460b      	mov	r3, r1
 8004358:	4630      	mov	r0, r6
 800435a:	4639      	mov	r1, r7
 800435c:	f7fb ff8c 	bl	8000278 <__aeabi_dsub>
 8004360:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004364:	4606      	mov	r6, r0
 8004366:	460f      	mov	r7, r1
 8004368:	4620      	mov	r0, r4
 800436a:	4629      	mov	r1, r5
 800436c:	f7fb ff84 	bl	8000278 <__aeabi_dsub>
 8004370:	4602      	mov	r2, r0
 8004372:	460b      	mov	r3, r1
 8004374:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004378:	f7fb ff7e 	bl	8000278 <__aeabi_dsub>
 800437c:	465a      	mov	r2, fp
 800437e:	464b      	mov	r3, r9
 8004380:	f7fc f932 	bl	80005e8 <__aeabi_dmul>
 8004384:	4602      	mov	r2, r0
 8004386:	460b      	mov	r3, r1
 8004388:	4630      	mov	r0, r6
 800438a:	4639      	mov	r1, r7
 800438c:	f7fb ff74 	bl	8000278 <__aeabi_dsub>
 8004390:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004394:	f7fc f928 	bl	80005e8 <__aeabi_dmul>
 8004398:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800439c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80043a0:	4610      	mov	r0, r2
 80043a2:	4619      	mov	r1, r3
 80043a4:	f7fc f920 	bl	80005e8 <__aeabi_dmul>
 80043a8:	a37d      	add	r3, pc, #500	@ (adr r3, 80045a0 <__ieee754_pow+0x730>)
 80043aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ae:	4604      	mov	r4, r0
 80043b0:	460d      	mov	r5, r1
 80043b2:	f7fc f919 	bl	80005e8 <__aeabi_dmul>
 80043b6:	a37c      	add	r3, pc, #496	@ (adr r3, 80045a8 <__ieee754_pow+0x738>)
 80043b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043bc:	f7fb ff5e 	bl	800027c <__adddf3>
 80043c0:	4622      	mov	r2, r4
 80043c2:	462b      	mov	r3, r5
 80043c4:	f7fc f910 	bl	80005e8 <__aeabi_dmul>
 80043c8:	a379      	add	r3, pc, #484	@ (adr r3, 80045b0 <__ieee754_pow+0x740>)
 80043ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ce:	f7fb ff55 	bl	800027c <__adddf3>
 80043d2:	4622      	mov	r2, r4
 80043d4:	462b      	mov	r3, r5
 80043d6:	f7fc f907 	bl	80005e8 <__aeabi_dmul>
 80043da:	a377      	add	r3, pc, #476	@ (adr r3, 80045b8 <__ieee754_pow+0x748>)
 80043dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e0:	f7fb ff4c 	bl	800027c <__adddf3>
 80043e4:	4622      	mov	r2, r4
 80043e6:	462b      	mov	r3, r5
 80043e8:	f7fc f8fe 	bl	80005e8 <__aeabi_dmul>
 80043ec:	a374      	add	r3, pc, #464	@ (adr r3, 80045c0 <__ieee754_pow+0x750>)
 80043ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f2:	f7fb ff43 	bl	800027c <__adddf3>
 80043f6:	4622      	mov	r2, r4
 80043f8:	462b      	mov	r3, r5
 80043fa:	f7fc f8f5 	bl	80005e8 <__aeabi_dmul>
 80043fe:	a372      	add	r3, pc, #456	@ (adr r3, 80045c8 <__ieee754_pow+0x758>)
 8004400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004404:	f7fb ff3a 	bl	800027c <__adddf3>
 8004408:	4622      	mov	r2, r4
 800440a:	4606      	mov	r6, r0
 800440c:	460f      	mov	r7, r1
 800440e:	462b      	mov	r3, r5
 8004410:	4620      	mov	r0, r4
 8004412:	4629      	mov	r1, r5
 8004414:	f7fc f8e8 	bl	80005e8 <__aeabi_dmul>
 8004418:	4602      	mov	r2, r0
 800441a:	460b      	mov	r3, r1
 800441c:	4630      	mov	r0, r6
 800441e:	4639      	mov	r1, r7
 8004420:	f7fc f8e2 	bl	80005e8 <__aeabi_dmul>
 8004424:	465a      	mov	r2, fp
 8004426:	4604      	mov	r4, r0
 8004428:	460d      	mov	r5, r1
 800442a:	464b      	mov	r3, r9
 800442c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004430:	f7fb ff24 	bl	800027c <__adddf3>
 8004434:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004438:	f7fc f8d6 	bl	80005e8 <__aeabi_dmul>
 800443c:	4622      	mov	r2, r4
 800443e:	462b      	mov	r3, r5
 8004440:	f7fb ff1c 	bl	800027c <__adddf3>
 8004444:	465a      	mov	r2, fp
 8004446:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800444a:	464b      	mov	r3, r9
 800444c:	4658      	mov	r0, fp
 800444e:	4649      	mov	r1, r9
 8004450:	f7fc f8ca 	bl	80005e8 <__aeabi_dmul>
 8004454:	4b6a      	ldr	r3, [pc, #424]	@ (8004600 <__ieee754_pow+0x790>)
 8004456:	2200      	movs	r2, #0
 8004458:	4606      	mov	r6, r0
 800445a:	460f      	mov	r7, r1
 800445c:	f7fb ff0e 	bl	800027c <__adddf3>
 8004460:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004464:	f7fb ff0a 	bl	800027c <__adddf3>
 8004468:	46d8      	mov	r8, fp
 800446a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800446e:	460d      	mov	r5, r1
 8004470:	465a      	mov	r2, fp
 8004472:	460b      	mov	r3, r1
 8004474:	4640      	mov	r0, r8
 8004476:	4649      	mov	r1, r9
 8004478:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800447c:	f7fc f8b4 	bl	80005e8 <__aeabi_dmul>
 8004480:	465c      	mov	r4, fp
 8004482:	4680      	mov	r8, r0
 8004484:	4689      	mov	r9, r1
 8004486:	4b5e      	ldr	r3, [pc, #376]	@ (8004600 <__ieee754_pow+0x790>)
 8004488:	2200      	movs	r2, #0
 800448a:	4620      	mov	r0, r4
 800448c:	4629      	mov	r1, r5
 800448e:	f7fb fef3 	bl	8000278 <__aeabi_dsub>
 8004492:	4632      	mov	r2, r6
 8004494:	463b      	mov	r3, r7
 8004496:	f7fb feef 	bl	8000278 <__aeabi_dsub>
 800449a:	4602      	mov	r2, r0
 800449c:	460b      	mov	r3, r1
 800449e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80044a2:	f7fb fee9 	bl	8000278 <__aeabi_dsub>
 80044a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80044aa:	f7fc f89d 	bl	80005e8 <__aeabi_dmul>
 80044ae:	4622      	mov	r2, r4
 80044b0:	4606      	mov	r6, r0
 80044b2:	460f      	mov	r7, r1
 80044b4:	462b      	mov	r3, r5
 80044b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044ba:	f7fc f895 	bl	80005e8 <__aeabi_dmul>
 80044be:	4602      	mov	r2, r0
 80044c0:	460b      	mov	r3, r1
 80044c2:	4630      	mov	r0, r6
 80044c4:	4639      	mov	r1, r7
 80044c6:	f7fb fed9 	bl	800027c <__adddf3>
 80044ca:	4606      	mov	r6, r0
 80044cc:	460f      	mov	r7, r1
 80044ce:	4602      	mov	r2, r0
 80044d0:	460b      	mov	r3, r1
 80044d2:	4640      	mov	r0, r8
 80044d4:	4649      	mov	r1, r9
 80044d6:	f7fb fed1 	bl	800027c <__adddf3>
 80044da:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80044de:	a33c      	add	r3, pc, #240	@ (adr r3, 80045d0 <__ieee754_pow+0x760>)
 80044e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044e4:	4658      	mov	r0, fp
 80044e6:	e9cd bc08 	strd	fp, ip, [sp, #32]
 80044ea:	460d      	mov	r5, r1
 80044ec:	f7fc f87c 	bl	80005e8 <__aeabi_dmul>
 80044f0:	465c      	mov	r4, fp
 80044f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80044f6:	4642      	mov	r2, r8
 80044f8:	464b      	mov	r3, r9
 80044fa:	4620      	mov	r0, r4
 80044fc:	4629      	mov	r1, r5
 80044fe:	f7fb febb 	bl	8000278 <__aeabi_dsub>
 8004502:	4602      	mov	r2, r0
 8004504:	460b      	mov	r3, r1
 8004506:	4630      	mov	r0, r6
 8004508:	4639      	mov	r1, r7
 800450a:	f7fb feb5 	bl	8000278 <__aeabi_dsub>
 800450e:	a332      	add	r3, pc, #200	@ (adr r3, 80045d8 <__ieee754_pow+0x768>)
 8004510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004514:	f7fc f868 	bl	80005e8 <__aeabi_dmul>
 8004518:	a331      	add	r3, pc, #196	@ (adr r3, 80045e0 <__ieee754_pow+0x770>)
 800451a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800451e:	4606      	mov	r6, r0
 8004520:	460f      	mov	r7, r1
 8004522:	4620      	mov	r0, r4
 8004524:	4629      	mov	r1, r5
 8004526:	f7fc f85f 	bl	80005e8 <__aeabi_dmul>
 800452a:	4602      	mov	r2, r0
 800452c:	460b      	mov	r3, r1
 800452e:	4630      	mov	r0, r6
 8004530:	4639      	mov	r1, r7
 8004532:	f7fb fea3 	bl	800027c <__adddf3>
 8004536:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004538:	4b32      	ldr	r3, [pc, #200]	@ (8004604 <__ieee754_pow+0x794>)
 800453a:	4413      	add	r3, r2
 800453c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004540:	f7fb fe9c 	bl	800027c <__adddf3>
 8004544:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004548:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800454a:	f7fb ffe3 	bl	8000514 <__aeabi_i2d>
 800454e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004550:	4b2d      	ldr	r3, [pc, #180]	@ (8004608 <__ieee754_pow+0x798>)
 8004552:	4413      	add	r3, r2
 8004554:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004558:	4606      	mov	r6, r0
 800455a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800455e:	460f      	mov	r7, r1
 8004560:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004564:	f7fb fe8a 	bl	800027c <__adddf3>
 8004568:	4642      	mov	r2, r8
 800456a:	464b      	mov	r3, r9
 800456c:	f7fb fe86 	bl	800027c <__adddf3>
 8004570:	4632      	mov	r2, r6
 8004572:	463b      	mov	r3, r7
 8004574:	f7fb fe82 	bl	800027c <__adddf3>
 8004578:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800457c:	4632      	mov	r2, r6
 800457e:	463b      	mov	r3, r7
 8004580:	4658      	mov	r0, fp
 8004582:	460d      	mov	r5, r1
 8004584:	f7fb fe78 	bl	8000278 <__aeabi_dsub>
 8004588:	4642      	mov	r2, r8
 800458a:	464b      	mov	r3, r9
 800458c:	f7fb fe74 	bl	8000278 <__aeabi_dsub>
 8004590:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004594:	f7fb fe70 	bl	8000278 <__aeabi_dsub>
 8004598:	465c      	mov	r4, fp
 800459a:	4602      	mov	r2, r0
 800459c:	e036      	b.n	800460c <__ieee754_pow+0x79c>
 800459e:	bf00      	nop
 80045a0:	4a454eef 	.word	0x4a454eef
 80045a4:	3fca7e28 	.word	0x3fca7e28
 80045a8:	93c9db65 	.word	0x93c9db65
 80045ac:	3fcd864a 	.word	0x3fcd864a
 80045b0:	a91d4101 	.word	0xa91d4101
 80045b4:	3fd17460 	.word	0x3fd17460
 80045b8:	518f264d 	.word	0x518f264d
 80045bc:	3fd55555 	.word	0x3fd55555
 80045c0:	db6fabff 	.word	0xdb6fabff
 80045c4:	3fdb6db6 	.word	0x3fdb6db6
 80045c8:	33333303 	.word	0x33333303
 80045cc:	3fe33333 	.word	0x3fe33333
 80045d0:	e0000000 	.word	0xe0000000
 80045d4:	3feec709 	.word	0x3feec709
 80045d8:	dc3a03fd 	.word	0xdc3a03fd
 80045dc:	3feec709 	.word	0x3feec709
 80045e0:	145b01f5 	.word	0x145b01f5
 80045e4:	be3e2fe0 	.word	0xbe3e2fe0
 80045e8:	7ff00000 	.word	0x7ff00000
 80045ec:	43400000 	.word	0x43400000
 80045f0:	0003988e 	.word	0x0003988e
 80045f4:	000bb679 	.word	0x000bb679
 80045f8:	08004ce8 	.word	0x08004ce8
 80045fc:	3ff00000 	.word	0x3ff00000
 8004600:	40080000 	.word	0x40080000
 8004604:	08004cc8 	.word	0x08004cc8
 8004608:	08004cd8 	.word	0x08004cd8
 800460c:	460b      	mov	r3, r1
 800460e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004612:	e5d7      	b.n	80041c4 <__ieee754_pow+0x354>
 8004614:	f04f 0a01 	mov.w	sl, #1
 8004618:	e65e      	b.n	80042d8 <__ieee754_pow+0x468>
 800461a:	a3b4      	add	r3, pc, #720	@ (adr r3, 80048ec <__ieee754_pow+0xa7c>)
 800461c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004620:	4630      	mov	r0, r6
 8004622:	4639      	mov	r1, r7
 8004624:	f7fb fe2a 	bl	800027c <__adddf3>
 8004628:	4642      	mov	r2, r8
 800462a:	e9cd 0100 	strd	r0, r1, [sp]
 800462e:	464b      	mov	r3, r9
 8004630:	4620      	mov	r0, r4
 8004632:	4629      	mov	r1, r5
 8004634:	f7fb fe20 	bl	8000278 <__aeabi_dsub>
 8004638:	4602      	mov	r2, r0
 800463a:	460b      	mov	r3, r1
 800463c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004640:	f7fc fa62 	bl	8000b08 <__aeabi_dcmpgt>
 8004644:	2800      	cmp	r0, #0
 8004646:	f47f ae00 	bne.w	800424a <__ieee754_pow+0x3da>
 800464a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800464e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004652:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8004656:	fa43 fa0a 	asr.w	sl, r3, sl
 800465a:	44da      	add	sl, fp
 800465c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8004660:	489d      	ldr	r0, [pc, #628]	@ (80048d8 <__ieee754_pow+0xa68>)
 8004662:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8004666:	4108      	asrs	r0, r1
 8004668:	ea00 030a 	and.w	r3, r0, sl
 800466c:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8004670:	f1c1 0114 	rsb	r1, r1, #20
 8004674:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8004678:	fa4a fa01 	asr.w	sl, sl, r1
 800467c:	f1bb 0f00 	cmp.w	fp, #0
 8004680:	4640      	mov	r0, r8
 8004682:	4649      	mov	r1, r9
 8004684:	f04f 0200 	mov.w	r2, #0
 8004688:	bfb8      	it	lt
 800468a:	f1ca 0a00 	rsblt	sl, sl, #0
 800468e:	f7fb fdf3 	bl	8000278 <__aeabi_dsub>
 8004692:	4680      	mov	r8, r0
 8004694:	4689      	mov	r9, r1
 8004696:	4632      	mov	r2, r6
 8004698:	463b      	mov	r3, r7
 800469a:	4640      	mov	r0, r8
 800469c:	4649      	mov	r1, r9
 800469e:	f7fb fded 	bl	800027c <__adddf3>
 80046a2:	2400      	movs	r4, #0
 80046a4:	a37c      	add	r3, pc, #496	@ (adr r3, 8004898 <__ieee754_pow+0xa28>)
 80046a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046aa:	4620      	mov	r0, r4
 80046ac:	460d      	mov	r5, r1
 80046ae:	f7fb ff9b 	bl	80005e8 <__aeabi_dmul>
 80046b2:	4642      	mov	r2, r8
 80046b4:	e9cd 0100 	strd	r0, r1, [sp]
 80046b8:	464b      	mov	r3, r9
 80046ba:	4620      	mov	r0, r4
 80046bc:	4629      	mov	r1, r5
 80046be:	f7fb fddb 	bl	8000278 <__aeabi_dsub>
 80046c2:	4602      	mov	r2, r0
 80046c4:	460b      	mov	r3, r1
 80046c6:	4630      	mov	r0, r6
 80046c8:	4639      	mov	r1, r7
 80046ca:	f7fb fdd5 	bl	8000278 <__aeabi_dsub>
 80046ce:	a374      	add	r3, pc, #464	@ (adr r3, 80048a0 <__ieee754_pow+0xa30>)
 80046d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d4:	f7fb ff88 	bl	80005e8 <__aeabi_dmul>
 80046d8:	a373      	add	r3, pc, #460	@ (adr r3, 80048a8 <__ieee754_pow+0xa38>)
 80046da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046de:	4680      	mov	r8, r0
 80046e0:	4689      	mov	r9, r1
 80046e2:	4620      	mov	r0, r4
 80046e4:	4629      	mov	r1, r5
 80046e6:	f7fb ff7f 	bl	80005e8 <__aeabi_dmul>
 80046ea:	4602      	mov	r2, r0
 80046ec:	460b      	mov	r3, r1
 80046ee:	4640      	mov	r0, r8
 80046f0:	4649      	mov	r1, r9
 80046f2:	f7fb fdc3 	bl	800027c <__adddf3>
 80046f6:	4604      	mov	r4, r0
 80046f8:	460d      	mov	r5, r1
 80046fa:	4602      	mov	r2, r0
 80046fc:	460b      	mov	r3, r1
 80046fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004702:	f7fb fdbb 	bl	800027c <__adddf3>
 8004706:	e9dd 2300 	ldrd	r2, r3, [sp]
 800470a:	4680      	mov	r8, r0
 800470c:	4689      	mov	r9, r1
 800470e:	f7fb fdb3 	bl	8000278 <__aeabi_dsub>
 8004712:	4602      	mov	r2, r0
 8004714:	460b      	mov	r3, r1
 8004716:	4620      	mov	r0, r4
 8004718:	4629      	mov	r1, r5
 800471a:	f7fb fdad 	bl	8000278 <__aeabi_dsub>
 800471e:	4642      	mov	r2, r8
 8004720:	4606      	mov	r6, r0
 8004722:	460f      	mov	r7, r1
 8004724:	464b      	mov	r3, r9
 8004726:	4640      	mov	r0, r8
 8004728:	4649      	mov	r1, r9
 800472a:	f7fb ff5d 	bl	80005e8 <__aeabi_dmul>
 800472e:	a360      	add	r3, pc, #384	@ (adr r3, 80048b0 <__ieee754_pow+0xa40>)
 8004730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004734:	4604      	mov	r4, r0
 8004736:	460d      	mov	r5, r1
 8004738:	f7fb ff56 	bl	80005e8 <__aeabi_dmul>
 800473c:	a35e      	add	r3, pc, #376	@ (adr r3, 80048b8 <__ieee754_pow+0xa48>)
 800473e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004742:	f7fb fd99 	bl	8000278 <__aeabi_dsub>
 8004746:	4622      	mov	r2, r4
 8004748:	462b      	mov	r3, r5
 800474a:	f7fb ff4d 	bl	80005e8 <__aeabi_dmul>
 800474e:	a35c      	add	r3, pc, #368	@ (adr r3, 80048c0 <__ieee754_pow+0xa50>)
 8004750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004754:	f7fb fd92 	bl	800027c <__adddf3>
 8004758:	4622      	mov	r2, r4
 800475a:	462b      	mov	r3, r5
 800475c:	f7fb ff44 	bl	80005e8 <__aeabi_dmul>
 8004760:	a359      	add	r3, pc, #356	@ (adr r3, 80048c8 <__ieee754_pow+0xa58>)
 8004762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004766:	f7fb fd87 	bl	8000278 <__aeabi_dsub>
 800476a:	4622      	mov	r2, r4
 800476c:	462b      	mov	r3, r5
 800476e:	f7fb ff3b 	bl	80005e8 <__aeabi_dmul>
 8004772:	a357      	add	r3, pc, #348	@ (adr r3, 80048d0 <__ieee754_pow+0xa60>)
 8004774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004778:	f7fb fd80 	bl	800027c <__adddf3>
 800477c:	4622      	mov	r2, r4
 800477e:	462b      	mov	r3, r5
 8004780:	f7fb ff32 	bl	80005e8 <__aeabi_dmul>
 8004784:	4602      	mov	r2, r0
 8004786:	460b      	mov	r3, r1
 8004788:	4640      	mov	r0, r8
 800478a:	4649      	mov	r1, r9
 800478c:	f7fb fd74 	bl	8000278 <__aeabi_dsub>
 8004790:	4604      	mov	r4, r0
 8004792:	460d      	mov	r5, r1
 8004794:	4602      	mov	r2, r0
 8004796:	460b      	mov	r3, r1
 8004798:	4640      	mov	r0, r8
 800479a:	4649      	mov	r1, r9
 800479c:	f7fb ff24 	bl	80005e8 <__aeabi_dmul>
 80047a0:	2200      	movs	r2, #0
 80047a2:	e9cd 0100 	strd	r0, r1, [sp]
 80047a6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80047aa:	4620      	mov	r0, r4
 80047ac:	4629      	mov	r1, r5
 80047ae:	f7fb fd63 	bl	8000278 <__aeabi_dsub>
 80047b2:	4602      	mov	r2, r0
 80047b4:	460b      	mov	r3, r1
 80047b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80047ba:	f7fc f83f 	bl	800083c <__aeabi_ddiv>
 80047be:	4632      	mov	r2, r6
 80047c0:	4604      	mov	r4, r0
 80047c2:	460d      	mov	r5, r1
 80047c4:	463b      	mov	r3, r7
 80047c6:	4640      	mov	r0, r8
 80047c8:	4649      	mov	r1, r9
 80047ca:	f7fb ff0d 	bl	80005e8 <__aeabi_dmul>
 80047ce:	4632      	mov	r2, r6
 80047d0:	463b      	mov	r3, r7
 80047d2:	f7fb fd53 	bl	800027c <__adddf3>
 80047d6:	4602      	mov	r2, r0
 80047d8:	460b      	mov	r3, r1
 80047da:	4620      	mov	r0, r4
 80047dc:	4629      	mov	r1, r5
 80047de:	f7fb fd4b 	bl	8000278 <__aeabi_dsub>
 80047e2:	4642      	mov	r2, r8
 80047e4:	464b      	mov	r3, r9
 80047e6:	f7fb fd47 	bl	8000278 <__aeabi_dsub>
 80047ea:	460b      	mov	r3, r1
 80047ec:	4602      	mov	r2, r0
 80047ee:	493b      	ldr	r1, [pc, #236]	@ (80048dc <__ieee754_pow+0xa6c>)
 80047f0:	2000      	movs	r0, #0
 80047f2:	f7fb fd41 	bl	8000278 <__aeabi_dsub>
 80047f6:	ec41 0b10 	vmov	d0, r0, r1
 80047fa:	ee10 3a90 	vmov	r3, s1
 80047fe:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8004802:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004806:	da30      	bge.n	800486a <__ieee754_pow+0x9fa>
 8004808:	4650      	mov	r0, sl
 800480a:	f000 f87d 	bl	8004908 <scalbn>
 800480e:	ec51 0b10 	vmov	r0, r1, d0
 8004812:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004816:	f7ff bbd2 	b.w	8003fbe <__ieee754_pow+0x14e>
 800481a:	4c31      	ldr	r4, [pc, #196]	@ (80048e0 <__ieee754_pow+0xa70>)
 800481c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8004820:	42a3      	cmp	r3, r4
 8004822:	d91a      	bls.n	800485a <__ieee754_pow+0x9ea>
 8004824:	4b2f      	ldr	r3, [pc, #188]	@ (80048e4 <__ieee754_pow+0xa74>)
 8004826:	440b      	add	r3, r1
 8004828:	4303      	orrs	r3, r0
 800482a:	d009      	beq.n	8004840 <__ieee754_pow+0x9d0>
 800482c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004830:	2200      	movs	r2, #0
 8004832:	2300      	movs	r3, #0
 8004834:	f7fc f94a 	bl	8000acc <__aeabi_dcmplt>
 8004838:	3800      	subs	r0, #0
 800483a:	bf18      	it	ne
 800483c:	2001      	movne	r0, #1
 800483e:	e42b      	b.n	8004098 <__ieee754_pow+0x228>
 8004840:	4642      	mov	r2, r8
 8004842:	464b      	mov	r3, r9
 8004844:	f7fb fd18 	bl	8000278 <__aeabi_dsub>
 8004848:	4632      	mov	r2, r6
 800484a:	463b      	mov	r3, r7
 800484c:	f7fc f952 	bl	8000af4 <__aeabi_dcmpge>
 8004850:	2800      	cmp	r0, #0
 8004852:	d1eb      	bne.n	800482c <__ieee754_pow+0x9bc>
 8004854:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 80048f4 <__ieee754_pow+0xa84>
 8004858:	e6f7      	b.n	800464a <__ieee754_pow+0x7da>
 800485a:	469a      	mov	sl, r3
 800485c:	4b22      	ldr	r3, [pc, #136]	@ (80048e8 <__ieee754_pow+0xa78>)
 800485e:	459a      	cmp	sl, r3
 8004860:	f63f aef3 	bhi.w	800464a <__ieee754_pow+0x7da>
 8004864:	f8dd a010 	ldr.w	sl, [sp, #16]
 8004868:	e715      	b.n	8004696 <__ieee754_pow+0x826>
 800486a:	ec51 0b10 	vmov	r0, r1, d0
 800486e:	4619      	mov	r1, r3
 8004870:	e7cf      	b.n	8004812 <__ieee754_pow+0x9a2>
 8004872:	491a      	ldr	r1, [pc, #104]	@ (80048dc <__ieee754_pow+0xa6c>)
 8004874:	2000      	movs	r0, #0
 8004876:	f7ff bb18 	b.w	8003eaa <__ieee754_pow+0x3a>
 800487a:	2000      	movs	r0, #0
 800487c:	2100      	movs	r1, #0
 800487e:	f7ff bb14 	b.w	8003eaa <__ieee754_pow+0x3a>
 8004882:	4630      	mov	r0, r6
 8004884:	4639      	mov	r1, r7
 8004886:	f7ff bb10 	b.w	8003eaa <__ieee754_pow+0x3a>
 800488a:	460c      	mov	r4, r1
 800488c:	f7ff bb5e 	b.w	8003f4c <__ieee754_pow+0xdc>
 8004890:	2400      	movs	r4, #0
 8004892:	f7ff bb49 	b.w	8003f28 <__ieee754_pow+0xb8>
 8004896:	bf00      	nop
 8004898:	00000000 	.word	0x00000000
 800489c:	3fe62e43 	.word	0x3fe62e43
 80048a0:	fefa39ef 	.word	0xfefa39ef
 80048a4:	3fe62e42 	.word	0x3fe62e42
 80048a8:	0ca86c39 	.word	0x0ca86c39
 80048ac:	be205c61 	.word	0xbe205c61
 80048b0:	72bea4d0 	.word	0x72bea4d0
 80048b4:	3e663769 	.word	0x3e663769
 80048b8:	c5d26bf1 	.word	0xc5d26bf1
 80048bc:	3ebbbd41 	.word	0x3ebbbd41
 80048c0:	af25de2c 	.word	0xaf25de2c
 80048c4:	3f11566a 	.word	0x3f11566a
 80048c8:	16bebd93 	.word	0x16bebd93
 80048cc:	3f66c16c 	.word	0x3f66c16c
 80048d0:	5555553e 	.word	0x5555553e
 80048d4:	3fc55555 	.word	0x3fc55555
 80048d8:	fff00000 	.word	0xfff00000
 80048dc:	3ff00000 	.word	0x3ff00000
 80048e0:	4090cbff 	.word	0x4090cbff
 80048e4:	3f6f3400 	.word	0x3f6f3400
 80048e8:	3fe00000 	.word	0x3fe00000
 80048ec:	652b82fe 	.word	0x652b82fe
 80048f0:	3c971547 	.word	0x3c971547
 80048f4:	4090cc00 	.word	0x4090cc00

080048f8 <fabs>:
 80048f8:	ec51 0b10 	vmov	r0, r1, d0
 80048fc:	4602      	mov	r2, r0
 80048fe:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8004902:	ec43 2b10 	vmov	d0, r2, r3
 8004906:	4770      	bx	lr

08004908 <scalbn>:
 8004908:	b570      	push	{r4, r5, r6, lr}
 800490a:	ec55 4b10 	vmov	r4, r5, d0
 800490e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8004912:	4606      	mov	r6, r0
 8004914:	462b      	mov	r3, r5
 8004916:	b991      	cbnz	r1, 800493e <scalbn+0x36>
 8004918:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800491c:	4323      	orrs	r3, r4
 800491e:	d03d      	beq.n	800499c <scalbn+0x94>
 8004920:	4b35      	ldr	r3, [pc, #212]	@ (80049f8 <scalbn+0xf0>)
 8004922:	4620      	mov	r0, r4
 8004924:	4629      	mov	r1, r5
 8004926:	2200      	movs	r2, #0
 8004928:	f7fb fe5e 	bl	80005e8 <__aeabi_dmul>
 800492c:	4b33      	ldr	r3, [pc, #204]	@ (80049fc <scalbn+0xf4>)
 800492e:	429e      	cmp	r6, r3
 8004930:	4604      	mov	r4, r0
 8004932:	460d      	mov	r5, r1
 8004934:	da0f      	bge.n	8004956 <scalbn+0x4e>
 8004936:	a328      	add	r3, pc, #160	@ (adr r3, 80049d8 <scalbn+0xd0>)
 8004938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493c:	e01e      	b.n	800497c <scalbn+0x74>
 800493e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8004942:	4291      	cmp	r1, r2
 8004944:	d10b      	bne.n	800495e <scalbn+0x56>
 8004946:	4622      	mov	r2, r4
 8004948:	4620      	mov	r0, r4
 800494a:	4629      	mov	r1, r5
 800494c:	f7fb fc96 	bl	800027c <__adddf3>
 8004950:	4604      	mov	r4, r0
 8004952:	460d      	mov	r5, r1
 8004954:	e022      	b.n	800499c <scalbn+0x94>
 8004956:	460b      	mov	r3, r1
 8004958:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800495c:	3936      	subs	r1, #54	@ 0x36
 800495e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8004962:	4296      	cmp	r6, r2
 8004964:	dd0d      	ble.n	8004982 <scalbn+0x7a>
 8004966:	2d00      	cmp	r5, #0
 8004968:	a11d      	add	r1, pc, #116	@ (adr r1, 80049e0 <scalbn+0xd8>)
 800496a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800496e:	da02      	bge.n	8004976 <scalbn+0x6e>
 8004970:	a11d      	add	r1, pc, #116	@ (adr r1, 80049e8 <scalbn+0xe0>)
 8004972:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004976:	a31a      	add	r3, pc, #104	@ (adr r3, 80049e0 <scalbn+0xd8>)
 8004978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800497c:	f7fb fe34 	bl	80005e8 <__aeabi_dmul>
 8004980:	e7e6      	b.n	8004950 <scalbn+0x48>
 8004982:	1872      	adds	r2, r6, r1
 8004984:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8004988:	428a      	cmp	r2, r1
 800498a:	dcec      	bgt.n	8004966 <scalbn+0x5e>
 800498c:	2a00      	cmp	r2, #0
 800498e:	dd08      	ble.n	80049a2 <scalbn+0x9a>
 8004990:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8004994:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004998:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800499c:	ec45 4b10 	vmov	d0, r4, r5
 80049a0:	bd70      	pop	{r4, r5, r6, pc}
 80049a2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80049a6:	da08      	bge.n	80049ba <scalbn+0xb2>
 80049a8:	2d00      	cmp	r5, #0
 80049aa:	a10b      	add	r1, pc, #44	@ (adr r1, 80049d8 <scalbn+0xd0>)
 80049ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80049b0:	dac1      	bge.n	8004936 <scalbn+0x2e>
 80049b2:	a10f      	add	r1, pc, #60	@ (adr r1, 80049f0 <scalbn+0xe8>)
 80049b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80049b8:	e7bd      	b.n	8004936 <scalbn+0x2e>
 80049ba:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80049be:	3236      	adds	r2, #54	@ 0x36
 80049c0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80049c4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80049c8:	4620      	mov	r0, r4
 80049ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004a00 <scalbn+0xf8>)
 80049cc:	4629      	mov	r1, r5
 80049ce:	2200      	movs	r2, #0
 80049d0:	e7d4      	b.n	800497c <scalbn+0x74>
 80049d2:	bf00      	nop
 80049d4:	f3af 8000 	nop.w
 80049d8:	c2f8f359 	.word	0xc2f8f359
 80049dc:	01a56e1f 	.word	0x01a56e1f
 80049e0:	8800759c 	.word	0x8800759c
 80049e4:	7e37e43c 	.word	0x7e37e43c
 80049e8:	8800759c 	.word	0x8800759c
 80049ec:	fe37e43c 	.word	0xfe37e43c
 80049f0:	c2f8f359 	.word	0xc2f8f359
 80049f4:	81a56e1f 	.word	0x81a56e1f
 80049f8:	43500000 	.word	0x43500000
 80049fc:	ffff3cb0 	.word	0xffff3cb0
 8004a00:	3c900000 	.word	0x3c900000

08004a04 <with_errno>:
 8004a04:	b510      	push	{r4, lr}
 8004a06:	ed2d 8b02 	vpush	{d8}
 8004a0a:	eeb0 8a40 	vmov.f32	s16, s0
 8004a0e:	eef0 8a60 	vmov.f32	s17, s1
 8004a12:	4604      	mov	r4, r0
 8004a14:	f7fe fd36 	bl	8003484 <__errno>
 8004a18:	eeb0 0a48 	vmov.f32	s0, s16
 8004a1c:	eef0 0a68 	vmov.f32	s1, s17
 8004a20:	ecbd 8b02 	vpop	{d8}
 8004a24:	6004      	str	r4, [r0, #0]
 8004a26:	bd10      	pop	{r4, pc}

08004a28 <xflow>:
 8004a28:	4603      	mov	r3, r0
 8004a2a:	b507      	push	{r0, r1, r2, lr}
 8004a2c:	ec51 0b10 	vmov	r0, r1, d0
 8004a30:	b183      	cbz	r3, 8004a54 <xflow+0x2c>
 8004a32:	4602      	mov	r2, r0
 8004a34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004a38:	e9cd 2300 	strd	r2, r3, [sp]
 8004a3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004a40:	f7fb fdd2 	bl	80005e8 <__aeabi_dmul>
 8004a44:	ec41 0b10 	vmov	d0, r0, r1
 8004a48:	2022      	movs	r0, #34	@ 0x22
 8004a4a:	b003      	add	sp, #12
 8004a4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a50:	f7ff bfd8 	b.w	8004a04 <with_errno>
 8004a54:	4602      	mov	r2, r0
 8004a56:	460b      	mov	r3, r1
 8004a58:	e7ee      	b.n	8004a38 <xflow+0x10>
 8004a5a:	0000      	movs	r0, r0
 8004a5c:	0000      	movs	r0, r0
	...

08004a60 <__math_uflow>:
 8004a60:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8004a68 <__math_uflow+0x8>
 8004a64:	f7ff bfe0 	b.w	8004a28 <xflow>
 8004a68:	00000000 	.word	0x00000000
 8004a6c:	10000000 	.word	0x10000000

08004a70 <__math_oflow>:
 8004a70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8004a78 <__math_oflow+0x8>
 8004a74:	f7ff bfd8 	b.w	8004a28 <xflow>
 8004a78:	00000000 	.word	0x00000000
 8004a7c:	70000000 	.word	0x70000000

08004a80 <__ieee754_sqrt>:
 8004a80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a84:	4a68      	ldr	r2, [pc, #416]	@ (8004c28 <__ieee754_sqrt+0x1a8>)
 8004a86:	ec55 4b10 	vmov	r4, r5, d0
 8004a8a:	43aa      	bics	r2, r5
 8004a8c:	462b      	mov	r3, r5
 8004a8e:	4621      	mov	r1, r4
 8004a90:	d110      	bne.n	8004ab4 <__ieee754_sqrt+0x34>
 8004a92:	4622      	mov	r2, r4
 8004a94:	4620      	mov	r0, r4
 8004a96:	4629      	mov	r1, r5
 8004a98:	f7fb fda6 	bl	80005e8 <__aeabi_dmul>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	4620      	mov	r0, r4
 8004aa2:	4629      	mov	r1, r5
 8004aa4:	f7fb fbea 	bl	800027c <__adddf3>
 8004aa8:	4604      	mov	r4, r0
 8004aaa:	460d      	mov	r5, r1
 8004aac:	ec45 4b10 	vmov	d0, r4, r5
 8004ab0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ab4:	2d00      	cmp	r5, #0
 8004ab6:	dc0e      	bgt.n	8004ad6 <__ieee754_sqrt+0x56>
 8004ab8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8004abc:	4322      	orrs	r2, r4
 8004abe:	d0f5      	beq.n	8004aac <__ieee754_sqrt+0x2c>
 8004ac0:	b19d      	cbz	r5, 8004aea <__ieee754_sqrt+0x6a>
 8004ac2:	4622      	mov	r2, r4
 8004ac4:	4620      	mov	r0, r4
 8004ac6:	4629      	mov	r1, r5
 8004ac8:	f7fb fbd6 	bl	8000278 <__aeabi_dsub>
 8004acc:	4602      	mov	r2, r0
 8004ace:	460b      	mov	r3, r1
 8004ad0:	f7fb feb4 	bl	800083c <__aeabi_ddiv>
 8004ad4:	e7e8      	b.n	8004aa8 <__ieee754_sqrt+0x28>
 8004ad6:	152a      	asrs	r2, r5, #20
 8004ad8:	d115      	bne.n	8004b06 <__ieee754_sqrt+0x86>
 8004ada:	2000      	movs	r0, #0
 8004adc:	e009      	b.n	8004af2 <__ieee754_sqrt+0x72>
 8004ade:	0acb      	lsrs	r3, r1, #11
 8004ae0:	3a15      	subs	r2, #21
 8004ae2:	0549      	lsls	r1, r1, #21
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d0fa      	beq.n	8004ade <__ieee754_sqrt+0x5e>
 8004ae8:	e7f7      	b.n	8004ada <__ieee754_sqrt+0x5a>
 8004aea:	462a      	mov	r2, r5
 8004aec:	e7fa      	b.n	8004ae4 <__ieee754_sqrt+0x64>
 8004aee:	005b      	lsls	r3, r3, #1
 8004af0:	3001      	adds	r0, #1
 8004af2:	02dc      	lsls	r4, r3, #11
 8004af4:	d5fb      	bpl.n	8004aee <__ieee754_sqrt+0x6e>
 8004af6:	1e44      	subs	r4, r0, #1
 8004af8:	1b12      	subs	r2, r2, r4
 8004afa:	f1c0 0420 	rsb	r4, r0, #32
 8004afe:	fa21 f404 	lsr.w	r4, r1, r4
 8004b02:	4323      	orrs	r3, r4
 8004b04:	4081      	lsls	r1, r0
 8004b06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b0a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8004b0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b12:	07d2      	lsls	r2, r2, #31
 8004b14:	bf5c      	itt	pl
 8004b16:	005b      	lslpl	r3, r3, #1
 8004b18:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8004b1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004b20:	bf58      	it	pl
 8004b22:	0049      	lslpl	r1, r1, #1
 8004b24:	2600      	movs	r6, #0
 8004b26:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8004b2a:	106d      	asrs	r5, r5, #1
 8004b2c:	0049      	lsls	r1, r1, #1
 8004b2e:	2016      	movs	r0, #22
 8004b30:	4632      	mov	r2, r6
 8004b32:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8004b36:	1917      	adds	r7, r2, r4
 8004b38:	429f      	cmp	r7, r3
 8004b3a:	bfde      	ittt	le
 8004b3c:	193a      	addle	r2, r7, r4
 8004b3e:	1bdb      	suble	r3, r3, r7
 8004b40:	1936      	addle	r6, r6, r4
 8004b42:	0fcf      	lsrs	r7, r1, #31
 8004b44:	3801      	subs	r0, #1
 8004b46:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8004b4a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8004b4e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8004b52:	d1f0      	bne.n	8004b36 <__ieee754_sqrt+0xb6>
 8004b54:	4604      	mov	r4, r0
 8004b56:	2720      	movs	r7, #32
 8004b58:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	eb00 0e0c 	add.w	lr, r0, ip
 8004b62:	db02      	blt.n	8004b6a <__ieee754_sqrt+0xea>
 8004b64:	d113      	bne.n	8004b8e <__ieee754_sqrt+0x10e>
 8004b66:	458e      	cmp	lr, r1
 8004b68:	d811      	bhi.n	8004b8e <__ieee754_sqrt+0x10e>
 8004b6a:	f1be 0f00 	cmp.w	lr, #0
 8004b6e:	eb0e 000c 	add.w	r0, lr, ip
 8004b72:	da42      	bge.n	8004bfa <__ieee754_sqrt+0x17a>
 8004b74:	2800      	cmp	r0, #0
 8004b76:	db40      	blt.n	8004bfa <__ieee754_sqrt+0x17a>
 8004b78:	f102 0801 	add.w	r8, r2, #1
 8004b7c:	1a9b      	subs	r3, r3, r2
 8004b7e:	458e      	cmp	lr, r1
 8004b80:	bf88      	it	hi
 8004b82:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8004b86:	eba1 010e 	sub.w	r1, r1, lr
 8004b8a:	4464      	add	r4, ip
 8004b8c:	4642      	mov	r2, r8
 8004b8e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8004b92:	3f01      	subs	r7, #1
 8004b94:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8004b98:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8004b9c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8004ba0:	d1dc      	bne.n	8004b5c <__ieee754_sqrt+0xdc>
 8004ba2:	4319      	orrs	r1, r3
 8004ba4:	d01b      	beq.n	8004bde <__ieee754_sqrt+0x15e>
 8004ba6:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8004c2c <__ieee754_sqrt+0x1ac>
 8004baa:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8004c30 <__ieee754_sqrt+0x1b0>
 8004bae:	e9da 0100 	ldrd	r0, r1, [sl]
 8004bb2:	e9db 2300 	ldrd	r2, r3, [fp]
 8004bb6:	f7fb fb5f 	bl	8000278 <__aeabi_dsub>
 8004bba:	e9da 8900 	ldrd	r8, r9, [sl]
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	4640      	mov	r0, r8
 8004bc4:	4649      	mov	r1, r9
 8004bc6:	f7fb ff8b 	bl	8000ae0 <__aeabi_dcmple>
 8004bca:	b140      	cbz	r0, 8004bde <__ieee754_sqrt+0x15e>
 8004bcc:	f1b4 3fff 	cmp.w	r4, #4294967295
 8004bd0:	e9da 0100 	ldrd	r0, r1, [sl]
 8004bd4:	e9db 2300 	ldrd	r2, r3, [fp]
 8004bd8:	d111      	bne.n	8004bfe <__ieee754_sqrt+0x17e>
 8004bda:	3601      	adds	r6, #1
 8004bdc:	463c      	mov	r4, r7
 8004bde:	1072      	asrs	r2, r6, #1
 8004be0:	0863      	lsrs	r3, r4, #1
 8004be2:	07f1      	lsls	r1, r6, #31
 8004be4:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8004be8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8004bec:	bf48      	it	mi
 8004bee:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8004bf2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	e756      	b.n	8004aa8 <__ieee754_sqrt+0x28>
 8004bfa:	4690      	mov	r8, r2
 8004bfc:	e7be      	b.n	8004b7c <__ieee754_sqrt+0xfc>
 8004bfe:	f7fb fb3d 	bl	800027c <__adddf3>
 8004c02:	e9da 8900 	ldrd	r8, r9, [sl]
 8004c06:	4602      	mov	r2, r0
 8004c08:	460b      	mov	r3, r1
 8004c0a:	4640      	mov	r0, r8
 8004c0c:	4649      	mov	r1, r9
 8004c0e:	f7fb ff5d 	bl	8000acc <__aeabi_dcmplt>
 8004c12:	b120      	cbz	r0, 8004c1e <__ieee754_sqrt+0x19e>
 8004c14:	1ca0      	adds	r0, r4, #2
 8004c16:	bf08      	it	eq
 8004c18:	3601      	addeq	r6, #1
 8004c1a:	3402      	adds	r4, #2
 8004c1c:	e7df      	b.n	8004bde <__ieee754_sqrt+0x15e>
 8004c1e:	1c63      	adds	r3, r4, #1
 8004c20:	f023 0401 	bic.w	r4, r3, #1
 8004c24:	e7db      	b.n	8004bde <__ieee754_sqrt+0x15e>
 8004c26:	bf00      	nop
 8004c28:	7ff00000 	.word	0x7ff00000
 8004c2c:	20000060 	.word	0x20000060
 8004c30:	20000058 	.word	0x20000058

08004c34 <_init>:
 8004c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c36:	bf00      	nop
 8004c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c3a:	bc08      	pop	{r3}
 8004c3c:	469e      	mov	lr, r3
 8004c3e:	4770      	bx	lr

08004c40 <_fini>:
 8004c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c42:	bf00      	nop
 8004c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c46:	bc08      	pop	{r3}
 8004c48:	469e      	mov	lr, r3
 8004c4a:	4770      	bx	lr
