{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723606997918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723606997919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 11:43:16 2024 " "Processing started: Wed Aug 14 11:43:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723606997919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723606997919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bin2bcd -c bin2bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bin2bcd -c bin2bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723606997919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723606998564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723606998565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/bin2bcd/rtl/cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/bin2bcd/rtl/cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "../rtl/cmp.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/cmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723607010626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723607010626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_v2 " "Found entity 1: bin2bcd_v2" {  } { { "../rtl/bin2bcd_v2.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723607010630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723607010630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_modify " "Found entity 1: bcd_modify" {  } { { "../rtl/bcd_modify.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723607010634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723607010634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/bin2bcd/rtl/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/bin2bcd/rtl/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../rtl/bin2bcd.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723607010637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723607010637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bin2bcd_v2 " "Elaborating entity \"bin2bcd_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723607010737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 bin2bcd_v2.v(51) " "Verilog HDL assignment warning at bin2bcd_v2.v(51): truncated value with size 20 to match size of target (12)" {  } { { "../rtl/bin2bcd_v2.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723607010738 "|bin2bcd_v2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_modify bcd_modify:bcd_modify_inst1 " "Elaborating entity \"bcd_modify\" for hierarchy \"bcd_modify:bcd_modify_inst1\"" {  } { { "../rtl/bin2bcd_v2.v" "bcd_modify_inst1" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723607010741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp bcd_modify:bcd_modify_inst1\|cmp:cmp_high " "Elaborating entity \"cmp\" for hierarchy \"bcd_modify:bcd_modify_inst1\|cmp:cmp_high\"" {  } { { "../rtl/bcd_modify.v" "cmp_high" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bcd_modify.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723607010743 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[8\] GND " "Pin \"bcd\[8\]\" is stuck at GND" {  } { { "../rtl/bin2bcd_v2.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723607011171 "|bin2bcd_v2|bcd[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[9\] GND " "Pin \"bcd\[9\]\" is stuck at GND" {  } { { "../rtl/bin2bcd_v2.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723607011171 "|bin2bcd_v2|bcd[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[10\] GND " "Pin \"bcd\[10\]\" is stuck at GND" {  } { { "../rtl/bin2bcd_v2.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723607011171 "|bin2bcd_v2|bcd[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bcd\[11\] GND " "Pin \"bcd\[11\]\" is stuck at GND" {  } { { "../rtl/bin2bcd_v2.v" "" { Text "D:/git-repository/fpga_training/bin2bcd/rtl/bin2bcd_v2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723607011171 "|bin2bcd_v2|bcd[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723607011171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723607011392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723607011392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723607011452 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723607011452 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723607011452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723607011489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 11:43:31 2024 " "Processing ended: Wed Aug 14 11:43:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723607011489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723607011489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723607011489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723607011489 ""}
