// Seed: 1455371109
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    output id_5
);
  assign id_5 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_7 = id_0;
endmodule
