(pcb "C:\Users\takam\OneDrive\開発用\Unfied Projects\PC-9801BX3\FDS+ for BX3 (Minimum Ver)\FDSPlus_BX3.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  184150 -144145  88265 -144145  88265 -71755  184150 -71755
            184150 -144145)
    )
    (keepout "" (polygon signal 0  179571 -138018  179305 -138058  179049 -138137  178807 -138254
            178585 -138405  178388 -138587  178221 -138797  178087 -139030
            177989 -139280  177929 -139541  177909 -139809  177929 -140077
            177989 -140338  178087 -140588  178221 -140821  178388 -141031
            178585 -141213  178807 -141364  179049 -141481  179305 -141560
            179571 -141600  179839 -141600  180105 -141560  180361 -141481
            180603 -141364  180825 -141213  181022 -141031  181189 -140821
            181323 -140588  181421 -140338  181481 -140077  181501 -139809
            181481 -139541  181421 -139280  181323 -139030  181189 -138797
            181022 -138587  180825 -138405  180603 -138254  180361 -138137
            180105 -138058  179839 -138018  179571 -138018))
    (keepout "" (polygon signal 0  92575.8 -137909  92310.3 -137949  92053.8 -138028  91812 -138145
            91590.2 -138296  91393.4 -138478  91226 -138688  91091.8 -138921
            90993.7 -139171  90934 -139432  90913.9 -139700  90934 -139968
            90993.7 -140229  91091.8 -140479  91226 -140712  91393.4 -140922
            91590.2 -141104  91812 -141255  92053.8 -141372  92310.3 -141451
            92575.8 -141491  92844.2 -141491  93109.7 -141451  93366.2 -141372
            93608 -141255  93829.8 -141104  94026.6 -140922  94194 -140712
            94328.2 -140479  94426.3 -140229  94486 -139968  94506.1 -139700
            94486 -139432  94426.3 -139171  94328.2 -138921  94194 -138688
            94026.6 -138478  93829.8 -138296  93608 -138145  93366.2 -138028
            93109.7 -137949  92844.2 -137909  92575.8 -137909))
    (keepout "" (polygon signal 0  92575.8 -74409  92310.3 -74449  92053.8 -74528.1  91812 -74644.6
            91590.2 -74795.8  91393.4 -74978.4  91226 -75188.2  91091.8 -75420.7
            90993.7 -75670.6  90934 -75932.3  90913.9 -76200  90934 -76467.7
            90993.7 -76729.4  91091.8 -76979.3  91226 -77211.8  91393.4 -77421.6
            91590.2 -77604.2  91812 -77755.4  92053.8 -77871.9  92310.3 -77951
            92575.8 -77991  92844.2 -77991  93109.7 -77951  93366.2 -77871.9
            93608 -77755.4  93829.8 -77604.2  94026.6 -77421.6  94194 -77211.8
            94328.2 -76979.3  94426.3 -76729.4  94486 -76467.7  94506.1 -76200
            94486 -75932.3  94426.3 -75670.6  94328.2 -75420.7  94194 -75188.2
            94026.6 -74978.4  93829.8 -74795.8  93608 -74644.6  93366.2 -74528.1
            93109.7 -74449  92844.2 -74409  92575.8 -74409))
    (keepout "" (polygon signal 0  179571 -74409  179305 -74449  179049 -74528.1  178807 -74644.6
            178585 -74795.8  178388 -74978.4  178221 -75188.2  178087 -75420.7
            177989 -75670.6  177929 -75932.3  177909 -76200  177929 -76467.7
            177989 -76729.4  178087 -76979.3  178221 -77211.8  178388 -77421.6
            178585 -77604.2  178807 -77755.4  179049 -77871.9  179305 -77951
            179571 -77991  179839 -77991  180105 -77951  180361 -77871.9
            180603 -77755.4  180825 -77604.2  181022 -77421.6  181189 -77211.8
            181323 -76979.3  181421 -76729.4  181481 -76467.7  181501 -76200
            181481 -75932.3  181421 -75670.6  181323 -75420.7  181189 -75188.2
            181022 -74978.4  180825 -74795.8  180603 -74644.6  180361 -74528.1
            180105 -74449  179839 -74409  179571 -74409))
    (keepout "" (polygon F.Cu 0  182880 -79375  176530 -79375  176530 -73025  182880 -73025
            182880 -79375))
    (keepout "" (polygon B.Cu 0  182880 -79375  176530 -79375  176530 -73025  182880 -73025
            182880 -79375))
    (keepout "" (polygon F.Cu 0  182880 -142875  176530 -142875  176530 -136525  182880 -136525
            182880 -142875))
    (keepout "" (polygon B.Cu 0  182880 -142875  176530 -142875  176530 -136525  182880 -136525
            182880 -142875))
    (keepout "" (polygon F.Cu 0  95885 -142875  89535 -142875  89535 -136525  95885 -136525
            95885 -142875))
    (keepout "" (polygon B.Cu 0  95885 -142875  89535 -142875  89535 -136525  95885 -136525
            95885 -142875))
    (keepout "" (polygon F.Cu 0  95885 -79375  89535 -79375  89535 -73025  95885 -73025
            95885 -79375))
    (keepout "" (polygon B.Cu 0  95885 -79375  89535 -79375  89535 -73025  95885 -73025
            95885 -79375))
    (via "Via[0-1]_800:400_um" "Via[0-1]_1000:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_THT:CP_Radial_D5.0mm_P2.50mm
      (place C1 112395 -90805 front 0 (PN 47))
    )
    (component Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C2 142875 -133350 front 90 (PN 0.1))
      (place C4 125730 -93345 front 270 (PN 0.1))
    )
    (component Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::1
      (place C3 143510 -110490 front 90 (PN 0.1))
    )
    (component Pin_Headers:Pin_Header_Straight_2x15_Pitch2.54mm
      (place J1 98425 -98425 front 0 (PN M/B))
      (place J2 112395 -98425 front 0 (PN 3.5FDD))
    )
    (component "Connectors_Multicomp:Multicomp_MC9A12-3434_2x17x2.54mm_Straight"
      (place J3 153670 -93980 front 270 (PN FDX68))
    )
    (component "Connectors_Multicomp:Multicomp_MC9A12-3434_2x17x2.54mm_Straight::1"
      (place J4 170180 -93980 front 270 (PN 5FDD))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (place JP2 140970 -116840 front 270 (PN DS0_SEL))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm::1
      (place JP3 129540 -116840 front 270 (PN DS1_SEL))
    )
    (component "Housings_DIP:DIP-14_W7.62mm_Socket"
      (place U2 139065 -127000 front 270 (PN 74HC4066))
    )
    (component "Housings_DIP:DIP-8_W7.62mm_Socket"
      (place U3 131445 -99060 front 90 (PN "ATtiny13A-PU"))
    )
    (component "Housings_DIP:DIP-14_W7.62mm_Socket::1"
      (place U1 139700 -104140 front 270 (PN 74HC4066))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1 127635 -83820 front 90 (PN 22k))
      (place R3 132715 -83820 front 90 (PN 22k))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R2 117475 -76200 front 270 (PN 220))
    )
    (component "Diodes_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place D5 122555 -76200 front 270 (PN BAT43))
    )
    (component "Diodes_THT:D_DO-35_SOD27_P7.62mm_Horizontal::1"
      (place D6 151765 -83185 front 0 (PN BAT43))
    )
    (component "Jumper:SolderJumper-2_P1.3mm_Open_RoundedPad1.0x1.5mm"
      (place JP4 139685 -80645 front 270 (PN P4_TO_MS))
      (place JP6 144145 -80645 front 90 (PN P4_TO_HL))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (place JP7 162740 -90170 front 0 (PN FORCE_HL))
    )
    (component Pin_Headers:Pin_Header_Angled_1x05_Pitch2.54mm
      (place J5 97155 -90805 front 90 (PN SW))
    )
    (component "Jumper:SolderJumper-2_P1.3mm_Open_RoundedPad1.0x1.5mm::1"
      (place JP1 146685 -97155 front 180 (PN PWR_SENS))
    )
  )
  (library
    (image Capacitors_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 50  4100 2850  -1600 2850))
      (outline (path signal 50  4100 -2850  4100 2850))
      (outline (path signal 50  -1600 -2850  4100 -2850))
      (outline (path signal 50  -1600 2850  -1600 -2850))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  3811 354  3811 -354))
      (outline (path signal 120  3771 559  3771 -559))
      (outline (path signal 120  3731 707  3731 -707))
      (outline (path signal 120  3691 829  3691 -829))
      (outline (path signal 120  3651 934  3651 -934))
      (outline (path signal 120  3611 1028  3611 -1028))
      (outline (path signal 120  3571 1112  3571 -1112))
      (outline (path signal 120  3531 1189  3531 -1189))
      (outline (path signal 120  3491 1261  3491 -1261))
      (outline (path signal 120  3451 -980  3451 -1327))
      (outline (path signal 120  3451 1327  3451 980))
      (outline (path signal 120  3411 -980  3411 -1390))
      (outline (path signal 120  3411 1390  3411 980))
      (outline (path signal 120  3371 -980  3371 -1448))
      (outline (path signal 120  3371 1448  3371 980))
      (outline (path signal 120  3331 -980  3331 -1504))
      (outline (path signal 120  3331 1504  3331 980))
      (outline (path signal 120  3291 -980  3291 -1556))
      (outline (path signal 120  3291 1556  3291 980))
      (outline (path signal 120  3251 -980  3251 -1606))
      (outline (path signal 120  3251 1606  3251 980))
      (outline (path signal 120  3211 -980  3211 -1654))
      (outline (path signal 120  3211 1654  3211 980))
      (outline (path signal 120  3171 -980  3171 -1699))
      (outline (path signal 120  3171 1699  3171 980))
      (outline (path signal 120  3131 -980  3131 -1742))
      (outline (path signal 120  3131 1742  3131 980))
      (outline (path signal 120  3091 -980  3091 -1783))
      (outline (path signal 120  3091 1783  3091 980))
      (outline (path signal 120  3051 -980  3051 -1823))
      (outline (path signal 120  3051 1823  3051 980))
      (outline (path signal 120  3011 -980  3011 -1861))
      (outline (path signal 120  3011 1861  3011 980))
      (outline (path signal 120  2971 -980  2971 -1897))
      (outline (path signal 120  2971 1897  2971 980))
      (outline (path signal 120  2931 -980  2931 -1932))
      (outline (path signal 120  2931 1932  2931 980))
      (outline (path signal 120  2891 -980  2891 -1965))
      (outline (path signal 120  2891 1965  2891 980))
      (outline (path signal 120  2851 -980  2851 -1997))
      (outline (path signal 120  2851 1997  2851 980))
      (outline (path signal 120  2811 -980  2811 -2028))
      (outline (path signal 120  2811 2028  2811 980))
      (outline (path signal 120  2771 -980  2771 -2058))
      (outline (path signal 120  2771 2058  2771 980))
      (outline (path signal 120  2731 -980  2731 -2086))
      (outline (path signal 120  2731 2086  2731 980))
      (outline (path signal 120  2691 -980  2691 -2113))
      (outline (path signal 120  2691 2113  2691 980))
      (outline (path signal 120  2651 -980  2651 -2140))
      (outline (path signal 120  2651 2140  2651 980))
      (outline (path signal 120  2611 -980  2611 -2165))
      (outline (path signal 120  2611 2165  2611 980))
      (outline (path signal 120  2571 -980  2571 -2189))
      (outline (path signal 120  2571 2189  2571 980))
      (outline (path signal 120  2531 -980  2531 -2212))
      (outline (path signal 120  2531 2212  2531 980))
      (outline (path signal 120  2491 -980  2491 -2234))
      (outline (path signal 120  2491 2234  2491 980))
      (outline (path signal 120  2451 -980  2451 -2256))
      (outline (path signal 120  2451 2256  2451 980))
      (outline (path signal 120  2411 -980  2411 -2276))
      (outline (path signal 120  2411 2276  2411 980))
      (outline (path signal 120  2371 -980  2371 -2296))
      (outline (path signal 120  2371 2296  2371 980))
      (outline (path signal 120  2331 -980  2331 -2315))
      (outline (path signal 120  2331 2315  2331 980))
      (outline (path signal 120  2291 -980  2291 -2333))
      (outline (path signal 120  2291 2333  2291 980))
      (outline (path signal 120  2251 -980  2251 -2350))
      (outline (path signal 120  2251 2350  2251 980))
      (outline (path signal 120  2211 -980  2211 -2366))
      (outline (path signal 120  2211 2366  2211 980))
      (outline (path signal 120  2171 -980  2171 -2382))
      (outline (path signal 120  2171 2382  2171 980))
      (outline (path signal 120  2131 -980  2131 -2396))
      (outline (path signal 120  2131 2396  2131 980))
      (outline (path signal 120  2091 -980  2091 -2410))
      (outline (path signal 120  2091 2410  2091 980))
      (outline (path signal 120  2051 -980  2051 -2424))
      (outline (path signal 120  2051 2424  2051 980))
      (outline (path signal 120  2011 -980  2011 -2436))
      (outline (path signal 120  2011 2436  2011 980))
      (outline (path signal 120  1971 -980  1971 -2448))
      (outline (path signal 120  1971 2448  1971 980))
      (outline (path signal 120  1930 -980  1930 -2460))
      (outline (path signal 120  1930 2460  1930 980))
      (outline (path signal 120  1890 -980  1890 -2470))
      (outline (path signal 120  1890 2470  1890 980))
      (outline (path signal 120  1850 -980  1850 -2480))
      (outline (path signal 120  1850 2480  1850 980))
      (outline (path signal 120  1810 -980  1810 -2489))
      (outline (path signal 120  1810 2489  1810 980))
      (outline (path signal 120  1770 -980  1770 -2498))
      (outline (path signal 120  1770 2498  1770 980))
      (outline (path signal 120  1730 -980  1730 -2506))
      (outline (path signal 120  1730 2506  1730 980))
      (outline (path signal 120  1690 -980  1690 -2513))
      (outline (path signal 120  1690 2513  1690 980))
      (outline (path signal 120  1650 -980  1650 -2519))
      (outline (path signal 120  1650 2519  1650 980))
      (outline (path signal 120  1610 -980  1610 -2525))
      (outline (path signal 120  1610 2525  1610 980))
      (outline (path signal 120  1570 -980  1570 -2531))
      (outline (path signal 120  1570 2531  1570 980))
      (outline (path signal 120  1530 -980  1530 -2535))
      (outline (path signal 120  1530 2535  1530 980))
      (outline (path signal 120  1490 2539  1490 -2539))
      (outline (path signal 120  1450 2543  1450 -2543))
      (outline (path signal 120  1410 2546  1410 -2546))
      (outline (path signal 120  1370 2548  1370 -2548))
      (outline (path signal 120  1330 2549  1330 -2549))
      (outline (path signal 120  1290 2550  1290 -2550))
      (outline (path signal 120  1250 2550  1250 -2550))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 50  6050 1600  -1050 1600))
      (outline (path signal 50  6050 -1600  6050 1600))
      (outline (path signal 50  -1050 -1600  6050 -1600))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 120  5060 -996  5060 -1310))
      (outline (path signal 120  5060 1310  5060 996))
      (outline (path signal 120  -60 -996  -60 -1310))
      (outline (path signal 120  -60 1310  -60 996))
      (outline (path signal 120  -60 -1310  5060 -1310))
      (outline (path signal 120  -60 1310  5060 1310))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm::1
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 120  -60 1310  5060 1310))
      (outline (path signal 120  -60 -1310  5060 -1310))
      (outline (path signal 120  -60 1310  -60 996))
      (outline (path signal 120  -60 -996  -60 -1310))
      (outline (path signal 120  5060 1310  5060 996))
      (outline (path signal 120  5060 -996  5060 -1310))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  6050 -1600))
      (outline (path signal 50  6050 -1600  6050 1600))
      (outline (path signal 50  6050 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x15_Pitch2.54mm
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -37350  4350 1800))
      (outline (path signal 50  -1800 -37350  4350 -37350))
      (outline (path signal 50  -1800 1800  -1800 -37350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -36890))
      (outline (path signal 120  -1330 -1270  -1330 -36890))
      (outline (path signal 120  -1330 -36890  3870 -36890))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -36830  -1270 0))
      (outline (path signal 100  3810 -36830  -1270 -36830))
      (outline (path signal 100  3810 1270  3810 -36830))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Connectors_Multicomp:Multicomp_MC9A12-3434_2x17x2.54mm_Straight"
      (outline (path signal 50  46200 -3700  -5550 -3700))
      (outline (path signal 50  46200 6250  46200 -3700))
      (outline (path signal 50  -5550 6250  46200 6250))
      (outline (path signal 50  -5550 -3700  -5550 6250))
      (outline (path signal 150  -1600 0  -2200 -600))
      (outline (path signal 150  -2200 600  -1600 0))
      (outline (path signal 150  -2200 -600  -2200 600))
      (outline (path signal 150  -2650 5840  -2150 5840))
      (outline (path signal 150  -2150 5940  -2150 5740))
      (outline (path signal 150  -2650 5940  -2150 5940))
      (outline (path signal 150  -2650 5740  -2650 5940))
      (outline (path signal 150  42790 5840  43290 5840))
      (outline (path signal 150  43290 5940  43290 5740))
      (outline (path signal 150  42790 5940  43290 5940))
      (outline (path signal 150  42790 5740  42790 5940))
      (outline (path signal 150  20070 5840  20570 5840))
      (outline (path signal 150  20570 5940  20570 5740))
      (outline (path signal 150  20070 5940  20570 5940))
      (outline (path signal 150  20070 5740  20070 5940))
      (outline (path signal 150  22545 -1900  22545 -3200))
      (outline (path signal 150  44510 -1900  22545 -1900))
      (outline (path signal 150  44510 4440  44510 -1900))
      (outline (path signal 150  -3870 4440  44510 4440))
      (outline (path signal 150  -3870 -1900  -3870 4440))
      (outline (path signal 150  18095 -1900  -3870 -1900))
      (outline (path signal 150  18095 -3200  18095 -1900))
      (outline (path signal 150  45710 -3200  -5070 -3200))
      (outline (path signal 150  45710 5740  45710 -3200))
      (outline (path signal 150  -5070 5740  45710 5740))
      (outline (path signal 150  -5070 -3200  -5070 5740))
      (pin Round[A]Pad_1700_um 34 40640 2540)
      (pin Round[A]Pad_1700_um 33 40640 0)
      (pin Round[A]Pad_1700_um 32 38100 2540)
      (pin Round[A]Pad_1700_um 31 38100 0)
      (pin Round[A]Pad_1700_um 30 35560 2540)
      (pin Round[A]Pad_1700_um 29 35560 0)
      (pin Round[A]Pad_1700_um 28 33020 2540)
      (pin Round[A]Pad_1700_um 27 33020 0)
      (pin Round[A]Pad_1700_um 26 30480 2540)
      (pin Round[A]Pad_1700_um 25 30480 0)
      (pin Round[A]Pad_1700_um 24 27940 2540)
      (pin Round[A]Pad_1700_um 23 27940 0)
      (pin Round[A]Pad_1700_um 22 25400 2540)
      (pin Round[A]Pad_1700_um 21 25400 0)
      (pin Round[A]Pad_1700_um 20 22860 2540)
      (pin Round[A]Pad_1700_um 19 22860 0)
      (pin Round[A]Pad_1700_um 18 20320 2540)
      (pin Round[A]Pad_1700_um 17 20320 0)
      (pin Round[A]Pad_1700_um 16 17780 2540)
      (pin Round[A]Pad_1700_um 15 17780 0)
      (pin Round[A]Pad_1700_um 14 15240 2540)
      (pin Round[A]Pad_1700_um 13 15240 0)
      (pin Round[A]Pad_1700_um 12 12700 2540)
      (pin Round[A]Pad_1700_um 11 12700 0)
      (pin Round[A]Pad_1700_um 10 10160 2540)
      (pin Round[A]Pad_1700_um 9 10160 0)
      (pin Round[A]Pad_1700_um 8 7620 2540)
      (pin Round[A]Pad_1700_um 7 7620 0)
      (pin Round[A]Pad_1700_um 6 5080 2540)
      (pin Round[A]Pad_1700_um 5 5080 0)
      (pin Round[A]Pad_1700_um 4 2540 2540)
      (pin Round[A]Pad_1700_um 3 2540 0)
      (pin Round[A]Pad_1700_um 2 0 2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Connectors_Multicomp:Multicomp_MC9A12-3434_2x17x2.54mm_Straight::1"
      (outline (path signal 150  -5070 -3200  -5070 5740))
      (outline (path signal 150  -5070 5740  45710 5740))
      (outline (path signal 150  45710 5740  45710 -3200))
      (outline (path signal 150  45710 -3200  -5070 -3200))
      (outline (path signal 150  18095 -3200  18095 -1900))
      (outline (path signal 150  18095 -1900  -3870 -1900))
      (outline (path signal 150  -3870 -1900  -3870 4440))
      (outline (path signal 150  -3870 4440  44510 4440))
      (outline (path signal 150  44510 4440  44510 -1900))
      (outline (path signal 150  44510 -1900  22545 -1900))
      (outline (path signal 150  22545 -1900  22545 -3200))
      (outline (path signal 150  20070 5740  20070 5940))
      (outline (path signal 150  20070 5940  20570 5940))
      (outline (path signal 150  20570 5940  20570 5740))
      (outline (path signal 150  20070 5840  20570 5840))
      (outline (path signal 150  42790 5740  42790 5940))
      (outline (path signal 150  42790 5940  43290 5940))
      (outline (path signal 150  43290 5940  43290 5740))
      (outline (path signal 150  42790 5840  43290 5840))
      (outline (path signal 150  -2650 5740  -2650 5940))
      (outline (path signal 150  -2650 5940  -2150 5940))
      (outline (path signal 150  -2150 5940  -2150 5740))
      (outline (path signal 150  -2650 5840  -2150 5840))
      (outline (path signal 150  -2200 -600  -2200 600))
      (outline (path signal 150  -2200 600  -1600 0))
      (outline (path signal 150  -1600 0  -2200 -600))
      (outline (path signal 50  -5550 -3700  -5550 6250))
      (outline (path signal 50  -5550 6250  46200 6250))
      (outline (path signal 50  46200 6250  46200 -3700))
      (outline (path signal 50  46200 -3700  -5550 -3700))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Round[A]Pad_1700_um 2 0 2540)
      (pin Round[A]Pad_1700_um 3 2540 0)
      (pin Round[A]Pad_1700_um 4 2540 2540)
      (pin Round[A]Pad_1700_um 5 5080 0)
      (pin Round[A]Pad_1700_um 6 5080 2540)
      (pin Round[A]Pad_1700_um 7 7620 0)
      (pin Round[A]Pad_1700_um 8 7620 2540)
      (pin Round[A]Pad_1700_um 9 10160 0)
      (pin Round[A]Pad_1700_um 10 10160 2540)
      (pin Round[A]Pad_1700_um 11 12700 0)
      (pin Round[A]Pad_1700_um 12 12700 2540)
      (pin Round[A]Pad_1700_um 13 15240 0)
      (pin Round[A]Pad_1700_um 14 15240 2540)
      (pin Round[A]Pad_1700_um 15 17780 0)
      (pin Round[A]Pad_1700_um 16 17780 2540)
      (pin Round[A]Pad_1700_um 17 20320 0)
      (pin Round[A]Pad_1700_um 18 20320 2540)
      (pin Round[A]Pad_1700_um 19 22860 0)
      (pin Round[A]Pad_1700_um 20 22860 2540)
      (pin Round[A]Pad_1700_um 21 25400 0)
      (pin Round[A]Pad_1700_um 22 25400 2540)
      (pin Round[A]Pad_1700_um 23 27940 0)
      (pin Round[A]Pad_1700_um 24 27940 2540)
      (pin Round[A]Pad_1700_um 25 30480 0)
      (pin Round[A]Pad_1700_um 26 30480 2540)
      (pin Round[A]Pad_1700_um 27 33020 0)
      (pin Round[A]Pad_1700_um 28 33020 2540)
      (pin Round[A]Pad_1700_um 29 35560 0)
      (pin Round[A]Pad_1700_um 30 35560 2540)
      (pin Round[A]Pad_1700_um 31 38100 0)
      (pin Round[A]Pad_1700_um 32 38100 2540)
      (pin Round[A]Pad_1700_um 33 40640 0)
      (pin Round[A]Pad_1700_um 34 40640 2540)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image "Housings_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Housings_DIP:DIP-8_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -9010  8950 1390))
      (outline (path signal 120  -1330 -9010  8950 -9010))
      (outline (path signal 120  -1330 1390  -1330 -9010))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Housings_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  600 980  600 1310))
      (outline (path signal 120  600 1310  7020 1310))
      (outline (path signal 120  7020 1310  7020 980))
      (outline (path signal 120  600 -980  600 -1310))
      (outline (path signal 120  600 -1310  7020 -1310))
      (outline (path signal 120  7020 -1310  7020 -980))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  8700 -1600))
      (outline (path signal 50  8700 -1600  8700 1600))
      (outline (path signal 50  8700 1600  -1050 1600))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 50  8700 1600  -1050 1600))
      (outline (path signal 50  8700 -1600  8700 1600))
      (outline (path signal 50  -1050 -1600  8700 -1600))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 120  7020 -1310  7020 -980))
      (outline (path signal 120  600 -1310  7020 -1310))
      (outline (path signal 120  600 -980  600 -1310))
      (outline (path signal 120  7020 1310  7020 980))
      (outline (path signal 120  600 1310  7020 1310))
      (outline (path signal 120  600 980  600 1310))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "Diodes_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 50  8700 1350  -1050 1350))
      (outline (path signal 50  8700 -1350  8700 1350))
      (outline (path signal 50  -1050 -1350  8700 -1350))
      (outline (path signal 50  -1050 1350  -1050 -1350))
      (outline (path signal 120  2410 1060  2410 -1060))
      (outline (path signal 120  6640 0  5870 0))
      (outline (path signal 120  980 0  1750 0))
      (outline (path signal 120  5870 1060  1750 1060))
      (outline (path signal 120  5870 -1060  5870 1060))
      (outline (path signal 120  1750 -1060  5870 -1060))
      (outline (path signal 120  1750 1060  1750 -1060))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  1810 1000  1810 -1000))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "Diodes_THT:D_DO-35_SOD27_P7.62mm_Horizontal::1"
      (outline (path signal 50  8700 1350  -1050 1350))
      (outline (path signal 50  8700 -1350  8700 1350))
      (outline (path signal 50  -1050 -1350  8700 -1350))
      (outline (path signal 50  -1050 1350  -1050 -1350))
      (outline (path signal 120  2410 1060  2410 -1060))
      (outline (path signal 120  6640 0  5870 0))
      (outline (path signal 120  980 0  1750 0))
      (outline (path signal 120  5870 1060  1750 1060))
      (outline (path signal 120  5870 -1060  5870 1060))
      (outline (path signal 120  1750 -1060  5870 -1060))
      (outline (path signal 120  1750 1060  1750 -1060))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  1810 1000  1810 -1000))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Jumper:SolderJumper-2_P1.3mm_Open_RoundedPad1.0x1.5mm"
      (outline (path signal 120  -1400 -300  -1400 300))
      (outline (path signal 120  700 -1000  -700 -1000))
      (outline (path signal 120  1400 300  1400 -300))
      (outline (path signal 120  -700 1000  700 1000))
      (outline (path signal 50  -1650 1250  1650 1250))
      (outline (path signal 50  -1650 1250  -1650 -1250))
      (outline (path signal 50  1650 -1250  1650 1250))
      (outline (path signal 50  1650 -1250  -1650 -1250))
      (pin Cust[T]Pad_1000x500_1500x_1000_23_um 1 -650 0)
      (pin Cust[T]Pad_1000x500_1500x_1000_23_um 2 650 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Angled_1x05_Pitch2.54mm
      (outline (path signal 100  2135 1270  4040 1270))
      (outline (path signal 100  4040 1270  4040 -11430))
      (outline (path signal 100  4040 -11430  1500 -11430))
      (outline (path signal 100  1500 -11430  1500 635))
      (outline (path signal 100  1500 635  2135 1270))
      (outline (path signal 100  -320 320  1500 320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  1500 -320))
      (outline (path signal 100  4040 320  10040 320))
      (outline (path signal 100  10040 320  10040 -320))
      (outline (path signal 100  4040 -320  10040 -320))
      (outline (path signal 100  -320 -2220  1500 -2220))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  1500 -2860))
      (outline (path signal 100  4040 -2220  10040 -2220))
      (outline (path signal 100  10040 -2220  10040 -2860))
      (outline (path signal 100  4040 -2860  10040 -2860))
      (outline (path signal 100  -320 -4760  1500 -4760))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  1500 -5400))
      (outline (path signal 100  4040 -4760  10040 -4760))
      (outline (path signal 100  10040 -4760  10040 -5400))
      (outline (path signal 100  4040 -5400  10040 -5400))
      (outline (path signal 100  -320 -7300  1500 -7300))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  1500 -7940))
      (outline (path signal 100  4040 -7300  10040 -7300))
      (outline (path signal 100  10040 -7300  10040 -7940))
      (outline (path signal 100  4040 -7940  10040 -7940))
      (outline (path signal 100  -320 -9840  1500 -9840))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -10480  1500 -10480))
      (outline (path signal 100  4040 -9840  10040 -9840))
      (outline (path signal 100  10040 -9840  10040 -10480))
      (outline (path signal 100  4040 -10480  10040 -10480))
      (outline (path signal 120  1440 1330  1440 -11490))
      (outline (path signal 120  1440 -11490  4100 -11490))
      (outline (path signal 120  4100 -11490  4100 1330))
      (outline (path signal 120  4100 1330  1440 1330))
      (outline (path signal 120  4100 380  10100 380))
      (outline (path signal 120  10100 380  10100 -380))
      (outline (path signal 120  10100 -380  4100 -380))
      (outline (path signal 120  4100 320  10100 320))
      (outline (path signal 120  4100 200  10100 200))
      (outline (path signal 120  4100 80  10100 80))
      (outline (path signal 120  4100 -40  10100 -40))
      (outline (path signal 120  4100 -160  10100 -160))
      (outline (path signal 120  4100 -280  10100 -280))
      (outline (path signal 120  1110 380  1440 380))
      (outline (path signal 120  1110 -380  1440 -380))
      (outline (path signal 120  1440 -1270  4100 -1270))
      (outline (path signal 120  4100 -2160  10100 -2160))
      (outline (path signal 120  10100 -2160  10100 -2920))
      (outline (path signal 120  10100 -2920  4100 -2920))
      (outline (path signal 120  1042.93 -2160  1440 -2160))
      (outline (path signal 120  1042.93 -2920  1440 -2920))
      (outline (path signal 120  1440 -3810  4100 -3810))
      (outline (path signal 120  4100 -4700  10100 -4700))
      (outline (path signal 120  10100 -4700  10100 -5460))
      (outline (path signal 120  10100 -5460  4100 -5460))
      (outline (path signal 120  1042.93 -4700  1440 -4700))
      (outline (path signal 120  1042.93 -5460  1440 -5460))
      (outline (path signal 120  1440 -6350  4100 -6350))
      (outline (path signal 120  4100 -7240  10100 -7240))
      (outline (path signal 120  10100 -7240  10100 -8000))
      (outline (path signal 120  10100 -8000  4100 -8000))
      (outline (path signal 120  1042.93 -7240  1440 -7240))
      (outline (path signal 120  1042.93 -8000  1440 -8000))
      (outline (path signal 120  1440 -8890  4100 -8890))
      (outline (path signal 120  4100 -9780  10100 -9780))
      (outline (path signal 120  10100 -9780  10100 -10540))
      (outline (path signal 120  10100 -10540  4100 -10540))
      (outline (path signal 120  1042.93 -9780  1440 -9780))
      (outline (path signal 120  1042.93 -10540  1440 -10540))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 50  -1800 -11950  10550 -11950))
      (outline (path signal 50  10550 -11950  10550 1800))
      (outline (path signal 50  10550 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Jumper:SolderJumper-2_P1.3mm_Open_RoundedPad1.0x1.5mm::1"
      (outline (path signal 50  1650 -1250  -1650 -1250))
      (outline (path signal 50  1650 -1250  1650 1250))
      (outline (path signal 50  -1650 1250  -1650 -1250))
      (outline (path signal 50  -1650 1250  1650 1250))
      (outline (path signal 120  -700 1000  700 1000))
      (outline (path signal 120  1400 300  1400 -300))
      (outline (path signal 120  700 -1000  -700 -1000))
      (outline (path signal 120  -1400 -300  -1400 300))
      (pin Cust[T]Pad_1000x500_1000x_1500_23_um 1 -650 0)
      (pin Cust[T]Pad_1000x500_1000x_1500_23_um 2 650 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Cust[T]Pad_1000x500_1000x_1500_23_um
      (shape (polygon F.Cu 0  -500 250  -497.592 299.009  -478.47 395.142  -440.961 485.698
            -386.505 567.197  -317.197 636.505  -235.698 690.961  -145.142 728.47
            -49.009 747.592  0 750  500 750  500 -750  0 -750  -49.009 -747.592
            -145.142 -728.47  -235.698 -690.961  -317.197 -636.505  -386.505 -567.197
            -440.961 -485.698  -478.47 -395.142  -497.592 -299.009  -500 -250
            -500 250))
      (attach off)
    )
    (padstack Cust[T]Pad_1000x500_1500x_1000_23_um
      (shape (polygon F.Cu 0  -500 250  -497.592 299.009  -478.47 395.142  -440.961 485.698
            -386.505 567.197  -317.197 636.505  -235.698 690.961  -145.142 728.47
            -49.009 747.592  0 750  500 750  500 -750  0 -750  -49.009 -747.592
            -145.142 -728.47  -235.698 -690.961  -317.197 -636.505  -386.505 -567.197
            -440.961 -485.698  -478.47 -395.142  -497.592 -299.009  -500 -250
            -500 250))
      (attach off)
    )
    (padstack Cust[T]Pad_1000x500_1000x_1500_23_um
      (shape (polygon F.Cu 0  -500 750  0 750  49.009 747.592  145.142 728.47  235.698 690.961
            317.197 636.505  386.505 567.197  440.961 485.698  478.47 395.142
            497.592 299.009  500 250  500 -250  497.592 -299.009  478.47 -395.142
            440.961 -485.698  386.505 -567.197  317.197 -636.505  235.698 -690.961
            145.142 -728.47  49.009 -747.592  0 -750  -500 -750  -500 750))
      (attach off)
    )
    (padstack Cust[T]Pad_1000x500_1500x_1000_23_um
      (shape (polygon F.Cu 0  -500 750  0 750  49.009 747.592  145.142 728.47  235.698 690.961
            317.197 636.505  386.505 567.197  440.961 485.698  478.47 395.142
            497.592 299.009  500 250  500 -250  497.592 -299.009  478.47 -395.142
            440.961 -485.698  386.505 -567.197  317.197 -636.505  235.698 -690.961
            145.142 -728.47  49.009 -747.592  0 -750  -500 -750  -500 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
    (padstack "Via[0-1]_1000:400_um"
      (shape (circle F.Cu 1000))
      (shape (circle B.Cu 1000))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C1-2 C2-2 C3-2 C4-2 J1-29 J1-27 J1-25 J1-23 J1-21 J1-19 J3-33 J3-31 J3-29
        J3-27 J3-25 J3-23 J3-21 J4-1 J4-5 J4-9 J4-13 J4-15 J4-19 J4-21 J4-23 J4-25
        J4-27 J4-29 J4-31 U2-7 U3-4 U1-7 J2-29 J2-27 J2-25 J2-23 J2-21 J2-19 JP7-1
        J5-5 R3-1)
    )
    (net +5V
      (pins C1-1 C2-1 C3-1 C4-1 J1-5 J1-3 J1-1 U2-14 U3-8 U1-14 R1-2 J2-5 J2-3 J2-1
        J5-1)
    )
    (net /SIDE
      (pins J1-30 J3-32 J4-32 J2-30)
    )
    (net /RD
      (pins J1-28 J3-30 J4-30 J2-28)
    )
    (net /WP
      (pins J1-26 J3-28 J4-28 J2-26)
    )
    (net /T00
      (pins J1-24 J3-26 J4-26 J2-24)
    )
    (net /WG
      (pins J1-22 J3-24 J4-24 J2-22)
    )
    (net /WD
      (pins J1-20 J3-22 J4-22 J2-20)
    )
    (net /STEP
      (pins J1-14 J3-20 J4-20 J2-18 J2-14)
    )
    (net /EM_MODE
      (pins U3-2 U1-13 U1-6 U1-12 U1-5)
    )
    (net /DIR
      (pins J1-12 J3-18 J4-18 J2-12)
    )
    (net /DEN
      (pins J1-11 J3-2 J4-2 J2-11)
    )
    (net /M_MON
      (pins J1-10 U1-8)
    )
    (net /F_HL
      (pins J1-9 J2-9)
    )
    (net /M_RDY
      (pins J1-8 U1-11)
    )
    (net /M_DS1
      (pins J1-7 U1-1)
    )
    (net /DCHG
      (pins J1-6 J2-6)
    )
    (net /M_DS0
      (pins J1-4 U1-3)
    )
    (net /IDX
      (pins J1-2 J3-8 J4-8 J2-2)
    )
    (net /D_MON
      (pins J3-16 J4-16 U1-9 J2-10)
    )
    (net /D_RDY
      (pins J3-34 J4-34 U1-10 J2-8)
    )
    (net /F_DS1
      (pins JP3-1 U2-8 J2-7)
    )
    (net /F_DS0
      (pins JP2-1 U2-11 J2-4)
    )
    (net /X_DS1
      (pins J3-12 JP3-3 U2-2 U2-9)
    )
    (net /X_DS0
      (pins J3-10 JP2-3 U2-10 U2-4)
    )
    (net /D_DS0
      (pins J4-10 U2-3)
    )
    (net /D_DS1
      (pins J4-12 U2-1)
    )
    (net /M_SW
      (pins U3-6 J5-3)
    )
    (net /LED
      (pins R2-2 J5-2)
    )
    (net /CTL_MODE
      (pins U2-5 U2-12 U2-6 U2-13 U3-3)
    )
    (net "Net-(JP2-Pad2)"
      (pins JP2-2 U1-4)
    )
    (net "Net-(JP3-Pad2)"
      (pins JP3-2 U1-2)
    )
    (net "Net-(R1-Pad1)"
      (pins U3-1 R1-1)
    )
    (net "Net-(R2-Pad1)"
      (pins U3-5 R2-1)
    )
    (net /X_PIN4
      (pins J3-4 JP4-2 JP6-1)
    )
    (net "Net-(D5-Pad1)"
      (pins D5-1 JP4-1)
    )
    (net /F_MS0
      (pins J1-13 J3-1 D5-2 J2-13)
    )
    (net /D_HL
      (pins J4-4 D6-2 JP7-2)
    )
    (net "Net-(D6-Pad1)"
      (pins D6-1 JP6-2)
    )
    (net /F_MS1
      (pins J1-17 J3-3 J2-17)
    )
    (net /OPT2
      (pins J3-5 JP1-1)
    )
    (net /DS1INH
      (pins U3-7 J5-4 JP1-2 R3-2)
    )
    (class kicad_default "" /CTL_MODE /DCHG /DEN /DIR /DS1INH /DSED /D_DS0
      /D_DS1 /D_DS2 /D_DS3 /D_HL /D_MON /D_RDY /EM_MODE /F_DS0 /F_DS1 /F_HL
      /F_MS0 /F_MS1 /IDX /LED /MFM /M_DS0 /M_DS1 /M_MON /M_RDY /M_SW /NC /OPT2
      /OPT3 /RD /SIDE /STEP /STEP1 /SYNC /T00 /WD /WG /WIN /WP /X_DS0 /X_DS1
      /X_DS2 /X_DS3 /X_PIN4 /~VFOINH "Net-(D5-Pad1)" "Net-(D6-Pad1)" "Net-(J1-Pad15)"
      "Net-(J1-Pad16)" "Net-(J2-Pad15)" "Net-(J2-Pad16)" "Net-(J3-Pad11)"
      "Net-(J3-Pad13)" "Net-(J3-Pad15)" "Net-(J3-Pad17)" "Net-(J3-Pad19)"
      "Net-(J3-Pad9)" "Net-(JP2-Pad2)" "Net-(JP3-Pad2)" "Net-(JP5-Pad1)" "Net-(R1-Pad1)"
      "Net-(R2-Pad1)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class +5V +5V
      (circuit
        (use_via Via[0-1]_1000:400_um)
      )
      (rule
        (width 2000)
        (clearance 200.1)
      )
    )
    (class POWER GND
      (circuit
        (use_via Via[0-1]_1000:400_um)
      )
      (rule
        (width 1000)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
