<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml picoblaze_controller.twx picoblaze_controller.ncd -o
picoblaze_controller.twr picoblaze_controller.pcf -ucf Anvyl_Master.ucf

</twCmdLine><twDesign>picoblaze_controller.ncd</twDesign><twDesignPath>picoblaze_controller.ncd</twDesignPath><twPCF>picoblaze_controller.pcf</twPCF><twPcfPath>picoblaze_controller.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 0.75 HIGH 50%;</twConstName><twItemCnt>24322</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1585</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.463</twMinPer></twConstHead><twPathRptBanner iPaths="129" iCriticalPaths="0" sType="EndPoint">Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (SLICE_X2Y82.SR), 129 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.870</twSlack><twSrc BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>8.320</twTotPathDel><twClkSkew dest = "0.480" src = "0.519">0.039</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>2.381</twLogDel><twRouteDel>5.939</twRouteDel><twTotDel>8.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.906</twSlack><twSrc BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>8.279</twTotPathDel><twClkSkew dest = "0.480" src = "0.524">0.044</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X5Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>2.325</twLogDel><twRouteDel>5.954</twRouteDel><twTotDel>8.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.975</twSlack><twSrc BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>8.215</twTotPathDel><twClkSkew dest = "0.480" src = "0.519">0.039</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>2.381</twLogDel><twRouteDel>5.834</twRouteDel><twTotDel>8.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="129" iCriticalPaths="0" sType="EndPoint">Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (SLICE_X2Y82.SR), 129 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.873</twSlack><twSrc BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twDest><twTotPathDel>8.317</twTotPathDel><twClkSkew dest = "0.480" src = "0.519">0.039</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twBEL></twPathDel><twLogDel>2.378</twLogDel><twRouteDel>5.939</twRouteDel><twTotDel>8.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.909</twSlack><twSrc BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twDest><twTotPathDel>8.276</twTotPathDel><twClkSkew dest = "0.480" src = "0.524">0.044</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X5Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twBEL></twPathDel><twLogDel>2.322</twLogDel><twRouteDel>5.954</twRouteDel><twTotDel>8.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.978</twSlack><twSrc BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twDest><twTotPathDel>8.212</twTotPathDel><twClkSkew dest = "0.480" src = "0.519">0.039</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twBEL></twPathDel><twLogDel>2.378</twLogDel><twRouteDel>5.834</twRouteDel><twTotDel>8.212</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="129" iCriticalPaths="0" sType="EndPoint">Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6 (SLICE_X2Y82.SR), 129 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.881</twSlack><twSrc BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6</twDest><twTotPathDel>8.309</twTotPathDel><twClkSkew dest = "0.480" src = "0.519">0.039</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6</twBEL></twPathDel><twLogDel>2.370</twLogDel><twRouteDel>5.939</twRouteDel><twTotDel>8.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.917</twSlack><twSrc BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6</twDest><twTotPathDel>8.268</twTotPathDel><twClkSkew dest = "0.480" src = "0.524">0.044</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X5Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6</twBEL></twPathDel><twLogDel>2.314</twLogDel><twRouteDel>5.954</twRouteDel><twTotDel>8.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.986</twSlack><twSrc BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6</twDest><twTotPathDel>8.204</twTotPathDel><twClkSkew dest = "0.480" src = "0.519">0.039</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twSrc><twDest BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y73.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_213_o1</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y74.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N73</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y62.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.996</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y82.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6</twBEL></twPathDel><twLogDel>2.370</twLogDel><twRouteDel>5.834</twRouteDel><twTotDel>8.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.75 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5 (SLICE_X10Y55.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.065" src = "0.063">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y55.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w&lt;5&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4 (SLICE_X10Y55.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4</twDest><twTotPathDel>0.272</twTotPathDel><twClkSkew dest = "0.065" src = "0.063">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y55.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w&lt;5&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2 (SLICE_X10Y55.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2</twDest><twTotPathDel>0.274</twTotPathDel><twClkSkew dest = "0.065" src = "0.063">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y55.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w&lt;5&gt;</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.75 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="11.603" period="13.333" constraintValue="13.333" deviceLimit="1.730" freqLimit="578.035" physResource="memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="memory_interface/RAMRapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tmcbcper_UICLK" slack="12.333" period="13.333" constraintValue="13.333" deviceLimit="1.000" freqLimit="1000.000" physResource="memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="memory_interface/RAMRapper/u_memory_interface/c3_mcb_drp_clk"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="12.903" period="13.333" constraintValue="6.666" deviceLimit="0.215" physResource="memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/SR" logResource="memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR" locationPin="SLICE_X20Y71.SR" clockNet="memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180         = PERIOD TIMEGRP         &quot;memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180
        = PERIOD TIMEGRP
        &quot;memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;
        TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="41" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="memory_interface/RAMRapper/u_memory_interface/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="42" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0         = PERIOD TIMEGRP         &quot;memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 6 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="43"><twPinLimitBanner>Component Switching Limit Checks: TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0
        = PERIOD TIMEGRP
        &quot;memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_sys_clk_pin * 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="44" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="memory_interface/RAMRapper/u_memory_interface/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         = PERIOD TIMEGRP         &quot;memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 0.375 HIGH 50%;</twConstName><twItemCnt>48</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>28</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDEN), 2 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.645</twSlack><twSrc BELType="FF">memory_interface/reqRead</twSrc><twDest BELType="CPU">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>4.850</twTotPathDel><twClkSkew dest = "0.570" src = "0.624">0.054</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.223" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.117</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memory_interface/reqRead</twSrc><twDest BELType='CPU'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y59.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>memory_interface/enableWrite</twComp><twBEL>memory_interface/reqRead</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>memory_interface/reqRead</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s&lt;1&gt;</twComp><twBEL>memory_interface/RAMRapper/read_request_write_enable_OR_104_o1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.575</twDelInfo><twComp>memory_interface/RAMRapper/read_request_write_enable_OR_104_o</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDCLK</twSite><twDelType>Tmcbdck_CMDEN</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.005</twLogDel><twRouteDel>3.845</twRouteDel><twTotDel>4.850</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">sysCLK</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.787</twSlack><twSrc BELType="FF">memory_interface/enableWrite</twSrc><twDest BELType="CPU">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>4.708</twTotPathDel><twClkSkew dest = "0.570" src = "0.624">0.054</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.223" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.117</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>memory_interface/enableWrite</twSrc><twDest BELType='CPU'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>memory_interface/enableWrite</twComp><twBEL>memory_interface/enableWrite</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y55.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>memory_interface/enableWrite</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s&lt;1&gt;</twComp><twBEL>memory_interface/RAMRapper/read_request_write_enable_OR_104_o1</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.575</twDelInfo><twComp>memory_interface/RAMRapper/read_request_write_enable_OR_104_o</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDCLK</twSite><twDelType>Tmcbdck_CMDEN</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.935</twLogDel><twRouteDel>3.773</twRouteDel><twTotDel>4.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">sysCLK</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point memory_interface/state_FSM_FFd2 (SLICE_X1Y60.C4), 8 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.717</twSlack><twSrc BELType="CPU">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">memory_interface/state_FSM_FFd2</twDest><twTotPathDel>4.818</twTotPathDel><twClkSkew dest = "0.241" src = "0.255">0.014</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.223" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.117</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>memory_interface/state_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDCOUNT0</twSite><twDelType>Tmcbcko_RDCOUNT</twDelType><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>memory_interface/RAMRapper/c3_p0_rd_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>memory_interface/state_FSM_FFd1-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory_interface/state_FSM_FFd3</twComp><twBEL>memory_interface/state_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>memory_interface/state_FSM_FFd1-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>memory_interface/state_FSM_FFd3</twComp><twBEL>memory_interface/state_FSM_FFd2-In1</twBEL><twBEL>memory_interface/state_FSM_FFd2</twBEL></twPathDel><twLogDel>2.090</twLogDel><twRouteDel>2.728</twRouteDel><twTotDel>4.818</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">sysCLK</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.766</twSlack><twSrc BELType="CPU">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">memory_interface/state_FSM_FFd2</twDest><twTotPathDel>4.769</twTotPathDel><twClkSkew dest = "0.241" src = "0.255">0.014</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.223" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.117</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>memory_interface/state_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDCOUNT1</twSite><twDelType>Tmcbcko_RDCOUNT</twDelType><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>memory_interface/RAMRapper/c3_p0_rd_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>memory_interface/state_FSM_FFd1-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory_interface/state_FSM_FFd3</twComp><twBEL>memory_interface/state_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>memory_interface/state_FSM_FFd1-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>memory_interface/state_FSM_FFd3</twComp><twBEL>memory_interface/state_FSM_FFd2-In1</twBEL><twBEL>memory_interface/state_FSM_FFd2</twBEL></twPathDel><twLogDel>2.090</twLogDel><twRouteDel>2.679</twRouteDel><twTotDel>4.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">sysCLK</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.912</twSlack><twSrc BELType="CPU">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">memory_interface/state_FSM_FFd2</twDest><twTotPathDel>4.623</twTotPathDel><twClkSkew dest = "0.241" src = "0.255">0.014</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.223" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.117</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>memory_interface/state_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDCOUNT2</twSite><twDelType>Tmcbcko_RDCOUNT</twDelType><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>memory_interface/RAMRapper/c3_p0_rd_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>memory_interface/state_FSM_FFd1-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory_interface/state_FSM_FFd3</twComp><twBEL>memory_interface/state_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>memory_interface/state_FSM_FFd1-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>memory_interface/state_FSM_FFd3</twComp><twBEL>memory_interface/state_FSM_FFd2-In1</twBEL><twBEL>memory_interface/state_FSM_FFd2</twBEL></twPathDel><twLogDel>2.090</twLogDel><twRouteDel>2.533</twRouteDel><twTotDel>4.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">sysCLK</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point memory_interface/state_FSM_FFd1 (SLICE_X1Y60.C4), 8 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.812</twSlack><twSrc BELType="CPU">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">memory_interface/state_FSM_FFd1</twDest><twTotPathDel>4.723</twTotPathDel><twClkSkew dest = "0.241" src = "0.255">0.014</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.223" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.117</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>memory_interface/state_FSM_FFd1</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDCOUNT0</twSite><twDelType>Tmcbcko_RDCOUNT</twDelType><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>memory_interface/RAMRapper/c3_p0_rd_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>memory_interface/state_FSM_FFd1-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory_interface/state_FSM_FFd3</twComp><twBEL>memory_interface/state_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>memory_interface/state_FSM_FFd1-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>memory_interface/state_FSM_FFd3</twComp><twBEL>memory_interface/state_FSM_FFd1-In2</twBEL><twBEL>memory_interface/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.995</twLogDel><twRouteDel>2.728</twRouteDel><twTotDel>4.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">sysCLK</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.861</twSlack><twSrc BELType="CPU">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">memory_interface/state_FSM_FFd1</twDest><twTotPathDel>4.674</twTotPathDel><twClkSkew dest = "0.241" src = "0.255">0.014</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.223" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.117</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>memory_interface/state_FSM_FFd1</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDCOUNT1</twSite><twDelType>Tmcbcko_RDCOUNT</twDelType><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>memory_interface/RAMRapper/c3_p0_rd_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>memory_interface/state_FSM_FFd1-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory_interface/state_FSM_FFd3</twComp><twBEL>memory_interface/state_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>memory_interface/state_FSM_FFd1-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>memory_interface/state_FSM_FFd3</twComp><twBEL>memory_interface/state_FSM_FFd1-In2</twBEL><twBEL>memory_interface/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.995</twLogDel><twRouteDel>2.679</twRouteDel><twTotDel>4.674</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">sysCLK</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.007</twSlack><twSrc BELType="CPU">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">memory_interface/state_FSM_FFd1</twDest><twTotPathDel>4.528</twTotPathDel><twClkSkew dest = "0.241" src = "0.255">0.014</twClkSkew><twDelConst>26.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.223" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.117</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>memory_interface/state_FSM_FFd1</twDest><twLogLvls>3</twLogLvls><twSrcSite>MCB_X0Y1.P0RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysCLK</twSrcClk><twPathDel><twSite>MCB_X0Y1.P0RDCOUNT2</twSite><twDelType>Tmcbcko_RDCOUNT</twDelType><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.249</twDelInfo><twComp>memory_interface/RAMRapper/c3_p0_rd_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N4</twComp><twBEL>memory_interface/state_FSM_FFd1-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>memory_interface/state_FSM_FFd3</twComp><twBEL>memory_interface/state_FSM_FFd1-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>memory_interface/state_FSM_FFd1-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>memory_interface/state_FSM_FFd3</twComp><twBEL>memory_interface/state_FSM_FFd1-In2</twBEL><twBEL>memory_interface/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.995</twLogDel><twRouteDel>2.533</twRouteDel><twTotDel>4.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">sysCLK</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        = PERIOD TIMEGRP
        &quot;memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 0.375 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RDEN), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.515</twSlack><twSrc BELType="FF">memory_interface/ackRead</twSrc><twDest BELType="CPU">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.519</twTotPathDel><twClkSkew dest = "0.075" src = "0.071">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>memory_interface/ackRead</twSrc><twDest BELType='CPU'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysCLK</twSrcClk><twPathDel><twSite>SLICE_X0Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>memory_interface/ackRead</twComp><twBEL>memory_interface/ackRead</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RDEN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.225</twDelInfo><twComp>memory_interface/ackRead</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P0RDCLK</twSite><twDelType>Tmcbckd_RDEN</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.294</twLogDel><twRouteDel>0.225</twRouteDel><twTotDel>0.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sysCLK</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0WREN), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.573</twSlack><twSrc BELType="FF">memory_interface/enableWrite</twSrc><twDest BELType="CPU">memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.572</twTotPathDel><twClkSkew dest = "0.068" src = "0.069">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>memory_interface/enableWrite</twSrc><twDest BELType='CPU'>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>memory_interface/enableWrite</twComp><twBEL>memory_interface/enableWrite</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0WREN</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>memory_interface/enableWrite</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P0WRCLK</twSite><twDelType>Tmcbckd_WREN</twDelType><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>memory_interface/RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.292</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sysCLK</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point memory_interface/ackRead (SLICE_X0Y60.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.586</twSlack><twSrc BELType="FF">memory_interface/state_FSM_FFd3</twSrc><twDest BELType="FF">memory_interface/ackRead</twDest><twTotPathDel>0.588</twTotPathDel><twClkSkew dest = "0.040" src = "0.038">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>memory_interface/state_FSM_FFd3</twSrc><twDest BELType='FF'>memory_interface/ackRead</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysCLK</twSrcClk><twPathDel><twSite>SLICE_X1Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>memory_interface/state_FSM_FFd3</twComp><twBEL>memory_interface/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>memory_interface/state_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>memory_interface/ackRead</twComp><twBEL>memory_interface/state[3]_GND_2_o_Select_10_o</twBEL><twBEL>memory_interface/ackRead</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>0.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">sysCLK</twDestClk><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        = PERIOD TIMEGRP
        &quot;memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 0.375 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="69" type="MINPERIOD" name="Tdcmper_CLKFX" slack="7.330" period="10.000" constraintValue="10.000" deviceLimit="2.670" freqLimit="374.532" physResource="clock_generator/dcm_sp_inst/CLKFX" logResource="clock_generator/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="clock_generator/clkfx"/><twPinLimit anchorID="70" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="10.666" period="26.666" constraintValue="13.333" deviceLimit="8.000" physResource="clock_generator/dcm_sp_inst/CLKIN" logResource="clock_generator/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clock_generator/clkin1"/><twPinLimit anchorID="71" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="10.666" period="26.666" constraintValue="13.333" deviceLimit="8.000" physResource="clock_generator/dcm_sp_inst/CLKIN" logResource="clock_generator/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clock_generator/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="72" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;         TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 2.66666667 HIGH 50%;</twConstName><twItemCnt>22767</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1294</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.525</twMinPer></twConstHead><twPathRptBanner iPaths="171" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/transmitter/pointer1_flop (SLICE_X42Y47.C4), 171 paths
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.475</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/pointer1_flop</twDest><twTotPathDel>8.280</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/pointer1_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X2Y22.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y22.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>pb_read_strobe_pb_port_id[7]_AND_56_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT6</twBEL><twBEL>UART/transmitter/pointer1_flop</twBEL></twPathDel><twLogDel>3.739</twLogDel><twRouteDel>4.541</twRouteDel><twTotDel>8.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.482</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/pointer1_flop</twDest><twTotPathDel>8.273</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/pointer1_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X2Y22.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y22.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;7&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>pb_read_strobe_pb_port_id[7]_AND_56_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT6</twBEL><twBEL>UART/transmitter/pointer1_flop</twBEL></twPathDel><twLogDel>3.739</twLogDel><twRouteDel>4.534</twRouteDel><twTotDel>8.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.498</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">UART/transmitter/pointer1_flop</twDest><twTotPathDel>8.219</twTotPathDel><twClkSkew dest = "0.459" src = "0.510">0.051</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>UART/transmitter/pointer1_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X2Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y24.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>CPU/pblaze_rom/n0017&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;7&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>pb_read_strobe_pb_port_id[7]_AND_56_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT6</twBEL><twBEL>UART/transmitter/pointer1_flop</twBEL></twPathDel><twLogDel>3.739</twLogDel><twRouteDel>4.480</twRouteDel><twTotDel>8.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="171" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/transmitter/pointer0_flop (SLICE_X42Y47.C4), 171 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.603</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/pointer0_flop</twDest><twTotPathDel>8.152</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/pointer0_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X2Y22.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y22.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>pb_read_strobe_pb_port_id[7]_AND_56_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT5</twBEL><twBEL>UART/transmitter/pointer0_flop</twBEL></twPathDel><twLogDel>3.611</twLogDel><twRouteDel>4.541</twRouteDel><twTotDel>8.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.610</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/pointer0_flop</twDest><twTotPathDel>8.145</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/pointer0_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X2Y22.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y22.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;7&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>pb_read_strobe_pb_port_id[7]_AND_56_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT5</twBEL><twBEL>UART/transmitter/pointer0_flop</twBEL></twPathDel><twLogDel>3.611</twLogDel><twRouteDel>4.534</twRouteDel><twTotDel>8.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.626</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">UART/transmitter/pointer0_flop</twDest><twTotPathDel>8.091</twTotPathDel><twClkSkew dest = "0.459" src = "0.510">0.051</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>UART/transmitter/pointer0_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X2Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y24.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>CPU/pblaze_rom/n0017&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;7&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>pb_read_strobe_pb_port_id[7]_AND_56_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT5</twBEL><twBEL>UART/transmitter/pointer0_flop</twBEL></twPathDel><twLogDel>3.611</twLogDel><twRouteDel>4.480</twRouteDel><twTotDel>8.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="161" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/transmitter/pointer2_flop (SLICE_X42Y47.B1), 161 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.852</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/pointer2_flop</twDest><twTotPathDel>7.903</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/pointer2_flop</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X2Y22.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y22.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y47.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>pb_read_strobe_pb_port_id[7]_AND_56_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer2_lut</twBEL><twBEL>UART/transmitter/pointer2_flop</twBEL></twPathDel><twLogDel>3.488</twLogDel><twRouteDel>4.415</twRouteDel><twTotDel>7.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.859</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/pointer2_flop</twDest><twTotPathDel>7.896</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/pointer2_flop</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X2Y22.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y22.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;7&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>pb_read_strobe_pb_port_id[7]_AND_56_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer2_lut</twBEL><twBEL>UART/transmitter/pointer2_flop</twBEL></twPathDel><twLogDel>3.488</twLogDel><twRouteDel>4.408</twRouteDel><twTotDel>7.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.875</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType="FF">UART/transmitter/pointer2_flop</twDest><twTotPathDel>7.842</twTotPathDel><twClkSkew dest = "0.459" src = "0.510">0.051</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hl</twSrc><twDest BELType='FF'>UART/transmitter/pointer2_flop</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X2Y24.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y24.DOA6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hl</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hl</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>CPU/pblaze_rom/n0017&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/instruction&lt;7&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux6_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>CPU/instruction&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y48.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y48.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>pb_read_strobe_pb_port_id[7]_AND_56_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y48.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>pb_read_strobe_pb_port_id[7]_AND_56_o1</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y47.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer2_lut</twBEL><twBEL>UART/transmitter/pointer2_flop</twBEL></twPathDel><twLogDel>3.488</twLogDel><twRouteDel>4.354</twRouteDel><twTotDel>7.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;
        TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pblaze_rom/kcpsm6_rom_lh (RAMB16_X2Y28.ADDRA13), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.271</twSlack><twSrc BELType="FF">CPU/pblaze_cpu/address_loop[10].pc_flop</twSrc><twDest BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_lh</twDest><twTotPathDel>0.277</twTotPathDel><twClkSkew dest = "0.068" src = "0.062">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pblaze_cpu/address_loop[10].pc_flop</twSrc><twDest BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_lh</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC2</twComp><twBEL>CPU/pblaze_cpu/address_loop[10].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y28.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>CPU/address&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y28.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_lh</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_lh</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.143</twRouteDel><twTotDel>0.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>48.4</twPctLog><twPctRoute>51.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pblaze_rom/kcpsm6_rom_hh (RAMB16_X2Y26.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">CPU/pblaze_cpu/address_loop[2].pc_flop</twSrc><twDest BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hh</twDest><twTotPathDel>0.315</twTotPathDel><twClkSkew dest = "0.070" src = "0.065">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pblaze_cpu/address_loop[2].pc_flop</twSrc><twDest BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hh</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC0</twComp><twBEL>CPU/pblaze_cpu/address_loop[2].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y26.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.181</twDelInfo><twComp>CPU/address&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y26.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hh</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hh</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.181</twRouteDel><twTotDel>0.315</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pblaze_rom/kcpsm6_rom_hh (RAMB16_X2Y26.ADDRA6), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">CPU/pblaze_cpu/address_loop[3].pc_flop</twSrc><twDest BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_hh</twDest><twTotPathDel>0.316</twTotPathDel><twClkSkew dest = "0.070" src = "0.065">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pblaze_cpu/address_loop[3].pc_flop</twSrc><twDest BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_hh</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC0</twComp><twBEL>CPU/pblaze_cpu/address_loop[3].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y26.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.182</twDelInfo><twComp>CPU/address&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y26.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_hh</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_hh</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.182</twRouteDel><twTotDel>0.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="97"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;
        TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="98" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="audio_interface/pll/clkin1"/><twPinLimit anchorID="99" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="audio_interface/pll/clkin1"/><twPinLimit anchorID="100" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="CPU/pblaze_rom/kcpsm6_rom_hh/CLKA" logResource="CPU/pblaze_rom/kcpsm6_rom_hh/CLKA" locationPin="RAMB16_X2Y26.CLKA" clockNet="pb_clk"/></twPinLimitRpt></twConst><twConst anchorID="101" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *         0.112903226 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.825</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_7 (SLICE_X26Y124.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.746</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_0</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_7</twDest><twTotPathDel>1.586</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_0</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_lut&lt;0&gt;_INV_0</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_7</twBEL></twPathDel><twLogDel>1.140</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>1.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.944</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_3</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_7</twDest><twTotPathDel>1.388</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_3</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;3&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_7</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>1.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>73.6</twPctLog><twPctRoute>26.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.993</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_1</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_7</twDest><twTotPathDel>1.339</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_1</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;1&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_7</twBEL></twPathDel><twLogDel>1.141</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>1.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>85.2</twPctLog><twPctRoute>14.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_5 (SLICE_X26Y124.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.756</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_0</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_5</twDest><twTotPathDel>1.576</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_0</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_lut&lt;0&gt;_INV_0</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_5</twBEL></twPathDel><twLogDel>1.130</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>1.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>71.7</twPctLog><twPctRoute>28.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.954</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_3</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_5</twDest><twTotPathDel>1.378</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_3</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;3&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_5</twBEL></twPathDel><twLogDel>1.012</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>1.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>73.4</twPctLog><twPctRoute>26.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.003</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_1</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_5</twDest><twTotPathDel>1.329</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_1</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;1&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_5</twBEL></twPathDel><twLogDel>1.131</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>1.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_6 (SLICE_X26Y124.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.787</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_0</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_6</twDest><twTotPathDel>1.545</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_0</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_lut&lt;0&gt;_INV_0</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_6</twBEL></twPathDel><twLogDel>1.099</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>1.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.985</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_3</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_6</twDest><twTotPathDel>1.347</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_3</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;3&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_6</twBEL></twPathDel><twLogDel>0.981</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>1.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>72.8</twPctLog><twPctRoute>27.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.034</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_1</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_6</twDest><twTotPathDel>1.298</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_1</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;1&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_6</twBEL></twPathDel><twLogDel>1.100</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>1.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>84.7</twPctLog><twPctRoute>15.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_7 (SLICE_X26Y124.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_7</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_7</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_7</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;7&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_7</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>95.2</twPctLog><twPctRoute>4.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_5 (SLICE_X26Y124.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.529</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_5</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_5</twDest><twTotPathDel>0.529</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_5</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y124.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.058</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;5&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_5</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>0.058</twRouteDel><twTotDel>0.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_1 (SLICE_X26Y123.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.537</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_1</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_1</twDest><twTotPathDel>0.537</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_1</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y123.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;1&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_1</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="126"><twPinLimitBanner>Component Switching Limit Checks: TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="127" type="MINPERIOD" name="Tcp" slack="88.166" period="88.571" constraintValue="88.571" deviceLimit="0.405" freqLimit="2469.136" physResource="audio_interface/ac/lrck_divider&lt;3&gt;/CLK" logResource="audio_interface/ac/lrck_divider_0/CK" locationPin="SLICE_X26Y123.CLK" clockNet="AUD_XCK_OBUF"/><twPinLimit anchorID="128" type="MINPERIOD" name="Tcp" slack="88.166" period="88.571" constraintValue="88.571" deviceLimit="0.405" freqLimit="2469.136" physResource="audio_interface/ac/lrck_divider&lt;3&gt;/CLK" logResource="audio_interface/ac/lrck_divider_1/CK" locationPin="SLICE_X26Y123.CLK" clockNet="AUD_XCK_OBUF"/><twPinLimit anchorID="129" type="MINPERIOD" name="Tcp" slack="88.166" period="88.571" constraintValue="88.571" deviceLimit="0.405" freqLimit="2469.136" physResource="audio_interface/ac/lrck_divider&lt;3&gt;/CLK" logResource="audio_interface/ac/lrck_divider_2/CK" locationPin="SLICE_X26Y123.CLK" clockNet="AUD_XCK_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="130" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP &quot;audio_interface_pll_clkout0&quot;         TS_clock_generator_clkfx * 0.5 HIGH 50%;</twConstName><twItemCnt>405</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>198</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.838</twMinPer></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/sdat (SLICE_X12Y107.A1), 27 paths
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.162</twSlack><twSrc BELType="FF">audio_interface/av_config/control/data_12</twSrc><twDest BELType="FF">audio_interface/av_config/control/sdat</twDest><twTotPathDel>8.597</twTotPathDel><twClkSkew dest = "0.238" src = "0.247">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/data_12</twSrc><twDest BELType='FF'>audio_interface/av_config/control/sdat</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/av_config/control/data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/data_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>audio_interface/av_config/control/data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.268</twDelInfo><twComp>N148</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>audio_interface/av_config/control/data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4</twBEL><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.662</twDelInfo><twComp>audio_interface/av_config/control/stage[4]_sdat_Mux_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>audio_interface/av_config/control/sdat</twComp><twBEL>audio_interface/av_config/control/sdat_rstpot</twBEL><twBEL>audio_interface/av_config/control/sdat</twBEL></twPathDel><twLogDel>1.407</twLogDel><twRouteDel>7.190</twRouteDel><twTotDel>8.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.388</twSlack><twSrc BELType="FF">audio_interface/av_config/control/data_10</twSrc><twDest BELType="FF">audio_interface/av_config/control/sdat</twDest><twTotPathDel>8.371</twTotPathDel><twClkSkew dest = "0.238" src = "0.247">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/data_10</twSrc><twDest BELType='FF'>audio_interface/av_config/control/sdat</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/av_config/control/data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/data_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y106.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>audio_interface/av_config/control/data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y106.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.268</twDelInfo><twComp>N148</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>audio_interface/av_config/control/data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4</twBEL><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.662</twDelInfo><twComp>audio_interface/av_config/control/stage[4]_sdat_Mux_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>audio_interface/av_config/control/sdat</twComp><twBEL>audio_interface/av_config/control/sdat_rstpot</twBEL><twBEL>audio_interface/av_config/control/sdat</twBEL></twPathDel><twLogDel>1.407</twLogDel><twRouteDel>6.964</twRouteDel><twTotDel>8.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.610</twSlack><twSrc BELType="FF">audio_interface/av_config/control/stage_0</twSrc><twDest BELType="FF">audio_interface/av_config/control/sdat</twDest><twTotPathDel>7.152</twTotPathDel><twClkSkew dest = "0.150" src = "0.156">0.006</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/stage_0</twSrc><twDest BELType='FF'>audio_interface/av_config/control/sdat</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/stage_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y103.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.468</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y103.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_8</twBEL><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>audio_interface/av_config/control/data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3</twBEL><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.662</twDelInfo><twComp>audio_interface/av_config/control/stage[4]_sdat_Mux_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y107.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>audio_interface/av_config/control/sdat</twComp><twBEL>audio_interface/av_config/control/sdat_rstpot</twBEL><twBEL>audio_interface/av_config/control/sdat</twBEL></twPathDel><twLogDel>1.478</twLogDel><twRouteDel>5.674</twRouteDel><twTotDel>7.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/lut_index_0 (SLICE_X22Y106.CE), 14 paths
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.476</twSlack><twSrc BELType="FF">audio_interface/av_config/control/stage_0</twSrc><twDest BELType="FF">audio_interface/av_config/lut_index_0</twDest><twTotPathDel>5.278</twTotPathDel><twClkSkew dest = "0.235" src = "0.249">0.014</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/stage_0</twSrc><twDest BELType='FF'>audio_interface/av_config/lut_index_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/stage_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.696</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2</twComp><twBEL>audio_interface/av_config/control_state_FSM_FFd2-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2</twComp><twBEL>audio_interface/av_config/control_state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>audio_interface/av_config/lut_index&lt;3&gt;</twComp><twBEL>audio_interface/av_config/_n0068_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>audio_interface/av_config/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>audio_interface/av_config/lut_index&lt;3&gt;</twComp><twBEL>audio_interface/av_config/lut_index_0</twBEL></twPathDel><twLogDel>1.407</twLogDel><twRouteDel>3.871</twRouteDel><twTotDel>5.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.626</twSlack><twSrc BELType="FF">audio_interface/av_config/control/acks_2</twSrc><twDest BELType="FF">audio_interface/av_config/lut_index_0</twDest><twTotPathDel>5.121</twTotPathDel><twClkSkew dest = "0.235" src = "0.256">0.021</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/acks_2</twSrc><twDest BELType='FF'>audio_interface/av_config/lut_index_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>audio_interface/av_config/control/acks&lt;1&gt;</twComp><twBEL>audio_interface/av_config/control/acks_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>audio_interface/av_config/control/acks&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2</twComp><twBEL>audio_interface/av_config/control_state_FSM_FFd2-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2</twComp><twBEL>audio_interface/av_config/control_state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>audio_interface/av_config/lut_index&lt;3&gt;</twComp><twBEL>audio_interface/av_config/_n0068_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>audio_interface/av_config/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>audio_interface/av_config/lut_index&lt;3&gt;</twComp><twBEL>audio_interface/av_config/lut_index_0</twBEL></twPathDel><twLogDel>1.390</twLogDel><twRouteDel>3.731</twRouteDel><twTotDel>5.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.657</twSlack><twSrc BELType="FF">audio_interface/av_config/control/acks_0</twSrc><twDest BELType="FF">audio_interface/av_config/lut_index_0</twDest><twTotPathDel>5.090</twTotPathDel><twClkSkew dest = "0.235" src = "0.256">0.021</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/acks_0</twSrc><twDest BELType='FF'>audio_interface/av_config/lut_index_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio_interface/av_config/control/acks&lt;0&gt;</twComp><twBEL>audio_interface/av_config/control/acks_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.508</twDelInfo><twComp>audio_interface/av_config/control/acks&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2</twComp><twBEL>audio_interface/av_config/control_state_FSM_FFd2-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2</twComp><twBEL>audio_interface/av_config/control_state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>audio_interface/av_config/lut_index&lt;3&gt;</twComp><twBEL>audio_interface/av_config/_n0068_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>audio_interface/av_config/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>audio_interface/av_config/lut_index&lt;3&gt;</twComp><twBEL>audio_interface/av_config/lut_index_0</twBEL></twPathDel><twLogDel>1.407</twLogDel><twRouteDel>3.683</twRouteDel><twTotDel>5.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/lut_index_3 (SLICE_X22Y106.CE), 14 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.512</twSlack><twSrc BELType="FF">audio_interface/av_config/control/stage_0</twSrc><twDest BELType="FF">audio_interface/av_config/lut_index_3</twDest><twTotPathDel>5.242</twTotPathDel><twClkSkew dest = "0.235" src = "0.249">0.014</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/stage_0</twSrc><twDest BELType='FF'>audio_interface/av_config/lut_index_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/stage_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.696</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2</twComp><twBEL>audio_interface/av_config/control_state_FSM_FFd2-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2</twComp><twBEL>audio_interface/av_config/control_state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>audio_interface/av_config/lut_index&lt;3&gt;</twComp><twBEL>audio_interface/av_config/_n0068_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>audio_interface/av_config/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>audio_interface/av_config/lut_index&lt;3&gt;</twComp><twBEL>audio_interface/av_config/lut_index_3</twBEL></twPathDel><twLogDel>1.371</twLogDel><twRouteDel>3.871</twRouteDel><twTotDel>5.242</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.662</twSlack><twSrc BELType="FF">audio_interface/av_config/control/acks_2</twSrc><twDest BELType="FF">audio_interface/av_config/lut_index_3</twDest><twTotPathDel>5.085</twTotPathDel><twClkSkew dest = "0.235" src = "0.256">0.021</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/acks_2</twSrc><twDest BELType='FF'>audio_interface/av_config/lut_index_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>audio_interface/av_config/control/acks&lt;1&gt;</twComp><twBEL>audio_interface/av_config/control/acks_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>audio_interface/av_config/control/acks&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2</twComp><twBEL>audio_interface/av_config/control_state_FSM_FFd2-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2</twComp><twBEL>audio_interface/av_config/control_state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>audio_interface/av_config/lut_index&lt;3&gt;</twComp><twBEL>audio_interface/av_config/_n0068_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>audio_interface/av_config/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>audio_interface/av_config/lut_index&lt;3&gt;</twComp><twBEL>audio_interface/av_config/lut_index_3</twBEL></twPathDel><twLogDel>1.354</twLogDel><twRouteDel>3.731</twRouteDel><twTotDel>5.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.693</twSlack><twSrc BELType="FF">audio_interface/av_config/control/acks_0</twSrc><twDest BELType="FF">audio_interface/av_config/lut_index_3</twDest><twTotPathDel>5.054</twTotPathDel><twClkSkew dest = "0.235" src = "0.256">0.021</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/acks_0</twSrc><twDest BELType='FF'>audio_interface/av_config/lut_index_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X12Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>audio_interface/av_config/control/acks&lt;0&gt;</twComp><twBEL>audio_interface/av_config/control/acks_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.508</twDelInfo><twComp>audio_interface/av_config/control/acks&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2</twComp><twBEL>audio_interface/av_config/control_state_FSM_FFd2-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y107.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2</twComp><twBEL>audio_interface/av_config/control_state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>audio_interface/av_config/lut_index&lt;3&gt;</twComp><twBEL>audio_interface/av_config/_n0068_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>audio_interface/av_config/_n0068_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>audio_interface/av_config/lut_index&lt;3&gt;</twComp><twBEL>audio_interface/av_config/lut_index_3</twBEL></twPathDel><twLogDel>1.371</twLogDel><twRouteDel>3.683</twRouteDel><twTotDel>5.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP &quot;audio_interface_pll_clkout0&quot;
        TS_clock_generator_clkfx * 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/data_12 (SLICE_X22Y105.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="FF">audio_interface/av_config/i2c_start</twSrc><twDest BELType="FF">audio_interface/av_config/control/data_12</twDest><twTotPathDel>0.314</twTotPathDel><twClkSkew dest = "0.034" src = "0.037">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/av_config/i2c_start</twSrc><twDest BELType='FF'>audio_interface/av_config/control/data_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y107.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2</twComp><twBEL>audio_interface/av_config/i2c_start</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>audio_interface/av_config/i2c_start</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y105.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>audio_interface/av_config/control/data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/data_12</twBEL></twPathDel><twLogDel>0.158</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/data_11 (SLICE_X22Y105.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="FF">audio_interface/av_config/i2c_start</twSrc><twDest BELType="FF">audio_interface/av_config/control/data_11</twDest><twTotPathDel>0.318</twTotPathDel><twClkSkew dest = "0.034" src = "0.037">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/av_config/i2c_start</twSrc><twDest BELType='FF'>audio_interface/av_config/control/data_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y107.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2</twComp><twBEL>audio_interface/av_config/i2c_start</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>audio_interface/av_config/i2c_start</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y105.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>audio_interface/av_config/control/data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/data_11</twBEL></twPathDel><twLogDel>0.162</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/data_10 (SLICE_X22Y105.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.323</twSlack><twSrc BELType="FF">audio_interface/av_config/i2c_start</twSrc><twDest BELType="FF">audio_interface/av_config/control/data_10</twDest><twTotPathDel>0.320</twTotPathDel><twClkSkew dest = "0.034" src = "0.037">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/av_config/i2c_start</twSrc><twDest BELType='FF'>audio_interface/av_config/control/data_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y107.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>audio_interface/av_config/control_state_FSM_FFd2</twComp><twBEL>audio_interface/av_config/i2c_start</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>audio_interface/av_config/i2c_start</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y105.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>audio_interface/av_config/control/data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/data_10</twBEL></twPathDel><twLogDel>0.164</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="155"><twPinLimitBanner>Component Switching Limit Checks: TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP &quot;audio_interface_pll_clkout0&quot;
        TS_clock_generator_clkfx * 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="156" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="audio_interface/pll/clkout1_buf/I0" logResource="audio_interface/pll/clkout1_buf/I0" locationPin="BUFGMUX_X2Y10.I0" clockNet="audio_interface/pll/clkout0"/><twPinLimit anchorID="157" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="audio_interface/av_config/control/stage&lt;3&gt;/CLK" logResource="audio_interface/av_config/control/stage_0/CK" locationPin="SLICE_X12Y106.CLK" clockNet="audio_interface/main_clk"/><twPinLimit anchorID="158" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="audio_interface/av_config/control/stage&lt;3&gt;/CLK" logResource="audio_interface/av_config/control/stage_2/CK" locationPin="SLICE_X12Y106.CLK" clockNet="audio_interface/main_clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="159"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="8.994" errors="0" errorRollup="0" items="0" itemsRollup="47578"/><twConstRollup name="TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 0.75 HIGH 50%;" type="child" depth="1" requirement="13.333" prefType="period" actual="8.463" actualRollup="N/A" errors="0" errorRollup="0" items="24322" itemsRollup="0"/><twConstRollup name="TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180" fullName="TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180         = PERIOD TIMEGRP         &quot;memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0" fullName="TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0         = PERIOD TIMEGRP         &quot;memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 6 HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         = PERIOD TIMEGRP         &quot;memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 0.375 HIGH 50%;" type="child" depth="1" requirement="26.667" prefType="period" actual="16.000" actualRollup="22.733" errors="0" errorRollup="0" items="48" itemsRollup="23208"/><twConstRollup name="TS_clock_generator_clkfx" fullName="TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;         TS_memory_interface_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 2.66666667 HIGH 50%;" type="child" depth="2" requirement="10.000" prefType="period" actual="8.525" actualRollup="4.419" errors="0" errorRollup="0" items="22767" itemsRollup="441"/><twConstRollup name="TS_AUD_XCK_OBUF" fullName="TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *         0.112903226 HIGH 50%;" type="child" depth="3" requirement="88.571" prefType="period" actual="1.825" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_audio_interface_pll_clkout0" fullName="TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP &quot;audio_interface_pll_clkout0&quot;         TS_clock_generator_clkfx * 0.5 HIGH 50%;" type="child" depth="3" requirement="20.000" prefType="period" actual="8.838" actualRollup="N/A" errors="0" errorRollup="0" items="405" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="160">0</twUnmetConstCnt><twDataSheet anchorID="161" twNameLen="15"><twClk2SUList anchorID="162" twDestWidth="3"><twDest>CLK</twDest><twClk2SU><twSrc>CLK</twSrc><twRiseRise>8.838</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="163"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>47578</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3818</twConnCnt></twConstCov><twStats anchorID="164"><twMinPer>16.000</twMinPer><twFootnote number="1" /><twMaxFreq>62.500</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed May 04 17:28:49 2022 </twTimestamp></twFoot><twClientInfo anchorID="165"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4647 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
