\hypertarget{namespaceavrpp_1_1bus}{
\section{avrpp::bus Namespace Reference}
\label{namespaceavrpp_1_1bus}\index{avrpp::bus@{avrpp::bus}}
}


A namespace containing classes describing logical buses consisting of several logical pins.  


\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structavrpp_1_1bus_1_1pin__io__grouping__category}{pin\_\-io\_\-grouping\_\-category}
\begin{DoxyCompactList}\small\item\em A template category class used to group logical pins to optimize setting their values. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1pin__to__io__grouping__transformation}{pin\_\-to\_\-io\_\-grouping\_\-transformation}
\begin{DoxyCompactList}\small\item\em Transformation of a pin to io grouping category. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1pin__to__update__grouping__transformation}{pin\_\-to\_\-update\_\-grouping\_\-transformation}
\begin{DoxyCompactList}\small\item\em Transformation of a pin to update category. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1pin__to__config__grouping__transformation}{pin\_\-to\_\-config\_\-grouping\_\-transformation}
\begin{DoxyCompactList}\small\item\em Transformation of a pin to config category. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1bus__pin}{bus\_\-pin}
\begin{DoxyCompactList}\small\item\em A class describing an output pin inside a bus. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1get__port}{get\_\-port}
\begin{DoxyCompactList}\small\item\em Used as a transformation class when categorizing pins by port. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1get__bulk}{get\_\-bulk}
\begin{DoxyCompactList}\small\item\em Used as a transformation class when categorizing pins by bulk. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1type__and__number}{type\_\-and\_\-number}
\begin{DoxyCompactList}\small\item\em A wrapper class for a type and number. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1get__bulk__and__shift}{get\_\-bulk\_\-and\_\-shift}
\begin{DoxyCompactList}\small\item\em Used as a transformation class when categorizing pins by bulk and bit shift. \item\end{DoxyCompactList}\item 
class \hyperlink{classavrpp_1_1bus_1_1bus__pin__wrapper_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_01_4}{bus\_\-pin\_\-wrapper$<$ ::avrpp::typelist::typelist$<$ head, tail $>$ $>$}
\begin{DoxyCompactList}\small\item\em Gets a typelist of pins in a bus (elder ones go first) and converts it into a list of \hyperlink{structavrpp_1_1bus_1_1bus__pin}{bus\_\-pin} $<$pin,bus\_\-bit$>$ classes. \item\end{DoxyCompactList}\item 
class \hyperlink{classavrpp_1_1bus_1_1bus__pin__wrapper_3_01_1_1avrpp_1_1typelist_1_1null__list_01_4}{bus\_\-pin\_\-wrapper$<$ ::avrpp::typelist::null\_\-list $>$}
\begin{DoxyCompactList}\small\item\em Gets a typelist of pins in a bus (elder ones go first) and converts it into a list of \hyperlink{structavrpp_1_1bus_1_1bus__pin}{bus\_\-pin} $<$pin,bus\_\-bit$>$ classes. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1group__base_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__data__type_01_4}{group\_\-base$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, bus\_\-data\_\-type $>$}
\begin{DoxyCompactList}\small\item\em A class optimizing group operations. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1group__base_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}{group\_\-base$<$ ::avrpp::typelist::null\_\-list, bus\_\-type $>$}
\begin{DoxyCompactList}\small\item\em A class optimizing group operations. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1group__options_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}{group\_\-options$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, bus\_\-type $>$}
\begin{DoxyCompactList}\small\item\em A class optimizing setting options for similar pins. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1group__options_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}{group\_\-options$<$ ::avrpp::typelist::null\_\-list, bus\_\-type $>$}
\begin{DoxyCompactList}\small\item\em A class optimizing setting options for similar pins. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1get__options__transformation}{get\_\-options\_\-transformation}
\begin{DoxyCompactList}\small\item\em A transformation to extract options. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1do__config__options}{do\_\-config\_\-options}
\begin{DoxyCompactList}\small\item\em To be used with foreach$<$$>$ to configure pin options. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1group__iobase_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}{group\_\-iobase$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, bus\_\-type $>$}
\begin{DoxyCompactList}\small\item\em A class optimizing group I/O. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1group__iobase_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}{group\_\-iobase$<$ ::avrpp::typelist::null\_\-list, bus\_\-type $>$}
\begin{DoxyCompactList}\small\item\em A class optimizing group I/O. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1group__output_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}{group\_\-output$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, bus\_\-type $>$}
\begin{DoxyCompactList}\small\item\em A class optimizing group output and config. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1group__output_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}{group\_\-output$<$ ::avrpp::typelist::null\_\-list, bus\_\-type $>$}
\begin{DoxyCompactList}\small\item\em A class optimizing group output. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1group__update__outputs_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}{group\_\-update\_\-outputs$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, bus\_\-type $>$}
\begin{DoxyCompactList}\small\item\em A class optimizing group update. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1group__update__outputs_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}{group\_\-update\_\-outputs$<$ ::avrpp::typelist::null\_\-list, bus\_\-type $>$}
\begin{DoxyCompactList}\small\item\em A class optimizing group update and config. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1group__input_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}{group\_\-input$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, bus\_\-type $>$}
\begin{DoxyCompactList}\small\item\em A class optimizing group output and config. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1group__input_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}{group\_\-input$<$ ::avrpp::typelist::null\_\-list, bus\_\-type $>$}
\begin{DoxyCompactList}\small\item\em A class optimizing group output. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1group__update__inputs_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01bus__type_01_4}{group\_\-update\_\-inputs$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, bus\_\-type $>$}
\begin{DoxyCompactList}\small\item\em A class optimizing group update. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1group__update__inputs_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01bus__type_01_4}{group\_\-update\_\-inputs$<$ ::avrpp::typelist::null\_\-list, bus\_\-type $>$}
\begin{DoxyCompactList}\small\item\em A class optimizing group update and config. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1do__config}{do\_\-config}
\begin{DoxyCompactList}\small\item\em Performs configuration. To be run by foreach. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1do__update}{do\_\-update}
\begin{DoxyCompactList}\small\item\em Performs update. To be run by foreach. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1do__read__outs}{do\_\-read\_\-outs}
\begin{DoxyCompactList}\small\item\em Reads out bits. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1do__out}{do\_\-out}
\begin{DoxyCompactList}\small\item\em Performs output. To be run by foreach. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1do__in}{do\_\-in}
\begin{DoxyCompactList}\small\item\em Performs output. To be run by foreach. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1accumulate__bits_3_01_1_1avrpp_1_1typelist_1_1typelist_3_01head_00_01tail_01_4_00_01processor_01_4}{accumulate\_\-bits$<$ ::avrpp::typelist::typelist$<$ head, tail $>$, processor $>$}
\begin{DoxyCompactList}\small\item\em Joins bit masks returned by call () using bitwise OR. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1accumulate__bits_3_01_1_1avrpp_1_1typelist_1_1null__list_00_01processor_01_4}{accumulate\_\-bits$<$ ::avrpp::typelist::null\_\-list, processor $>$}
\begin{DoxyCompactList}\small\item\em Joins bit masks returned by call () using bitwise OR. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1get__bulk__type}{get\_\-bulk\_\-type}
\begin{DoxyCompactList}\small\item\em Get port type for bulk ops. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1output__bus}{output\_\-bus}
\begin{DoxyCompactList}\small\item\em Joins several physical or virtual output pins into a single logical output bus. \item\end{DoxyCompactList}\item 
struct \hyperlink{structavrpp_1_1bus_1_1input__bus}{input\_\-bus}
\begin{DoxyCompactList}\small\item\em Joins several physical or virtual input pins into a single logical input bus. \item\end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
A namespace containing classes describing logical buses consisting of several logical pins. 