// Seed: 2000641991
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input uwire id_2,
    input wor id_3
);
  assign id_1 = 1;
  wire id_5;
  module_2(
      id_3,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_3,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_3,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1
  );
  assign id_5 = id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output supply1 id_2
);
  wire id_4 = 1;
  module_0(
      id_1, id_2, id_0, id_1
  );
endmodule
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    input wire id_5,
    output tri id_6,
    input wire id_7,
    output supply0 id_8,
    output uwire id_9,
    input tri id_10,
    output wand id_11,
    output wire id_12,
    input uwire id_13,
    output tri1 id_14,
    output tri id_15,
    input wand id_16,
    output tri0 id_17,
    input wire id_18,
    input supply1 id_19,
    input supply1 id_20,
    output supply1 id_21,
    input wire id_22,
    input wor id_23
    , id_37,
    output tri1 id_24,
    input tri1 id_25,
    input uwire id_26,
    input tri1 id_27,
    input tri id_28,
    input uwire id_29
    , id_38,
    input supply0 id_30,
    input tri id_31,
    input tri module_2,
    input tri0 id_33,
    output supply1 id_34,
    output wor id_35
);
  wire id_39;
  assign id_17 = 1;
endmodule
