Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 27 23:05:07 2018
| Host         : DESKTOP-SAKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_reactionTimer_timing_summary_routed.rpt -rpx TOP_reactionTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_reactionTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.355        0.000                      0                 1690        0.130        0.000                      0                 1690        4.500        0.000                       0                   874  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
in_100MHzClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
in_100MHzClock        0.355        0.000                      0                 1690        0.130        0.000                      0                 1690        4.500        0.000                       0                   874  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  in_100MHzClock
  To Clock:  in_100MHzClock

Setup :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 globalTimer/out_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.429ns  (logic 7.088ns (75.174%)  route 2.341ns (24.826%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.821     5.424    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  globalTimer/out_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  globalTimer/out_time_reg[3]/Q
                         net (fo=2, routed)           0.848     6.789    reactionTimerProcessor/prepareBusyDetector/globalTimerCounter[3]
    SLICE_X11Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.913 r  reactionTimerProcessor/prepareBusyDetector/_i_14/O
                         net (fo=1, routed)           0.677     7.591    reactionTimerProcessor/statePrepareProcessor/B[3]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    11.442 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.444    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.962 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.814    13.776    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.413 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.413    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.530 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.530    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.853 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.853    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed0_in[29]
    SLICE_X12Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.524    14.947    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.109    15.207    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -14.853    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 globalTimer/out_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.421ns  (logic 7.080ns (75.153%)  route 2.341ns (24.847%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.821     5.424    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  globalTimer/out_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  globalTimer/out_time_reg[3]/Q
                         net (fo=2, routed)           0.848     6.789    reactionTimerProcessor/prepareBusyDetector/globalTimerCounter[3]
    SLICE_X11Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.913 r  reactionTimerProcessor/prepareBusyDetector/_i_14/O
                         net (fo=1, routed)           0.677     7.591    reactionTimerProcessor/statePrepareProcessor/B[3]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    11.442 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.444    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.962 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.814    13.776    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.413 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.413    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.530 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.530    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.845 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    14.845    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed0_in[31]
    SLICE_X12Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.524    14.947    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.109    15.207    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -14.845    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 globalTimer/out_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.345ns  (logic 7.004ns (74.951%)  route 2.341ns (25.049%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.821     5.424    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  globalTimer/out_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  globalTimer/out_time_reg[3]/Q
                         net (fo=2, routed)           0.848     6.789    reactionTimerProcessor/prepareBusyDetector/globalTimerCounter[3]
    SLICE_X11Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.913 r  reactionTimerProcessor/prepareBusyDetector/_i_14/O
                         net (fo=1, routed)           0.677     7.591    reactionTimerProcessor/statePrepareProcessor/B[3]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    11.442 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.444    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.962 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.814    13.776    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.413 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.413    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.530 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.530    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.769 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    14.769    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed0_in[30]
    SLICE_X12Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.524    14.947    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.109    15.207    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -14.769    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 globalTimer/out_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 6.984ns (74.897%)  route 2.341ns (25.103%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.821     5.424    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  globalTimer/out_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  globalTimer/out_time_reg[3]/Q
                         net (fo=2, routed)           0.848     6.789    reactionTimerProcessor/prepareBusyDetector/globalTimerCounter[3]
    SLICE_X11Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.913 r  reactionTimerProcessor/prepareBusyDetector/_i_14/O
                         net (fo=1, routed)           0.677     7.591    reactionTimerProcessor/statePrepareProcessor/B[3]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    11.442 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.444    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.962 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.814    13.776    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.413 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.413    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.530 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.530    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.749 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.749    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed0_in[28]
    SLICE_X12Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.524    14.947    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[28]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.109    15.207    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[28]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -14.749    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 globalTimer/out_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 6.971ns (74.862%)  route 2.341ns (25.138%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.821     5.424    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  globalTimer/out_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  globalTimer/out_time_reg[3]/Q
                         net (fo=2, routed)           0.848     6.789    reactionTimerProcessor/prepareBusyDetector/globalTimerCounter[3]
    SLICE_X11Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.913 r  reactionTimerProcessor/prepareBusyDetector/_i_14/O
                         net (fo=1, routed)           0.677     7.591    reactionTimerProcessor/statePrepareProcessor/B[3]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    11.442 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.444    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.962 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.814    13.776    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.413 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.413    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.736 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.736    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed0_in[25]
    SLICE_X12Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.524    14.947    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)        0.109    15.207    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -14.736    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 globalTimer/out_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 6.963ns (74.840%)  route 2.341ns (25.160%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.821     5.424    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  globalTimer/out_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  globalTimer/out_time_reg[3]/Q
                         net (fo=2, routed)           0.848     6.789    reactionTimerProcessor/prepareBusyDetector/globalTimerCounter[3]
    SLICE_X11Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.913 r  reactionTimerProcessor/prepareBusyDetector/_i_14/O
                         net (fo=1, routed)           0.677     7.591    reactionTimerProcessor/statePrepareProcessor/B[3]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    11.442 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.444    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.962 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.814    13.776    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.413 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.413    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.728 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.728    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed0_in[27]
    SLICE_X12Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.524    14.947    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)        0.109    15.207    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -14.728    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 globalTimer/out_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 6.887ns (74.633%)  route 2.341ns (25.367%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.821     5.424    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  globalTimer/out_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  globalTimer/out_time_reg[3]/Q
                         net (fo=2, routed)           0.848     6.789    reactionTimerProcessor/prepareBusyDetector/globalTimerCounter[3]
    SLICE_X11Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.913 r  reactionTimerProcessor/prepareBusyDetector/_i_14/O
                         net (fo=1, routed)           0.677     7.591    reactionTimerProcessor/statePrepareProcessor/B[3]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    11.442 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.444    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.962 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.814    13.776    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.413 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.413    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.652 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.652    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed0_in[26]
    SLICE_X12Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.524    14.947    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[26]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)        0.109    15.207    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[26]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -14.652    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 5.913ns (64.657%)  route 3.232ns (35.343%))
  Logic Levels:           19  (CARRY4=15 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.821     5.424    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y47          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456     5.880 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/Q
                         net (fo=5, routed)           0.667     6.547    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/Q[0]
    SLICE_X9Y47          LUT2 (Prop_lut2_I0_O)        0.124     6.671 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[11]_i_48/O
                         net (fo=1, routed)           0.000     6.671    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.072 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.072    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.186    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.001     7.301    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.415    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.529    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.643    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.757    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.871    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.205 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[1]
                         net (fo=20, routed)          0.844     9.049    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_6
    SLICE_X10Y53         LUT3 (Prop_lut3_I1_O)        0.303     9.352 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.352    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.885 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.885    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.200 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_10/O[3]
                         net (fo=1, routed)           0.458    10.658    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_2[3]
    SLICE_X11Y54         LUT2 (Prop_lut2_I1_O)        0.307    10.965 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[19]_i_8/O
                         net (fo=1, routed)           0.000    10.965    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_71
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.515 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.515    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.849 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.521    12.369    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3_n_6
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    13.205 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.205    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_2_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.520 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.742    14.262    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2_n_4
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.307    14.569 r  reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_1/O
                         net (fo=1, routed)           0.000    14.569    reactionTimerProcessor/statePrepareProcessor/out_delay[27]_i_1_n_0
    SLICE_X9Y57          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.523    14.946    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]/C
                         clock pessimism              0.187    15.133    
                         clock uncertainty           -0.035    15.097    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)        0.031    15.128    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -14.569    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 globalTimer/out_time_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 6.867ns (74.578%)  route 2.341ns (25.422%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.821     5.424    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  globalTimer/out_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  globalTimer/out_time_reg[3]/Q
                         net (fo=2, routed)           0.848     6.789    reactionTimerProcessor/prepareBusyDetector/globalTimerCounter[3]
    SLICE_X11Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.913 r  reactionTimerProcessor/prepareBusyDetector/_i_14/O
                         net (fo=1, routed)           0.677     7.591    reactionTimerProcessor/statePrepareProcessor/B[3]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    11.442 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.444    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.962 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.814    13.776    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.413 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.413    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.632 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.632    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed0_in[24]
    SLICE_X12Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.524    14.947    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[24]/C
                         clock pessimism              0.187    15.134    
                         clock uncertainty           -0.035    15.098    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)        0.109    15.207    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[24]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 6.037ns (66.129%)  route 3.092ns (33.871%))
  Logic Levels:           20  (CARRY4=16 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.821     5.424    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y47          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.456     5.880 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/Q
                         net (fo=5, routed)           0.667     6.547    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/Q[0]
    SLICE_X9Y47          LUT2 (Prop_lut2_I0_O)        0.124     6.671 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[11]_i_48/O
                         net (fo=1, routed)           0.000     6.671    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.072 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.072    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.186    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.001     7.301    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.415    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.529    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.643    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.757    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.871 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.871    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.205 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[1]
                         net (fo=20, routed)          0.844     9.049    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_6
    SLICE_X10Y53         LUT3 (Prop_lut3_I1_O)        0.303     9.352 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.352    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.885 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.885    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.200 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_10/O[3]
                         net (fo=1, routed)           0.458    10.658    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_2[3]
    SLICE_X11Y54         LUT2 (Prop_lut2_I1_O)        0.307    10.965 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[19]_i_8/O
                         net (fo=1, routed)           0.000    10.965    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_71
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.515 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.515    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.849 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.521    12.369    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3_n_6
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    13.205 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.205    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_2_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.322 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.322    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.645 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3/O[1]
                         net (fo=1, routed)           0.601    14.247    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3_n_6
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.306    14.553 r  reactionTimerProcessor/statePrepareProcessor/out_delay[29]_i_2/O
                         net (fo=1, routed)           0.000    14.553    reactionTimerProcessor/statePrepareProcessor/out_delay[29]_i_2_n_0
    SLICE_X11Y58         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         1.526    14.949    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]/C
                         clock pessimism              0.187    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X11Y58         FDRE (Setup_fdre_C_D)        0.032    15.132    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -14.553    
  -------------------------------------------------------------------
                         slack                                  0.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/tickCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.571     1.490    reactionTimerProcessor/stateTestProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  reactionTimerProcessor/stateTestProcessor/tickCounter_reg[5]/Q
                         net (fo=4, routed)           0.078     1.710    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/Q[5]
    SLICE_X12Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.755 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.755    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1[5]_i_1_n_0
    SLICE_X12Y64         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.841     2.006    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1_reg[5]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X12Y64         FDRE (Hold_fdre_C_D)         0.121     1.624    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/out_ssdOutput_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.594     1.513    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[21]/Q
                         net (fo=1, routed)           0.053     1.707    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits[21]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.045     1.752 r  reactionTimerProcessor/stateIdleProcessor/out_ssdOutput[21]_i_1/O
                         net (fo=1, routed)           0.000     1.752    reactionTimerProcessor/stateIdleProcessor_n_10
    SLICE_X1Y72          FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.864     2.029    reactionTimerProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y72          FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[21]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X1Y72          FDSE (Hold_fdse_C_D)         0.092     1.618    reactionTimerProcessor/out_ssdOutput_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.590     1.509    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y74          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDSE (Prop_fdse_C_Q)         0.141     1.650 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[23]/Q
                         net (fo=1, routed)           0.057     1.708    reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd[23]
    SLICE_X4Y74          LUT6 (Prop_lut6_I0_O)        0.045     1.753 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_ssdNumberDisplay[23]_i_1/O
                         net (fo=1, routed)           0.000     1.753    reactionTimerProcessor/stateResultProcessor/testResultSeperator_n_10
    SLICE_X4Y74          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.858     2.023    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y74          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[23]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X4Y74          FDSE (Hold_fdse_C_D)         0.092     1.614    reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.593     1.512    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y72          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDSE (Prop_fdse_C_Q)         0.141     1.653 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[15]/Q
                         net (fo=1, routed)           0.058     1.712    reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd[15]
    SLICE_X4Y72          LUT6 (Prop_lut6_I0_O)        0.045     1.757 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_ssdNumberDisplay[15]_i_1/O
                         net (fo=1, routed)           0.000     1.757    reactionTimerProcessor/stateResultProcessor/testResultSeperator_n_16
    SLICE_X4Y72          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.861     2.026    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y72          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[15]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y72          FDSE (Hold_fdse_C_D)         0.091     1.616    reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.885%)  route 0.115ns (38.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.593     1.512    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y72          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDSE (Prop_fdse_C_Q)         0.141     1.653 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[29]/Q
                         net (fo=1, routed)           0.115     1.768    reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd[29]
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_ssdNumberDisplay[29]_i_1/O
                         net (fo=1, routed)           0.000     1.813    reactionTimerProcessor/stateResultProcessor/testResultSeperator_n_5
    SLICE_X2Y72          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.864     2.029    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y72          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[29]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y72          FDSE (Hold_fdse_C_D)         0.121     1.670    reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clock1kHz/out_dividedClock_reg/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startButtonDebouncer/enableDetector/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.402%)  route 0.089ns (38.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.595     1.514    clock1kHz/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  clock1kHz/out_dividedClock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  clock1kHz/out_dividedClock_reg/Q
                         net (fo=3, routed)           0.089     1.744    startButtonDebouncer/enableDetector/D[0]
    SLICE_X0Y79          FDRE                                         r  startButtonDebouncer/enableDetector/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.866     2.031    startButtonDebouncer/enableDetector/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  startButtonDebouncer/enableDetector/pipeline_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.075     1.589    startButtonDebouncer/enableDetector/pipeline_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.265ns (56.258%)  route 0.206ns (43.742%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.642     1.562    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X11Y47         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/Q
                         net (fo=5, routed)           0.206     1.909    reactionTimerProcessor/statePrepareProcessor/out_data[0]
    SLICE_X11Y50         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.033 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.033    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[3]_i_1_n_6
    SLICE_X11Y50         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.847     2.012    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[1]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.866    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 globalTimer/out_time_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            globalTimer/out_time_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.642     1.562    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  globalTimer/out_time_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  globalTimer/out_time_reg[10]/Q
                         net (fo=2, routed)           0.127     1.852    globalTimer/globalTimerCounter[10]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.008 r  globalTimer/out_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.009    globalTimer/out_time_reg[8]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.062 r  globalTimer/out_time_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.062    globalTimer/out_time_reg[12]_i_1_n_7
    SLICE_X14Y50         FDRE                                         r  globalTimer/out_time_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.847     2.012    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  globalTimer/out_time_reg[12]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.895    globalTimer/out_time_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.515%)  route 0.113ns (44.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.596     1.515    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y69          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDSE (Prop_fdse_C_Q)         0.141     1.656 r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[28]/Q
                         net (fo=2, routed)           0.113     1.769    reactionTimerProcessor/stateIdleProcessor/Q[28]
    SLICE_X0Y69          FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.867     2.032    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[28]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.072     1.601    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/pipeline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/idleCounter/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.168%)  route 0.118ns (38.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.591     1.510    reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/pipeline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/pipeline_reg[1]/Q
                         net (fo=4, routed)           0.118     1.769    reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector_n_1
    SLICE_X6Y76          LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  reactionTimerProcessor/stateResultProcessor/idleCounter/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.814    reactionTimerProcessor/stateResultProcessor/idleCounter/state[0]_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/idleCounter/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=873, routed)         0.859     2.024    reactionTimerProcessor/stateResultProcessor/idleCounter/in_100MHzClock_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/idleCounter/state_reg[0]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.121     1.644    reactionTimerProcessor/stateResultProcessor/idleCounter/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         in_100MHzClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y74     clock1kHz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76     clock1kHz/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y47    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y50     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y49     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y50    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y50    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y50    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y50    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y53    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y54    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     reactionTimerProcessor/statePrepareProcessor/out_delay_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y57     reactionTimerProcessor/statePrepareProcessor/out_delay_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y57     reactionTimerProcessor/statePrepareProcessor/out_delay_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y57     reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y50     reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y51    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y52    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[20]/C



