HelpInfo,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/BuildNumber.vhd'.||FineSteeringMirror.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/crc_byte.vhd'.||FineSteeringMirror.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||FineSteeringMirror.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||FineSteeringMirror.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||FineSteeringMirror.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||FineSteeringMirror.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'.||FineSteeringMirror.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||FineSteeringMirror.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'.||FineSteeringMirror.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'.||FineSteeringMirror.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||FineSteeringMirror.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||FineSteeringMirror.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/64||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||FineSteeringMirror.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/65||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'.||FineSteeringMirror.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/66||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||FineSteeringMirror.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/67||fifo_peek.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/58
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||FineSteeringMirror.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||FineSteeringMirror.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||FineSteeringMirror.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'.||FineSteeringMirror.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/crc_stream.vhd'.||FineSteeringMirror.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/crc_fifo.vhd'.||FineSteeringMirror.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'.||FineSteeringMirror.srr(74);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||FineSteeringMirror.srr(75);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||FineSteeringMirror.srr(76);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||FineSteeringMirror.srr(77);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo_peek.vhd'.||FineSteeringMirror.srr(78);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClkPeek.vhd'.||FineSteeringMirror.srr(79);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/79||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||FineSteeringMirror.srr(80);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/80||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||FineSteeringMirror.srr(81);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/81||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd'.||FineSteeringMirror.srr(82);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/82||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd'.||FineSteeringMirror.srr(83);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/83||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'.||FineSteeringMirror.srr(84);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/84||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||FineSteeringMirror.srr(86);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/86||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/128||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/130||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/132||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/134||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/136||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/138||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/142||FineSteeringMirror_sb_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/174||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/176||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/178||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/180||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/182||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/184||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/188||FineSteeringMirror_sb_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||FineSteeringMirror.srr(221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/221||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||FineSteeringMirror.srr(305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/305||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/348||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/349||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/350||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/351||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/352||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/353||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/354||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/355||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/356||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/357||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/358||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/359||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/360||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/361||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/362||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/363||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/364||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/365||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/366||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/367||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/368||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/369||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/370||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/371||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/372||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/373||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/374||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/375||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/376||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/377||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/378||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/388||FineSteeringMirror_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/389||FineSteeringMirror_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/390||FineSteeringMirror_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/391||FineSteeringMirror_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/392||FineSteeringMirror_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module Main from library work||FineSteeringMirror.srr(407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/407||FineSteeringMirror.v(461);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror/FineSteeringMirror.v'/linenumber/461
Implementation;Synthesis||CL159||@N: Input XTL is unused.||FineSteeringMirror.srr(421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/421||FineSteeringMirror_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/428||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/429||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/430||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/431||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||FineSteeringMirror.srr(432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/432||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||FineSteeringMirror.srr(439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/439||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||FineSteeringMirror.srr(446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/446||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||FineSteeringMirror.srr(453);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/453||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||FineSteeringMirror.srr(460);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/460||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||FineSteeringMirror.srr(470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/470||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||FineSteeringMirror.srr(471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/471||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||FineSteeringMirror.srr(472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/472||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||FineSteeringMirror.srr(473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/473||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||FineSteeringMirror.srr(474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/474||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||FineSteeringMirror.srr(475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/475||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||FineSteeringMirror.srr(476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/476||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||FineSteeringMirror.srr(477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/477||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||FineSteeringMirror.srr(478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/478||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||FineSteeringMirror.srr(479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/479||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||FineSteeringMirror.srr(480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/480||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||FineSteeringMirror.srr(481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/481||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||FineSteeringMirror.srr(482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/482||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||FineSteeringMirror.srr(483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/483||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||FineSteeringMirror.srr(484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/484||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||FineSteeringMirror.srr(485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/485||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||FineSteeringMirror.srr(486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/486||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||FineSteeringMirror.srr(487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/487||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||FineSteeringMirror.srr(488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/488||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||FineSteeringMirror.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/489||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||FineSteeringMirror.srr(490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/490||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||FineSteeringMirror.srr(491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/491||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||FineSteeringMirror.srr(492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/492||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||FineSteeringMirror.srr(493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/493||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||FineSteeringMirror.srr(494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/494||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||FineSteeringMirror.srr(495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/495||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||FineSteeringMirror.srr(496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/496||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||FineSteeringMirror.srr(497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/497||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||FineSteeringMirror.srr(498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/498||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||FineSteeringMirror.srr(499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/499||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||FineSteeringMirror.srr(500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/500||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||FineSteeringMirror.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/501||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||FineSteeringMirror.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/502||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||FineSteeringMirror.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/505||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||FineSteeringMirror.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/506||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||FineSteeringMirror.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/507||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||FineSteeringMirror.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/508||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||FineSteeringMirror.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/509||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||FineSteeringMirror.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/510||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||FineSteeringMirror.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/511||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||FineSteeringMirror.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/512||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||FineSteeringMirror.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/513||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||FineSteeringMirror.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/514||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||FineSteeringMirror.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/515||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||FineSteeringMirror.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/516||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||FineSteeringMirror.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/517||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||FineSteeringMirror.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/518||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||FineSteeringMirror.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/519||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||FineSteeringMirror.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/520||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||FineSteeringMirror.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/521||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||FineSteeringMirror.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/522||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||FineSteeringMirror.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/523||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||FineSteeringMirror.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/524||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||FineSteeringMirror.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/525||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||FineSteeringMirror.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/526||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||FineSteeringMirror.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/527||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||FineSteeringMirror.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/528||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||FineSteeringMirror.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/529||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||FineSteeringMirror.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/530||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||FineSteeringMirror.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/531||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||FineSteeringMirror.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/532||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||FineSteeringMirror.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/533||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||FineSteeringMirror.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/534||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||FineSteeringMirror.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/535||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||FineSteeringMirror.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/536||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||FineSteeringMirror.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/537||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||FineSteeringMirror.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/538||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||FineSteeringMirror.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/539||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||FineSteeringMirror.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/540||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||FineSteeringMirror.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/541||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||FineSteeringMirror.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/542||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||FineSteeringMirror.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/543||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||FineSteeringMirror.srr(544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/544||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||FineSteeringMirror.srr(545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/545||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||FineSteeringMirror.srr(546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/546||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||FineSteeringMirror.srr(547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/547||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||FineSteeringMirror.srr(548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/548||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||FineSteeringMirror.srr(549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/549||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||FineSteeringMirror.srr(550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/550||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||FineSteeringMirror.srr(551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/551||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||FineSteeringMirror.srr(552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/552||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/153
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/BuildNumber.vhd'.||FineSteeringMirror.srr(589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/589||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/crc_byte.vhd'.||FineSteeringMirror.srr(590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/590||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||FineSteeringMirror.srr(591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/591||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||FineSteeringMirror.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/592||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||FineSteeringMirror.srr(593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/593||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||FineSteeringMirror.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/594||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'.||FineSteeringMirror.srr(595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/595||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||FineSteeringMirror.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/596||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'.||FineSteeringMirror.srr(597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/597||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'.||FineSteeringMirror.srr(598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/598||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||FineSteeringMirror.srr(599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/599||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||FineSteeringMirror.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/600||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||FineSteeringMirror.srr(601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/601||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'.||FineSteeringMirror.srr(602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/602||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||FineSteeringMirror.srr(603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/603||fifo_peek.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/58
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||FineSteeringMirror.srr(604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/604||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||FineSteeringMirror.srr(605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/605||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||FineSteeringMirror.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/606||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'.||FineSteeringMirror.srr(607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/607||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/crc_stream.vhd'.||FineSteeringMirror.srr(608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/608||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/crc_fifo.vhd'.||FineSteeringMirror.srr(609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/609||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'.||FineSteeringMirror.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/610||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||FineSteeringMirror.srr(611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/611||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||FineSteeringMirror.srr(612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/612||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||FineSteeringMirror.srr(613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/613||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo_peek.vhd'.||FineSteeringMirror.srr(614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/614||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClkPeek.vhd'.||FineSteeringMirror.srr(615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/615||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||FineSteeringMirror.srr(616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/616||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||FineSteeringMirror.srr(617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/617||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd'.||FineSteeringMirror.srr(618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/618||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd'.||FineSteeringMirror.srr(619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/619||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'.||FineSteeringMirror.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/620||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||FineSteeringMirror.srr(622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/622||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.main.architecture_main.||FineSteeringMirror.srr(623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/623||Main.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/11
Implementation;Synthesis||CD279||@W:Port uart0rxfifopeekreadaddr of component registerspaceports not found on corresponding entity||FineSteeringMirror.srr(624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/624||Main.vhd(694);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/694
Implementation;Synthesis||CD279||@W:Port uart0rxfifopeekwriteaddr of component registerspaceports not found on corresponding entity||FineSteeringMirror.srr(625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/625||Main.vhd(695);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/695
Implementation;Synthesis||CD279||@W:Port uart0rxfifopeekpeekaddr of component registerspaceports not found on corresponding entity||FineSteeringMirror.srr(626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/626||Main.vhd(696);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/696
Implementation;Synthesis||CD279||@W:Port uart0rxfifopeekpeekdata of component registerspaceports not found on corresponding entity||FineSteeringMirror.srr(627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/627||Main.vhd(697);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/697
Implementation;Synthesis||CD279||@W:Port uart0rxfifopeekmultipopaddr of component registerspaceports not found on corresponding entity||FineSteeringMirror.srr(628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/628||Main.vhd(698);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/698
Implementation;Synthesis||CD279||@W:Port uart0rxfifopeekmultipopstrobe of component registerspaceports not found on corresponding entity||FineSteeringMirror.srr(629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/629||Main.vhd(699);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/699
Implementation;Synthesis||CD279||@W:Port uart0crcstartaddr of component registerspaceports not found on corresponding entity||FineSteeringMirror.srr(630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/630||Main.vhd(700);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/700
Implementation;Synthesis||CD279||@W:Port uart0crcendaddr of component registerspaceports not found on corresponding entity||FineSteeringMirror.srr(631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/631||Main.vhd(701);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/701
Implementation;Synthesis||CD279||@W:Port uart0crccurrentaddr of component registerspaceports not found on corresponding entity||FineSteeringMirror.srr(632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/632||Main.vhd(702);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/702
Implementation;Synthesis||CD279||@W:Port uart0docrc of component registerspaceports not found on corresponding entity||FineSteeringMirror.srr(633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/633||Main.vhd(703);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/703
Implementation;Synthesis||CD279||@W:Port uart0crcdone of component registerspaceports not found on corresponding entity||FineSteeringMirror.srr(634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/634||Main.vhd(704);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/704
Implementation;Synthesis||CD279||@W:Port uart0crc of component registerspaceports not found on corresponding entity||FineSteeringMirror.srr(635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/635||Main.vhd(705);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/705
Implementation;Synthesis||CD729||@W:Component declaration has 2 generics but entity declares only 1 generics||FineSteeringMirror.srr(636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/636||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CD730||@W:Component declaration has 134 ports but entity declares 122 ports||FineSteeringMirror.srr(637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/637||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/638||Main.vhd(1938);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1938
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/639||Main.vhd(2037);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/2037
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/640||Main.vhd(2136);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/2136
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/641||Main.vhd(2247);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/2247
Implementation;Synthesis||CD276||@W:Map for port spirstout of component spidacports not found||FineSteeringMirror.srr(642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/642||SpiDac.vhd(64);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/64
Implementation;Synthesis||CD276||@W:Map for port spixfercompleteout of component spidacports not found||FineSteeringMirror.srr(643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/643||SpiDac.vhd(65);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/65
Implementation;Synthesis||CD276||@W:Map for port transfercomplete of component spidacports not found||FineSteeringMirror.srr(644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/644||SpiDac.vhd(71);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/71
Implementation;Synthesis||CD730||@W:Component declaration has 9 ports but entity declares 12 ports||FineSteeringMirror.srr(645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/645||Main.vhd(2380);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/2380
Implementation;Synthesis||CD326||@W:Port transfercomplete of entity work.spidacports is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/646||Main.vhd(2380);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/2380
Implementation;Synthesis||CD326||@W:Port spixfercompleteout of entity work.spidacports is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/647||Main.vhd(2380);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/2380
Implementation;Synthesis||CD326||@W:Port spirstout of entity work.spidacports is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/648||Main.vhd(2380);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/2380
Implementation;Synthesis||CD638||@W:Signal rambuslatch_i is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/649||Main.vhd(1057);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1057
Implementation;Synthesis||CD638||@W:Signal misodaca_i is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/650||Main.vhd(1086);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1086
Implementation;Synthesis||CD638||@W:Signal misodacb_i is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/651||Main.vhd(1087);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1087
Implementation;Synthesis||CD638||@W:Signal misodacc_i is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/652||Main.vhd(1088);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1088
Implementation;Synthesis||CD638||@W:Signal misodacd_i is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/653||Main.vhd(1089);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1089
Implementation;Synthesis||CD638||@W:Signal monitoradcsample is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/654||Main.vhd(1142);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1142
Implementation;Synthesis||CD638||@W:Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/655||Main.vhd(1159);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1159
Implementation;Synthesis||CD638||@W:Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/656||Main.vhd(1172);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1172
Implementation;Synthesis||CD638||@W:Signal uart0rxfifopeekpeekaddrregisterspace is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/657||Main.vhd(1176);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1176
Implementation;Synthesis||CD638||@W:Signal uart0rxfifopeekmultipopaddr is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/658||Main.vhd(1179);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1179
Implementation;Synthesis||CD638||@W:Signal uart0rxfifopeekmultipopstrobe is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/659||Main.vhd(1180);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1180
Implementation;Synthesis||CD638||@W:Signal uart0crcstartaddr is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/660||Main.vhd(1181);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1181
Implementation;Synthesis||CD638||@W:Signal uart0crcendaddr is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/661||Main.vhd(1182);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1182
Implementation;Synthesis||CD638||@W:Signal uart0crccurrentaddr is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/662||Main.vhd(1183);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1183
Implementation;Synthesis||CD638||@W:Signal uart0docrc is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/663||Main.vhd(1184);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1184
Implementation;Synthesis||CD638||@W:Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/664||Main.vhd(1193);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1193
Implementation;Synthesis||CD638||@W:Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/665||Main.vhd(1206);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1206
Implementation;Synthesis||CD638||@W:Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/666||Main.vhd(1213);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1213
Implementation;Synthesis||CD638||@W:Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/667||Main.vhd(1226);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1226
Implementation;Synthesis||CD638||@W:Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/668||Main.vhd(1233);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1233
Implementation;Synthesis||CD638||@W:Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/669||Main.vhd(1246);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1246
Implementation;Synthesis||CD638||@W:Signal txduartbitcount is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/670||Main.vhd(1248);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1248
Implementation;Synthesis||CD630||@N: Synthesizing work.spidacports.spidac.||FineSteeringMirror.srr(671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/671||SpiDac.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||FineSteeringMirror.srr(672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/672||SpiMaster.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.ppscountports.ppscount.||FineSteeringMirror.srr(679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/679||PPSCount.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp2ports.ibufp2.||FineSteeringMirror.srr(685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/685||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttxfifoextclk.implementation.||FineSteeringMirror.srr(689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/689||UartTxFifoExtClk.vhd(33);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||FineSteeringMirror.srr(690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/690||UartTxFifoExtClk.vhd(122);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/122
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FineSteeringMirror.srr(691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/691||UartTxFifoExtClk.vhd(274);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/274
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttx.behaviour.||FineSteeringMirror.srr(692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/692||UartTx.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo.rtl.||FineSteeringMirror.srr(696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/696||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo.rtl.||FineSteeringMirror.srr(697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/697||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||FineSteeringMirror.srr(700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/700||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclk.implementation.||FineSteeringMirror.srr(709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/709||UartRxFifoExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxextclk.implementation.||FineSteeringMirror.srr(710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/710||UartRxExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxraw.behaviour.||FineSteeringMirror.srr(711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/711||UartRxRaw.vhd(32);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/32
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp3ports.ibufp3.||FineSteeringMirror.srr(721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/721||IBufP3.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||FineSteeringMirror.srr(725);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/725||ClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||FineSteeringMirror.srr(729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/729||VariableClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.crcfifo.implementation.||FineSteeringMirror.srr(733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/733||crc_fifo.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/crc_fifo.vhd'/linenumber/40
Implementation;Synthesis||CD648||@W:Expression does not match type unresolved_unsigned||FineSteeringMirror.srr(734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/734||crc_fifo.vhd(90);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/crc_fifo.vhd'/linenumber/90
Implementation;Synthesis||CD648||@W:Expression does not match type std_ulogic_vector||FineSteeringMirror.srr(735);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/735||crc_fifo.vhd(98);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/crc_fifo.vhd'/linenumber/98
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||FineSteeringMirror.srr(736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/736||crc_fifo.vhd(92);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/crc_fifo.vhd'/linenumber/92
Implementation;Synthesis||CG290||@W:Referenced variable fifostartaddr is not in sensitivity list.||FineSteeringMirror.srr(737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/737||crc_fifo.vhd(98);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/crc_fifo.vhd'/linenumber/98
Implementation;Synthesis||CD630||@N: Synthesizing work.crcstream.implementation.||FineSteeringMirror.srr(738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/738||crc_stream.vhd(40);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/crc_stream.vhd'/linenumber/40
Implementation;Synthesis||CD630||@N: Synthesizing work.crc_byte.behavioral.||FineSteeringMirror.srr(739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/739||crc_byte.vhd(25);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/crc_byte.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclkpeek.implementation.||FineSteeringMirror.srr(750);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/750||UartRxFifoExtClkPeek.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClkPeek.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo_peek.rtl.||FineSteeringMirror.srr(751);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/751||gated_fifo_peek.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo_peek.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo_peek.rtl.||FineSteeringMirror.srr(752);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/752||fifo_peek.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/11
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||FineSteeringMirror.srr(753);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/753||fifo_peek.vhd(79);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/79
Implementation;Synthesis||CG290||@W:Referenced variable waddr_r is not in sensitivity list.||FineSteeringMirror.srr(754);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/754||fifo_peek.vhd(83);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/83
Implementation;Synthesis||CG290||@W:Referenced variable raddr_r is not in sensitivity list.||FineSteeringMirror.srr(755);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/755||fifo_peek.vhd(82);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/82
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||FineSteeringMirror.srr(758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/758||fifo_peek.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/58
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||FineSteeringMirror.srr(759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/759||fifo_peek.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/58
Implementation;Synthesis||CD630||@N: Synthesizing work.spidevicedualports.spidevicedual.||FineSteeringMirror.srr(769);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/769||SpiDeviceDual.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterdualports.spimasterdual.||FineSteeringMirror.srr(770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/770||SpiMasterDual.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.ltc2378accumquadports.ltc2378accumquad.||FineSteeringMirror.srr(779);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/779||Ltc2378AccumQuad.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||FineSteeringMirror.srr(780);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/780||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterquadports.spimasterquad.||FineSteeringMirror.srr(784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/784||SpiMasterQuad.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||FineSteeringMirror.srr(788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/788||VariableClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CL169||@W:Pruning unused register SamplesThisSecond_7(31 downto 0). Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/794||Ltc2378AccumQuad.vhd(313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/313
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(0) is always 1.||FineSteeringMirror.srr(804);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/804||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(1) is always 0.||FineSteeringMirror.srr(805);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/805||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(2) is always 0.||FineSteeringMirror.srr(806);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/806||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(3) is always 0.||FineSteeringMirror.srr(807);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/807||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(4) is always 0.||FineSteeringMirror.srr(808);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/808||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(5) is always 0.||FineSteeringMirror.srr(809);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/809||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(6) is always 0.||FineSteeringMirror.srr(810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/810||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(7) is always 0.||FineSteeringMirror.srr(811);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/811||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(8) is always 0.||FineSteeringMirror.srr(812);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/812||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(9) is always 0.||FineSteeringMirror.srr(813);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/813||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(10) is always 0.||FineSteeringMirror.srr(814);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/814||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(11) is always 0.||FineSteeringMirror.srr(815);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/815||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(12) is always 0.||FineSteeringMirror.srr(816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/816||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(13) is always 0.||FineSteeringMirror.srr(817);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/817||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(14) is always 0.||FineSteeringMirror.srr(818);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/818||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(15) is always 0.||FineSteeringMirror.srr(819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/819||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||FineSteeringMirror.srr(821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/821||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spidacquadports.spidacquad.||FineSteeringMirror.srr(825);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/825||SpiDacQuad.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterquadports.spimasterquad.||FineSteeringMirror.srr(826);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/826||SpiMasterQuad.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.registerspaceports.registerspace.||FineSteeringMirror.srr(837);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/837||RegisterSpace.vhd(14);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/14
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp1ports.ibufp1.||FineSteeringMirror.srr(882);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/882||IBufP1.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||FineSteeringMirror.srr(886);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/886||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.buildnumberports.buildnumber.||FineSteeringMirror.srr(890);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/890||BuildNumber.vhd(14);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/BuildNumber.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal Uart0DoCrc is floating; a simulation mismatch is possible.||FineSteeringMirror.srr(896);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/896||Main.vhd(1184);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1184
Implementation;Synthesis||CL252||@W:Bit 0 of signal Uart0CrcEndAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(897);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/897||Main.vhd(1182);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1182
Implementation;Synthesis||CL252||@W:Bit 1 of signal Uart0CrcEndAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/898||Main.vhd(1182);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1182
Implementation;Synthesis||CL252||@W:Bit 2 of signal Uart0CrcEndAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(899);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/899||Main.vhd(1182);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1182
Implementation;Synthesis||CL252||@W:Bit 3 of signal Uart0CrcEndAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(900);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/900||Main.vhd(1182);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1182
Implementation;Synthesis||CL252||@W:Bit 4 of signal Uart0CrcEndAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(901);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/901||Main.vhd(1182);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1182
Implementation;Synthesis||CL252||@W:Bit 5 of signal Uart0CrcEndAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(902);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/902||Main.vhd(1182);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1182
Implementation;Synthesis||CL252||@W:Bit 6 of signal Uart0CrcEndAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/903||Main.vhd(1182);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1182
Implementation;Synthesis||CL252||@W:Bit 7 of signal Uart0CrcEndAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(904);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/904||Main.vhd(1182);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1182
Implementation;Synthesis||CL252||@W:Bit 8 of signal Uart0CrcEndAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/905||Main.vhd(1182);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1182
Implementation;Synthesis||CL252||@W:Bit 9 of signal Uart0CrcEndAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(906);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/906||Main.vhd(1182);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1182
Implementation;Synthesis||CL252||@W:Bit 0 of signal Uart0CrcStartAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(907);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/907||Main.vhd(1181);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1181
Implementation;Synthesis||CL252||@W:Bit 1 of signal Uart0CrcStartAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/908||Main.vhd(1181);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1181
Implementation;Synthesis||CL252||@W:Bit 2 of signal Uart0CrcStartAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/909||Main.vhd(1181);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1181
Implementation;Synthesis||CL252||@W:Bit 3 of signal Uart0CrcStartAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(910);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/910||Main.vhd(1181);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1181
Implementation;Synthesis||CL252||@W:Bit 4 of signal Uart0CrcStartAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(911);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/911||Main.vhd(1181);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1181
Implementation;Synthesis||CL252||@W:Bit 5 of signal Uart0CrcStartAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/912||Main.vhd(1181);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1181
Implementation;Synthesis||CL252||@W:Bit 6 of signal Uart0CrcStartAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(913);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/913||Main.vhd(1181);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1181
Implementation;Synthesis||CL252||@W:Bit 7 of signal Uart0CrcStartAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/914||Main.vhd(1181);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1181
Implementation;Synthesis||CL252||@W:Bit 8 of signal Uart0CrcStartAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/915||Main.vhd(1181);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1181
Implementation;Synthesis||CL252||@W:Bit 9 of signal Uart0CrcStartAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/916||Main.vhd(1181);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1181
Implementation;Synthesis||CL240||@W:Signal Uart0RxFifoPeekMultiPopStrobe is floating; a simulation mismatch is possible.||FineSteeringMirror.srr(917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/917||Main.vhd(1180);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1180
Implementation;Synthesis||CL252||@W:Bit 0 of signal Uart0RxFifoPeekMultiPopAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(918);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/918||Main.vhd(1179);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1179
Implementation;Synthesis||CL252||@W:Bit 1 of signal Uart0RxFifoPeekMultiPopAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/919||Main.vhd(1179);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1179
Implementation;Synthesis||CL252||@W:Bit 2 of signal Uart0RxFifoPeekMultiPopAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(920);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/920||Main.vhd(1179);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1179
Implementation;Synthesis||CL252||@W:Bit 3 of signal Uart0RxFifoPeekMultiPopAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(921);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/921||Main.vhd(1179);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1179
Implementation;Synthesis||CL252||@W:Bit 4 of signal Uart0RxFifoPeekMultiPopAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(922);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/922||Main.vhd(1179);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1179
Implementation;Synthesis||CL252||@W:Bit 5 of signal Uart0RxFifoPeekMultiPopAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/923||Main.vhd(1179);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1179
Implementation;Synthesis||CL252||@W:Bit 6 of signal Uart0RxFifoPeekMultiPopAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/924||Main.vhd(1179);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1179
Implementation;Synthesis||CL252||@W:Bit 7 of signal Uart0RxFifoPeekMultiPopAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/925||Main.vhd(1179);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1179
Implementation;Synthesis||CL252||@W:Bit 8 of signal Uart0RxFifoPeekMultiPopAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/926||Main.vhd(1179);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1179
Implementation;Synthesis||CL252||@W:Bit 9 of signal Uart0RxFifoPeekMultiPopAddr is floating -- simulation mismatch possible.||FineSteeringMirror.srr(927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/927||Main.vhd(1179);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1179
Implementation;Synthesis||CL252||@W:Bit 0 of signal Uart0RxFifoPeekPeekAddrRegisterSpace is floating -- simulation mismatch possible.||FineSteeringMirror.srr(928);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/928||Main.vhd(1176);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1176
Implementation;Synthesis||CL252||@W:Bit 1 of signal Uart0RxFifoPeekPeekAddrRegisterSpace is floating -- simulation mismatch possible.||FineSteeringMirror.srr(929);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/929||Main.vhd(1176);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1176
Implementation;Synthesis||CL252||@W:Bit 2 of signal Uart0RxFifoPeekPeekAddrRegisterSpace is floating -- simulation mismatch possible.||FineSteeringMirror.srr(930);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/930||Main.vhd(1176);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1176
Implementation;Synthesis||CL252||@W:Bit 3 of signal Uart0RxFifoPeekPeekAddrRegisterSpace is floating -- simulation mismatch possible.||FineSteeringMirror.srr(931);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/931||Main.vhd(1176);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1176
Implementation;Synthesis||CL252||@W:Bit 4 of signal Uart0RxFifoPeekPeekAddrRegisterSpace is floating -- simulation mismatch possible.||FineSteeringMirror.srr(932);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/932||Main.vhd(1176);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1176
Implementation;Synthesis||CL252||@W:Bit 5 of signal Uart0RxFifoPeekPeekAddrRegisterSpace is floating -- simulation mismatch possible.||FineSteeringMirror.srr(933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/933||Main.vhd(1176);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1176
Implementation;Synthesis||CL252||@W:Bit 6 of signal Uart0RxFifoPeekPeekAddrRegisterSpace is floating -- simulation mismatch possible.||FineSteeringMirror.srr(934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/934||Main.vhd(1176);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1176
Implementation;Synthesis||CL252||@W:Bit 7 of signal Uart0RxFifoPeekPeekAddrRegisterSpace is floating -- simulation mismatch possible.||FineSteeringMirror.srr(935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/935||Main.vhd(1176);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1176
Implementation;Synthesis||CL252||@W:Bit 8 of signal Uart0RxFifoPeekPeekAddrRegisterSpace is floating -- simulation mismatch possible.||FineSteeringMirror.srr(936);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/936||Main.vhd(1176);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1176
Implementation;Synthesis||CL252||@W:Bit 9 of signal Uart0RxFifoPeekPeekAddrRegisterSpace is floating -- simulation mismatch possible.||FineSteeringMirror.srr(937);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/937||Main.vhd(1176);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1176
Implementation;Synthesis||CL167||@W:Input rst of instance RS422_Rx0_Crcer is floating||FineSteeringMirror.srr(938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/938||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 0 of input fifostartaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(939);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/939||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 1 of input fifostartaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(940);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/940||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 2 of input fifostartaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/941||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 3 of input fifostartaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(942);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/942||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 4 of input fifostartaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(943);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/943||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 5 of input fifostartaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(944);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/944||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 6 of input fifostartaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(945);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/945||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 7 of input fifostartaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(946);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/946||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 8 of input fifostartaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(947);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/947||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 9 of input fifostartaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(948);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/948||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 0 of input fifoendaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(949);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/949||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 1 of input fifoendaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(950);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/950||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 2 of input fifoendaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(951);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/951||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 3 of input fifoendaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(952);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/952||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 4 of input fifoendaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(953);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/953||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 5 of input fifoendaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(954);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/954||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 6 of input fifoendaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(955);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/955||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 7 of input fifoendaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(956);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/956||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 8 of input fifoendaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(957);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/957||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 9 of input fifoendaddr of instance RS422_Rx0_Crcer is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(958);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/958||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||CL245||@W:Bit 0 of input fifomultipopaddr of instance RS422_Rx0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(959);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/959||Main.vhd(1879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1879
Implementation;Synthesis||CL245||@W:Bit 1 of input fifomultipopaddr of instance RS422_Rx0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(960);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/960||Main.vhd(1879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1879
Implementation;Synthesis||CL245||@W:Bit 2 of input fifomultipopaddr of instance RS422_Rx0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(961);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/961||Main.vhd(1879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1879
Implementation;Synthesis||CL245||@W:Bit 3 of input fifomultipopaddr of instance RS422_Rx0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(962);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/962||Main.vhd(1879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1879
Implementation;Synthesis||CL245||@W:Bit 4 of input fifomultipopaddr of instance RS422_Rx0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(963);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/963||Main.vhd(1879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1879
Implementation;Synthesis||CL245||@W:Bit 5 of input fifomultipopaddr of instance RS422_Rx0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(964);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/964||Main.vhd(1879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1879
Implementation;Synthesis||CL245||@W:Bit 6 of input fifomultipopaddr of instance RS422_Rx0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(965);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/965||Main.vhd(1879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1879
Implementation;Synthesis||CL245||@W:Bit 7 of input fifomultipopaddr of instance RS422_Rx0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/966||Main.vhd(1879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1879
Implementation;Synthesis||CL245||@W:Bit 8 of input fifomultipopaddr of instance RS422_Rx0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(967);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/967||Main.vhd(1879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1879
Implementation;Synthesis||CL245||@W:Bit 9 of input fifomultipopaddr of instance RS422_Rx0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(968);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/968||Main.vhd(1879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1879
Implementation;Synthesis||CL167||@W:Input fifomultipopstrobe of instance RS422_Rx0 is floating||FineSteeringMirror.srr(969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/969||Main.vhd(1879);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1879
Implementation;Synthesis||CL245||@W:Bit 0 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/970||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 1 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/971||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 2 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(972);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/972||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 3 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/973||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 4 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/974||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 5 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(975);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/975||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 6 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(976);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/976||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 7 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/977||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 8 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/978||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 9 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/979||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 10 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/980||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 11 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/981||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 12 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/982||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 13 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/983||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 14 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/984||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 15 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/985||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 16 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/986||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 17 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/987||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 18 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/988||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 19 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/989||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 20 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/990||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 21 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/991||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 22 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/992||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 23 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(993);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/993||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 24 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/994||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 25 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/995||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 26 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/996||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 27 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(997);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/997||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 28 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/998||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 29 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/999||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 30 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1000||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 31 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1001);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1001||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 32 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1002||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 33 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1003||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 34 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1004||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 35 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1005||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 36 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1006||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 37 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1007||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 38 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1008||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 39 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1009||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 40 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1010||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 41 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1011||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 42 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1012||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 43 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1013||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 44 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1014||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 45 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1015||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 46 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1016||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 47 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1017||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 48 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1018||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 49 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1019||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 50 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1020||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 51 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1021||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 52 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1022||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 53 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1023||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 54 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1024||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 55 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1025);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1025||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 56 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1026||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 57 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1027);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1027||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 58 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1028||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 59 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1029||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 60 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1030||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 61 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1031||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 62 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1032||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL245||@W:Bit 63 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1033||Main.vhd(1355);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1355
Implementation;Synthesis||CL159||@N: Input MonitorAdcSampleToRead is unused.||FineSteeringMirror.srr(1042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1042||RegisterSpace.vhd(92);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/92
Implementation;Synthesis||CL159||@N: Input Uart0TxFifoCount is unused.||FineSteeringMirror.srr(1043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1043||RegisterSpace.vhd(114);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/114
Implementation;Synthesis||CL159||@N: Input Uart1TxFifoCount is unused.||FineSteeringMirror.srr(1044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1044||RegisterSpace.vhd(127);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/127
Implementation;Synthesis||CL159||@N: Input Uart2TxFifoCount is unused.||FineSteeringMirror.srr(1045);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1045||RegisterSpace.vhd(140);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/140
Implementation;Synthesis||CL159||@N: Input Uart3TxFifoCount is unused.||FineSteeringMirror.srr(1046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1046||RegisterSpace.vhd(153);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/153
Implementation;Synthesis||CL247||@W:Input port bit 15 of rst_count(15 downto 0) is unused ||FineSteeringMirror.srr(1055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1055||VariableClockDivider.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/39
Implementation;Synthesis||CL279||@W:Pruning register bits 47 to 24 of AdcSampleToReadD(47 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1062||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL279||@W:Pruning register bits 47 to 24 of AdcSampleToReadC(47 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1063||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL279||@W:Pruning register bits 47 to 24 of AdcSampleToReadB(47 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1064||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL279||@W:Pruning register bits 47 to 24 of AdcSampleToReadA(47 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||FineSteeringMirror.srr(1065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1065||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL247||@W:Input port bit 7 of rst_count(7 downto 0) is unused ||FineSteeringMirror.srr(1084);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1084||VariableClockDivider.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift O with address depth of 3 words and data bit width of 1.||FineSteeringMirror.srr(1089);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1089||IBufP3.vhd(48);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/48
Implementation;Synthesis||CL159||@N: Input clk is unused.||FineSteeringMirror.srr(1094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1094||UartRxExtClk.vhd(37);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/37
Implementation;Synthesis||CL159||@N: Input RamBusLatch is unused.||FineSteeringMirror.srr(1115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1115||Main.vhd(74);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/74
Implementation;Synthesis||BN132||@W:Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1260||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1261||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.BootupReset.shot_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1262||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.WriteDacs_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1263||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.DacDSetpoint_i[23:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1264||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.DacCSetpoint_i[23:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1265||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.DacBSetpoint_i[23:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1266||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.DacASetpoint_i[23:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1267||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart1ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1268||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1269||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart3ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1270||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart2ClkDivider_i[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1271||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.nFaultsClr_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1272||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Ux1SelJmp_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1273||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart3OE_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1274||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart2OE_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1275||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart1OE_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1276||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.Uart0OE_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1277||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PowernEn_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1278||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.PowernEnHV_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1279||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.MonitorAdcSpiFrameEnable_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1280||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.HVEn2_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1281||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.HVEn1_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1282||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.GlobalFaultInhibit_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1283||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.DacSelectMaxti_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1284||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1285||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1286||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.nLDacsOneShot.ClkDiv[2:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1287||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.nLDacsOneShot.shot_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1288||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[14] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1289||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[13] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1290||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[12] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1291||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[11] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1292||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[10] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1293||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[9] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1294||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[8] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1295||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[7] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1296||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[6] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1297||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[5] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1298||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[4] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1299||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[3] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1300||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[2] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1301||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[1] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1302||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.clk_div_adcconv.ClkDiv[0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1303||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.SpiEnableDelayOneShot.ClkDiv[1:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1304||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.SpiEnableDelayOneShot.shot_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1305||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.ltc2378.ChopperPolarity is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1306||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||BN132||@W:Removing sequential instance Main_0.ltc2378.ChopperMuxPos because it is equivalent to instance Main_0.ltc2378.ChopperMuxNeg. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1307||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1308||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1309||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1310||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1311||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1312||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1313||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1314||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.Uart3TxBitClockDiv.ClkDiv[2:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1315||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx0.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1316||fifo_peek.vhd(85);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx0.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1317||fifo_peek.vhd(85);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx0.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1318||fifo_peek.vhd(85);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx0.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1319||fifo_peek.vhd(85);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx0.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1320||fifo_peek.vhd(85);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx0.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1321||fifo_peek.vhd(147);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/147
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx0.UartFifo.fifo_i.lastmultipop_e_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1322||fifo_peek.vhd(85);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/85
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx0.UartFifo.we_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1323||gated_fifo_peek.vhd(104);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo_peek.vhd'/linenumber/104
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx0.UartFifo.re_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1324||gated_fifo_peek.vhd(104);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo_peek.vhd'/linenumber/104
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx0.UartFifo.Last_wone_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1325||gated_fifo_peek.vhd(104);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo_peek.vhd'/linenumber/104
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS422_Rx0.UartFifo.Last_rone_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1326||gated_fifo_peek.vhd(104);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo_peek.vhd'/linenumber/104
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS433_Tx3.UartTxFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1327||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS433_Tx3.UartTxFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1328||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS433_Tx3.UartTxFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1329||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS433_Tx3.UartTxFifo.fifo_i.empty_r is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1330||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS433_Tx3.UartTxFifo.fifo_i.full_r is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1331||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS433_Tx3.UartTxFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1332||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS433_Tx3.UartTxFifo.we_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1333||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS433_Tx3.UartTxFifo.re_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1334||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS433_Tx3.UartTxFifo.Last_wone_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1335||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS433_Tx3.UartTxFifo.Last_rone_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1336||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS433_Tx3.UartTxUart.Busy_i is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1337||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS433_Tx3.UartTxUart.LastGo is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1338||UartTx.vhd(59);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/59
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS433_Tx3.CurrentState[1:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1339||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.RS433_Tx3.NextState[1:0] is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1340||UartTxFifoExtClk.vhd(205);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/205
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Main_0.PPSAccumulator.InvalidatePPSCount is being ignored due to limitations in architecture. ||FineSteeringMirror.srr(1341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1341||PPSCount.vhd(54);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/54
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1348||FineSteeringMirror_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1349||FineSteeringMirror_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1350||FineSteeringMirror_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1351||FineSteeringMirror_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1352||FineSteeringMirror_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver TrigMonAdcs_1 (in view: work.Main(architecture_main)) on net TrigMonAdcs_1 (in view: work.Main(architecture_main)) has its enable tied to GND.||FineSteeringMirror.srr(1353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1353||std1164.vhd(52);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/52
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1354||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1355||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1356||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1357||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1358||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1359||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1360||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1361||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1362||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance Main_0.ltc2378.ChopperPolarity is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1363||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1364||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1365||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1366||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1367||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1368||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance FineSteeringMirror_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||FineSteeringMirror.srr(1369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1369||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_work_main_architecture_main_0layer1_3(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1376||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_work_main_architecture_main_0layer1_2(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1377||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_work_main_architecture_main_0layer1_1(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1378||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance IBufCts (in view: work.UartTxFifoExtClk_work_main_architecture_main_0layer1_0(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1379||UartTxFifoExtClk.vhd(192);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/192
Implementation;Synthesis||BN115||@N: Removing instance BuildNumber_i (in view: work.Main(architecture_main)) because it does not drive other instances.||FineSteeringMirror.srr(1380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1380||Main.vhd(1280);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1280
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1381||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1382||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1383||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1384||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1385||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1386||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1387||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1388||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1389||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1390||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1391||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1392||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiLatched (in view: work.SpiMasterQuadPorts_work_main_architecture_main_0layer1(spimasterquad)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1393||SpiMasterQuad.vhd(110);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'/linenumber/110
Implementation;Synthesis||BN362||@N: Removing sequential instance SampleLatched (in view: work.Ltc2378AccumQuadPorts(ltc2378accumquad)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||FineSteeringMirror.srr(1394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1394||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||BN362||@N: Removing sequential instance TransferComplete (in view: work.SpiDacPorts_work_main_architecture_main_0layer1(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1395||SpiDac.vhd(145);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/145
Implementation;Synthesis||BN362||@N: Removing sequential instance Crc[31:0] (in view: work.CrcFifo_10(implementation)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1396||crc_fifo.vhd(95);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/crc_fifo.vhd'/linenumber/95
Implementation;Synthesis||BN362||@N: Removing sequential instance CrcComplete (in view: work.CrcFifo_10(implementation)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1397||crc_fifo.vhd(95);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/crc_fifo.vhd'/linenumber/95
Implementation;Synthesis||BN362||@N: Removing sequential instance MosiB_i (in view: work.SpiMasterDualPorts_work_main_architecture_main_0layer1(spimasterdual)) of type view:PrimLib.dffrse(prim) because it does not drive other instances.||FineSteeringMirror.srr(1398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1398||SpiMasterDual.vhd(96);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'/linenumber/96
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_peek_8_10(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1399||gated_fifo_peek.vhd(104);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo_peek.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1400||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_2(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1401||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_4(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1402||gated_fifo.vhd(86);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/86
Implementation;Synthesis||BN115||@N: Removing instance crcer (in view: work.CrcFifo_10(implementation)) because it does not drive other instances.||FineSteeringMirror.srr(1403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1403||crc_fifo.vhd(81);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/crc_fifo.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FineSteeringMirror.srr(1404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1404||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FineSteeringMirror.srr(1405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1405||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FineSteeringMirror.srr(1406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1406||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FineSteeringMirror.srr(1407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1407||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1408||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1409||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1410||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_5(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1411||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1412||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1413||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1414||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1415||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance DataToMosiB_i[7:0] (in view: work.SpiMasterDualPorts_work_main_architecture_main_0layer1(spimasterdual)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FineSteeringMirror.srr(1416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1416||SpiMasterDual.vhd(96);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'/linenumber/96
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1417||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1418||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1419||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FineSteeringMirror.srr(1420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1420||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance peek_data_o[7:0] (in view: work.fifo_peek_8_10(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1421||fifo_peek.vhd(147);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/147
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_peek_8_10(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1422||fifo_peek.vhd(147);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/147
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1423||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_2(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1424||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance r_ack (in view: work.fifo_8_10_1_4(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.||FineSteeringMirror.srr(1425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1425||fifo_gen.vhd(123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/123
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_1[7:0] (in view: work.fifo_peek_8_10(rtl)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||FineSteeringMirror.srr(1426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1426||fifo_peek.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/58
Implementation;Synthesis||BN115||@N: Removing instance RS422_Rx0_Crcer (in view: work.Main(architecture_main)) because it does not drive other instances.||FineSteeringMirror.srr(1427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1427||Main.vhd(1918);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpgapeekfifos/Main.vhd'/linenumber/1918
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist FineSteeringMirror ||FineSteeringMirror.srr(1428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1428||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 1840 sequential elements including Main_0.BootupReset.ClkDiv[9:0]. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1502||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS433_Tx3.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1503||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart3TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1504||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx2.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1505||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart2TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1506||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx1.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1507||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart1TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1508||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx0.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1509||IBufP2.vhd(47);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/47
Implementation;Synthesis||MT530||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart0TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1510||ClockDivider.vhd(55);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/55
Implementation;Synthesis||MT530||@W:Found inferred clock FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 36 sequential elements including FineSteeringMirror_sb_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1511||coreresetp.v(565);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/565
Implementation;Synthesis||MT530||@W:Found inferred clock FineSteeringMirror_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including FineSteeringMirror_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||FineSteeringMirror.srr(1512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1512||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/912
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||FineSteeringMirror.srr(1514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1514||null;null
Implementation;Synthesis||MO111||@N: Tristate driver TrigMonAdcs_t (in view: work.FineSteeringMirror(verilog)) on net TrigMonAdcs (in view: work.FineSteeringMirror(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1516||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1589||FineSteeringMirror_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1590||FineSteeringMirror_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1591||FineSteeringMirror_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1592||FineSteeringMirror_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.FineSteeringMirror_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1593||FineSteeringMirror_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver TrigMonAdcs_1 (in view: work.Main(architecture_main)) on net TrigMonAdcs_1 (in view: work.Main(architecture_main)) has its enable tied to GND.||FineSteeringMirror.srr(1594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1594||std1164.vhd(52);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/52
Implementation;Synthesis||MO111||@N: Tristate driver TrigMonAdcs_t (in view: work.FineSteeringMirror(verilog)) on net TrigMonAdcs (in view: work.FineSteeringMirror(verilog)) has its enable tied to GND.||FineSteeringMirror.srr(1595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1595||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1596||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1597||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1598||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance FineSteeringMirror_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance FineSteeringMirror_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(1599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1599||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/929
Implementation;Synthesis||BN114||@W:Removing instance FineSteeringMirror_sb_0.SYSRESET_POR (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1600||FineSteeringMirror_sb.v(461);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FineSteeringMirror_sb.v'/linenumber/461
Implementation;Synthesis||BN115||@N: Removing instance FineSteeringMirror_sb_0.CORERESETP_0 (in view: work.FineSteeringMirror(verilog)) because it does not drive other instances.||FineSteeringMirror.srr(1601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1601||FineSteeringMirror_sb.v(347);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FineSteeringMirror_sb.v'/linenumber/347
Implementation;Synthesis||BN362||@N: Removing sequential instance ReadMonitorAdcSample (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||FineSteeringMirror.srr(1606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1606||RegisterSpace.vhd(301);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/301
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance PPSAccumulator.PPSAccum_i[31:0] ||FineSteeringMirror.srr(1610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1610||PPSCount.vhd(54);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/54
Implementation;Synthesis||FX107||@W:RAM RS422_Rx0.UartFifo.fifo_i.ram[7:0] (in view: work.Main(architecture_main)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1612||fifo_peek.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/58
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance ltc2378.SamplesAveraged[15:0] ||FineSteeringMirror.srr(1613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1613||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart0BitClockDiv.ClkDiv[6:0] ||FineSteeringMirror.srr(1614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1614||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart1BitClockDiv.ClkDiv[6:0] ||FineSteeringMirror.srr(1615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1615||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart2BitClockDiv.ClkDiv[6:0] ||FineSteeringMirror.srr(1616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1616||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance Uart3BitClockDiv.ClkDiv[6:0] ||FineSteeringMirror.srr(1617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1617||VariableClockDivider.vhd(57);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/57
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance RS422_Rx0.UartFifo.fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1618||fifo_peek.vhd(85);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/85
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance RS422_Rx0.UartFifo.fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1619||fifo_peek.vhd(85);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_peek.vhd'/linenumber/85
Implementation;Synthesis||MO231||@N: Found counter in view:work.Main(architecture_main) instance BootupReset.ClkDiv[9:0] ||FineSteeringMirror.srr(1620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1620||OneShot.vhd(58);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/58
Implementation;Synthesis||MO231||@N: Found counter in view:work.SpiMasterDualPorts_work_main_architecture_main_0layer1(spimasterdual) instance ClkDiv[6:0] ||FineSteeringMirror.srr(1621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1621||SpiMasterDual.vhd(96);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'/linenumber/96
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1623||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_0(rtl) instance fifo_i.counter_r[10:0]  ||FineSteeringMirror.srr(1624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1624||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_0(rtl) instance fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1625||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_0(rtl) instance fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1626||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1628||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_0(rtl) instance counter_r[10:0]  ||FineSteeringMirror.srr(1629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1629||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_0(rtl) instance waddr_r[9:0] ||FineSteeringMirror.srr(1630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1630||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_0(rtl) instance raddr_r[9:0] ||FineSteeringMirror.srr(1631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1631||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1633||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_1(rtl) instance fifo_i.counter_r[10:0]  ||FineSteeringMirror.srr(1634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1634||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_1(rtl) instance fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1635||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_1(rtl) instance fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1636||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1638||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_2(rtl) instance counter_r[10:0]  ||FineSteeringMirror.srr(1639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1639||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_2(rtl) instance waddr_r[9:0] ||FineSteeringMirror.srr(1640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1640||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_2(rtl) instance raddr_r[9:0] ||FineSteeringMirror.srr(1641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1641||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1643||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_3(rtl) instance fifo_i.counter_r[10:0]  ||FineSteeringMirror.srr(1644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1644||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_3(rtl) instance fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1645||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_3(rtl) instance fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1646||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM ram[7:0] (in view: work.fifo_8_10_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1648||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.fifo_8_10_1_4(rtl) instance counter_r[10:0]  ||FineSteeringMirror.srr(1649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1649||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_4(rtl) instance waddr_r[9:0] ||FineSteeringMirror.srr(1650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1650||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.fifo_8_10_1_4(rtl) instance raddr_r[9:0] ||FineSteeringMirror.srr(1651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1651||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FX107||@W:RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_5(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||FineSteeringMirror.srr(1653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1653||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.gated_fifo_8_10_1_5(rtl) instance fifo_i.counter_r[10:0]  ||FineSteeringMirror.srr(1654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1654||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_5(rtl) instance fifo_i.waddr_r[9:0] ||FineSteeringMirror.srr(1655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1655||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||MO231||@N: Found counter in view:work.gated_fifo_8_10_1_5(rtl) instance fifo_i.raddr_r[9:0] ||FineSteeringMirror.srr(1656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1656||fifo_gen.vhd(68);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/68
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.shot_i_arst on CLKINT  I_217 ||FineSteeringMirror.srr(1687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1687||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.SpiRst_arst on CLKINT  I_218 ||FineSteeringMirror.srr(1688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1688||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart0FifoReset_i_arst on CLKINT  I_219 ||FineSteeringMirror.srr(1689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1689||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart2FifoReset_i_arst on CLKINT  I_220 ||FineSteeringMirror.srr(1690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1690||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart1FifoReset_i_arst on CLKINT  I_221 ||FineSteeringMirror.srr(1691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1691||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.Uart3FifoReset_i_arst on CLKINT  I_222 ||FineSteeringMirror.srr(1692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1692||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ltc2378.shot_i_arst_0 on CLKINT  I_223 ||FineSteeringMirror.srr(1693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1693||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ClkDac_i.SpiRst_arst on CLKINT  I_224 ||FineSteeringMirror.srr(1694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1694||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.ads1258.SpiRst_arst on CLKINT  I_225 ||FineSteeringMirror.srr(1695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1695||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.PPSCountReset_arst on CLKINT  I_226 ||FineSteeringMirror.srr(1696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1696||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk2 on CLKINT  I_227 ||FineSteeringMirror.srr(1697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1697||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk3 on CLKINT  I_228 ||FineSteeringMirror.srr(1698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1698||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk0 on CLKINT  I_229 ||FineSteeringMirror.srr(1699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1699||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartClk1 on CLKINT  I_230 ||FineSteeringMirror.srr(1700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1700||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk2 on CLKINT  I_231 ||FineSteeringMirror.srr(1701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1701||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk3 on CLKINT  I_232 ||FineSteeringMirror.srr(1702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1702||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk0 on CLKINT  I_233 ||FineSteeringMirror.srr(1703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1703||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Main_0.UartTxClk1 on CLKINT  I_234 ||FineSteeringMirror.srr(1704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1704||null;null
Implementation;Synthesis||MT611||@N: Automatically generated clock FineSteeringMirror_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock is not used and is being removed||FineSteeringMirror.srr(1716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1716||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1733||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1734||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1735);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1735||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1736||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1737||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1738||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1739||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1740||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1741||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||FineSteeringMirror.srr(1742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1742||null;null
Implementation;Synthesis||BW150||@W:Clock FineSteeringMirror_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||FineSteeringMirror.srr(1743);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1743||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.||FineSteeringMirror.srr(1754);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1754||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3TxBitClockDiv.div_i_1.||FineSteeringMirror.srr(1755);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1755||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3BitClockDiv.clko_i_1.||FineSteeringMirror.srr(1756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1756||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2TxBitClockDiv.div_i_2.||FineSteeringMirror.srr(1757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1757||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2BitClockDiv.clko_i_2.||FineSteeringMirror.srr(1758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1758||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1TxBitClockDiv.div_i.||FineSteeringMirror.srr(1759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1759||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1BitClockDiv.clko_i.||FineSteeringMirror.srr(1760);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1760||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0TxBitClockDiv.div_i_0.||FineSteeringMirror.srr(1761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1761||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0BitClockDiv.clko_i_0.||FineSteeringMirror.srr(1762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1762||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FineSteeringMirror_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FineSteeringMirror_sb_0.CCC_0.GL0_net.||FineSteeringMirror.srr(1763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/1763||null;null
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/65601541||Warning: Layout was invoked with the Timing-Driven option, but the placer was not able to find any timing-constrained paths.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:FineSteeringMirror
Implementation;Place and Route||(null)||Please refer to the log file for details about 9 Warning(s) , 6 Info(s)||FineSteeringMirror_layout_log.log;liberoaction://open_report/file/FineSteeringMirror_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:FineSteeringMirror
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||FineSteeringMirror_generateBitstream.log;liberoaction://open_report/file/FineSteeringMirror_generateBitstream.log||(null);(null)
