package redilog.synthesis;

public abstract class Node {
    //TODO store name and other self properties like WireDescriptor?
    public boolean used;
}