INFO-FLOW: Workspace /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt opened at Sat Dec 10 11:46:57 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020i-clg400-1L 
Execute       create_platform xc7z020i-clg400-1L -board  
DBG:HLSDevice: Trying to load device library: /xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /xilinx//Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020i-clg400-1L'
Command       create_platform done; 0.22 sec.
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.31 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/mrindeciso/Documents/pynqrypt/hw-impl 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/mrindeciso/Documents/pynqrypt/hw-impl
Execute     config_export -output=/home/mrindeciso/Documents/pynqrypt/hw-impl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.39 sec.
Execute   set_part xc7z020i-clg400-1L 
INFO: [HLS 200-1510] Running: set_part xc7z020i-clg400-1L 
Execute     create_platform xc7z020i-clg400-1L -board  
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/mrindeciso/Documents/pynqrypt/hw-impl -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/mrindeciso/Documents/pynqrypt/hw-impl -rtl verilog 
Execute   source ./pynqrypt-vitis-hls/pynqrypt/directives.tcl 
INFO: [HLS 200-1510] Running: source ./pynqrypt-vitis-hls/pynqrypt/directives.tcl
Execute     set_directive_top -name pynqrypt_encrypt pynqrypt_encrypt 
INFO: [HLS 200-1510] Running: set_directive_top -name pynqrypt_encrypt pynqrypt_encrypt 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.03 seconds; current allocated memory: 201.836 MB.
INFO: [HLS 200-10] Analyzing design file 'hw-impl/src/pynqrypt.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling hw-impl/src/pynqrypt.cpp as C++
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang hw-impl/src/pynqrypt.cpp -foptimization-record-file=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -hls-platform-db-name=/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.cpp.clang.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.cpp.clang.err.log 
Command       ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pynqrypt_encrypt -name=pynqrypt_encrypt 
Execute       source /xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -hls-platform-db-name=/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/clang.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.5 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/.systemc_flag -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/all.directive.json 
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/all.directive.json -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.42 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.42 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.7 sec.
Execute         source /xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.78 sec.
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.49 sec.
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.bc -hls-platform-db-name=/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.clang.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.54 sec.
INFO: [HLS 200-10] Analyzing design file 'hw-impl/src/pynqrypt_hls.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling hw-impl/src/pynqrypt_hls.cpp as C++
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang hw-impl/src/pynqrypt_hls.cpp -foptimization-record-file=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -hls-platform-db-name=/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.cpp.clang.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.cpp.clang.err.log 
Command       ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top pynqrypt_encrypt -name=pynqrypt_encrypt 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -hls-platform-db-name=/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/clang.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.4 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/.systemc_flag -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/all.directive.json 
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/all.directive.json -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.52 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.61 sec.
Command       clang_tidy done; 0.65 sec.
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.34 sec.
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.bc -hls-platform-db-name=/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.clang.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.41 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.26 seconds. CPU system time: 0.64 seconds. Elapsed time: 7.1 seconds; current allocated memory: 202.094 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc -args  "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.g.bc" "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.g.bc"  
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt.g.bc /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_hls.g.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.1.lower.bc -args /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.1.lower.bc > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.21 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.21 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.2.m1.bc -args /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.1.lower.bc -only-needed /xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.1.lower.bc -only-needed /xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.2.m1.bc > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.38 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.38 sec.
Execute       run_link_or_opt -opt -out /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.3.fpc.bc -args /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pynqrypt_encrypt -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pynqrypt_encrypt -reflow-float-conversion -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.3.fpc.bc > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.79 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.79 sec.
Execute       run_link_or_opt -out /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.4.m2.bc -args /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.4.m2.bc > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.5.gdce.bc -args /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pynqrypt_encrypt 
Execute         ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.5.gdce.bc > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=pynqrypt_encrypt -mllvm -hls-db-dir -mllvm /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.5.gdce.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020iclg400-1L > /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.57 sec.
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::aes_rotate_word(ap_uint<32>&)' into 'crypto::Pynqrypt::aes_generate_round_keys()' (hw-impl/src/pynqrypt.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::aes_sub_word(ap_uint<32>&)' into 'crypto::Pynqrypt::aes_generate_round_keys()' (hw-impl/src/pynqrypt.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::aes_xor_round_constant(ap_uint<32>&, int)' into 'crypto::Pynqrypt::aes_generate_round_keys()' (hw-impl/src/pynqrypt.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::aes_generate_round_keys()' into 'crypto::Pynqrypt::Pynqrypt(ap_uint<128>, ap_uint<96>)' (hw-impl/src/pynqrypt.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::aes_sub_bytes(ap_uint<128>&)' into 'crypto::Pynqrypt::aes_encrypt_block(ap_uint<128>&)' (hw-impl/src/pynqrypt.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::aes_shift_rows(ap_uint<128>&)' into 'crypto::Pynqrypt::aes_encrypt_block(ap_uint<128>&)' (hw-impl/src/pynqrypt.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::aes_mix_columns(ap_uint<128>&)' into 'crypto::Pynqrypt::aes_encrypt_block(ap_uint<128>&)' (hw-impl/src/pynqrypt.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::swap_block_endianness(ap_uint<128>&)' into 'crypto::Pynqrypt::ctr_encrypt(unsigned long, ap_uint<128>*, ap_uint<128>*)' (hw-impl/src/pynqrypt.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::ctr_compute_nonce(ap_uint<128>&, unsigned long)' into 'crypto::Pynqrypt::ctr_encrypt(unsigned long, ap_uint<128>*, ap_uint<128>*)' (hw-impl/src/pynqrypt.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::ctr_xor_block(ap_uint<128>&, ap_uint<128>)' into 'crypto::Pynqrypt::ctr_encrypt(unsigned long, ap_uint<128>*, ap_uint<128>*)' (hw-impl/src/pynqrypt.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::Pynqrypt(ap_uint<128>, ap_uint<96>)' into 'pynqrypt_encrypt(ap_uint<128>, ap_uint<96>, unsigned long, ap_uint<128>*, ap_uint<128>*)' (hw-impl/src/pynqrypt_hls.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'crypto::Pynqrypt::ctr_encrypt(unsigned long, ap_uint<128>*, ap_uint<128>*)' into 'pynqrypt_encrypt(ap_uint<128>, ap_uint<96>, unsigned long, ap_uint<128>*, ap_uint<128>*)' (hw-impl/src/pynqrypt_hls.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'loop_ctr_encrypt'(hw-impl/src/pynqrypt.cpp:18:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (hw-impl/src/pynqrypt.cpp:18:23)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'loop_ctr_encrypt'(hw-impl/src/pynqrypt.cpp:18:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (hw-impl/src/pynqrypt.cpp:18:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.59 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.34 seconds; current allocated memory: 203.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 203.484 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pynqrypt_encrypt -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.0.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.1.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.2.prechk.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 228.492 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.g.1.bc to /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.o.1.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'loop_aes_encrypt_block' (hw-impl/src/pynqrypt.cpp:50) in function 'crypto::Pynqrypt::aes_encrypt_block' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_aes_sub_bytes' (hw-impl/src/pynqrypt.cpp:64) in function 'crypto::Pynqrypt::aes_encrypt_block' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_aes_generate_round_keys' (hw-impl/src/pynqrypt.cpp:142) in function 'pynqrypt_encrypt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_1' (hw-impl/src/pynqrypt.cpp:155) in function 'pynqrypt_encrypt' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_aes_generate_round_keys' (hw-impl/src/pynqrypt.cpp:142) in function 'pynqrypt_encrypt' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_aes_encrypt_block' (hw-impl/src/pynqrypt.cpp:50) in function 'crypto::Pynqrypt::aes_encrypt_block' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_171_1' (hw-impl/src/pynqrypt.cpp:133) in function 'pynqrypt_encrypt' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_aes_sub_bytes' (hw-impl/src/pynqrypt.cpp:64) in function 'crypto::Pynqrypt::aes_encrypt_block' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'loop_aes_mix_columns' (hw-impl/src/pynqrypt.cpp:98) in function 'crypto::Pynqrypt::aes_encrypt_block' completely with a factor of 4.
Command         transform done; 0.18 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.o.1.tmp.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'crypto::Pynqrypt::aes_encrypt_block' (hw-impl/src/pynqrypt.cpp:50:25)...48 expression(s) balanced.
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 265.895 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.o.2.bc -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for '_round_key.V' (hw-impl/src/pynqrypt.cpp:137:19)
INFO: [HLS 200-472] Inferring partial write operation for '_round_key.V' (hw-impl/src/pynqrypt.cpp:138:19)
INFO: [HLS 200-472] Inferring partial write operation for '_round_key.V' (hw-impl/src/pynqrypt.cpp:139:19)
INFO: [HLS 200-472] Inferring partial write operation for '_round_key.V' (hw-impl/src/pynqrypt.cpp:140:19)
INFO: [HLS 200-472] Inferring partial write operation for '_round_key.V' (hw-impl/src/pynqrypt.cpp:149:27)
INFO: [HLS 200-472] Inferring partial write operation for '_round_key.V' (hw-impl/src/pynqrypt.cpp:150:27)
INFO: [HLS 200-472] Inferring partial write operation for '_round_key.V' (hw-impl/src/pynqrypt.cpp:151:27)
INFO: [HLS 200-472] Inferring partial write operation for '_round_key.V' (hw-impl/src/pynqrypt.cpp:152:27)
INFO: [HLS 200-472] Inferring partial write operation for 'pynqrypt.round_keys.V' 
Command         transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 309.973 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.66 sec.
Command     elaborate done; 12.11 sec.
Execute     ap_eval exec zip -j /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'pynqrypt_encrypt' ...
Execute       ap_set_top_model pynqrypt_encrypt 
Execute       get_model_list pynqrypt_encrypt -filter all-wo-channel -topdown 
Execute       preproc_iomode -model pynqrypt_encrypt 
Execute       preproc_iomode -model aes_encrypt_block 
Execute       preproc_iomode -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       preproc_iomode -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       preproc_iomode -model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 
Execute       preproc_iomode -model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys 
Execute       get_model_list pynqrypt_encrypt -filter all-wo-channel 
INFO-FLOW: Model list for configure: pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 aes_encrypt_block_Pipeline_loop_aes_encrypt_block aes_encrypt_block_Pipeline_loop_aes_sub_bytes aes_encrypt_block pynqrypt_encrypt
INFO-FLOW: Configuring Module : pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys ...
Execute       set_default_model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys 
Execute       apply_spec_resource_limit pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys 
INFO-FLOW: Configuring Module : pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 ...
Execute       set_default_model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 
Execute       apply_spec_resource_limit pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 
INFO-FLOW: Configuring Module : aes_encrypt_block_Pipeline_loop_aes_encrypt_block ...
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       apply_spec_resource_limit aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
INFO-FLOW: Configuring Module : aes_encrypt_block_Pipeline_loop_aes_sub_bytes ...
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       apply_spec_resource_limit aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
INFO-FLOW: Configuring Module : aes_encrypt_block ...
Execute       set_default_model aes_encrypt_block 
Execute       apply_spec_resource_limit aes_encrypt_block 
INFO-FLOW: Configuring Module : pynqrypt_encrypt ...
Execute       set_default_model pynqrypt_encrypt 
Execute       apply_spec_resource_limit pynqrypt_encrypt 
INFO-FLOW: Model list for preprocess: pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 aes_encrypt_block_Pipeline_loop_aes_encrypt_block aes_encrypt_block_Pipeline_loop_aes_sub_bytes aes_encrypt_block pynqrypt_encrypt
INFO-FLOW: Preprocessing Module: pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys ...
Execute       set_default_model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys 
Execute       cdfg_preprocess -model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys 
Execute       rtl_gen_preprocess pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys 
INFO-FLOW: Preprocessing Module: pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 ...
Execute       set_default_model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 
Execute       cdfg_preprocess -model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 
Execute       rtl_gen_preprocess pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 
INFO-FLOW: Preprocessing Module: aes_encrypt_block_Pipeline_loop_aes_encrypt_block ...
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       cdfg_preprocess -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       rtl_gen_preprocess aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
INFO-FLOW: Preprocessing Module: aes_encrypt_block_Pipeline_loop_aes_sub_bytes ...
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       cdfg_preprocess -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       rtl_gen_preprocess aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
INFO-FLOW: Preprocessing Module: aes_encrypt_block ...
Execute       set_default_model aes_encrypt_block 
Execute       cdfg_preprocess -model aes_encrypt_block 
Execute       rtl_gen_preprocess aes_encrypt_block 
INFO-FLOW: Preprocessing Module: pynqrypt_encrypt ...
Execute       set_default_model pynqrypt_encrypt 
Execute       cdfg_preprocess -model pynqrypt_encrypt 
Execute       rtl_gen_preprocess pynqrypt_encrypt 
INFO-FLOW: Model list for synthesis: pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 aes_encrypt_block_Pipeline_loop_aes_encrypt_block aes_encrypt_block_Pipeline_loop_aes_sub_bytes aes_encrypt_block pynqrypt_encrypt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys 
Execute       schedule -model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_aes_generate_round_keys'.
WARNING: [HLS 200-880] The II Violation in module 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys' (loop 'loop_aes_generate_round_keys'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('p_round_key_V_addr_7_write_ln152', hw-impl/src/pynqrypt.cpp:152) of variable 'ret.V' on array 'p_round_key_V' and 'load' operation ('lhs.V', hw-impl/src/pynqrypt.cpp:143) on array 'p_round_key_V'.
WARNING: [HLS 200-880] The II Violation in module 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys' (loop 'loop_aes_generate_round_keys'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('p_round_key_V_addr_7_write_ln152', hw-impl/src/pynqrypt.cpp:152) of variable 'ret.V' on array 'p_round_key_V' and 'load' operation ('lhs.V', hw-impl/src/pynqrypt.cpp:143) on array 'p_round_key_V'.
WARNING: [HLS 200-880] The II Violation in module 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys' (loop 'loop_aes_generate_round_keys'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('p_round_key_V_addr_7_write_ln152', hw-impl/src/pynqrypt.cpp:152) of variable 'ret.V' on array 'p_round_key_V' and 'load' operation ('lhs.V', hw-impl/src/pynqrypt.cpp:143) on array 'p_round_key_V'.
WARNING: [HLS 200-885] The II Violation in module 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys' (loop 'loop_aes_generate_round_keys'): Unable to schedule 'load' operation ('crypto_aes_sbox_V_load_1', hw-impl/src/pynqrypt.cpp:172) on array 'crypto_aes_sbox_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'crypto_aes_sbox_V'.
WARNING: [HLS 200-885] The II Violation in module 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys' (loop 'loop_aes_generate_round_keys'): Unable to schedule 'load' operation ('crypto_aes_sbox_V_load_1', hw-impl/src/pynqrypt.cpp:172) on array 'crypto_aes_sbox_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'crypto_aes_sbox_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'loop_aes_generate_round_keys'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 311.398 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys.sched.adb -f 
INFO-FLOW: Finish scheduling pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys.
Execute       set_default_model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys 
Execute       bind -model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 311.398 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys.bind.adb -f 
INFO-FLOW: Finish binding pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 
Execute       schedule -model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
WARNING: [HLS 200-885] The II Violation in module 'pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1' (loop 'VITIS_LOOP_155_1'): Unable to schedule 'load' operation ('p_round_key_V_load_4') on array 'p_round_key_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'p_round_key_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 311.781 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1.sched.adb -f 
INFO-FLOW: Finish scheduling pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1.
Execute       set_default_model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 
Execute       bind -model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 311.781 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1.bind.adb -f 
INFO-FLOW: Finish binding pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       schedule -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_aes_encrypt_block'.
WARNING: [HLS 200-880] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (loop 'loop_aes_encrypt_block'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('state_promoted_i_write_ln50', hw-impl/src/pynqrypt.cpp:50) of variable 'xor_ln859_1' on local variable 'state_promoted_i' and 'load' operation ('state_promoted_i_load') on local variable 'state_promoted_i'.
WARNING: [HLS 200-885] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (loop 'loop_aes_encrypt_block'): Unable to schedule 'load' operation ('crypto_aes_sbox_V_load_8') on array 'crypto_aes_sbox_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'crypto_aes_sbox_V'.
WARNING: [HLS 200-885] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (loop 'loop_aes_encrypt_block'): Unable to schedule 'load' operation ('crypto_aes_sbox_V_load') on array 'crypto_aes_sbox_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'crypto_aes_sbox_V'.
WARNING: [HLS 200-885] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (loop 'loop_aes_encrypt_block'): Unable to schedule 'load' operation ('crypto_aes_sbox_V_load_8') on array 'crypto_aes_sbox_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'crypto_aes_sbox_V'.
WARNING: [HLS 200-885] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (loop 'loop_aes_encrypt_block'): Unable to schedule 'load' operation ('crypto_aes_sbox_V_load_18') on array 'crypto_aes_sbox_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'crypto_aes_sbox_V'.
WARNING: [HLS 200-885] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (loop 'loop_aes_encrypt_block'): Unable to schedule 'load' operation ('crypto_aes_sbox_V_load_14') on array 'crypto_aes_sbox_V' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'crypto_aes_sbox_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 11, loop 'loop_aes_encrypt_block'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.73 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 313.434 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.sched.adb -f 
INFO-FLOW: Finish scheduling aes_encrypt_block_Pipeline_loop_aes_encrypt_block.
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       bind -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 313.434 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.bind.adb -f 
INFO-FLOW: Finish binding aes_encrypt_block_Pipeline_loop_aes_encrypt_block.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       schedule -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_aes_sub_bytes'.
WARNING: [HLS 200-880] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes' (loop 'loop_aes_sub_bytes'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('crypto_aes_sbox_V_load') on array 'crypto_aes_sbox_V' and 'lshr' operation ('lshr_ln668').
WARNING: [HLS 200-880] The II Violation in module 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes' (loop 'loop_aes_sub_bytes'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'load' operation ('crypto_aes_sbox_V_load') on array 'crypto_aes_sbox_V' and 'lshr' operation ('lshr_ln668').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'loop_aes_sub_bytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 314.016 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.sched.adb -f 
INFO-FLOW: Finish scheduling aes_encrypt_block_Pipeline_loop_aes_sub_bytes.
Execute       set_default_model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       bind -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 314.016 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.bind.adb -f 
INFO-FLOW: Finish binding aes_encrypt_block_Pipeline_loop_aes_sub_bytes.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_encrypt_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model aes_encrypt_block 
Execute       schedule -model aes_encrypt_block 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 314.215 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.sched.adb -f 
INFO-FLOW: Finish scheduling aes_encrypt_block.
Execute       set_default_model aes_encrypt_block 
Execute       bind -model aes_encrypt_block 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 314.215 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.bind.adb -f 
INFO-FLOW: Finish binding aes_encrypt_block.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pynqrypt_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pynqrypt_encrypt 
Execute       schedule -model pynqrypt_encrypt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 316.160 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.sched.adb -f 
INFO-FLOW: Finish scheduling pynqrypt_encrypt.
Execute       set_default_model pynqrypt_encrypt 
Execute       bind -model pynqrypt_encrypt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 316.160 MB.
Execute       syn_report -verbosereport -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.35 sec.
Execute       db_write -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.bind.adb -f 
INFO-FLOW: Finish binding pynqrypt_encrypt.
Execute       get_model_list pynqrypt_encrypt -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys 
Execute       rtl_gen_preprocess pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 
Execute       rtl_gen_preprocess aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       rtl_gen_preprocess aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       rtl_gen_preprocess aes_encrypt_block 
Execute       rtl_gen_preprocess pynqrypt_encrypt 
INFO-FLOW: Model list for RTL generation: pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 aes_encrypt_block_Pipeline_loop_aes_encrypt_block aes_encrypt_block_Pipeline_loop_aes_sub_bytes aes_encrypt_block pynqrypt_encrypt
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_crypto_aes_rcon_V_ROM_AUTO_1R' to 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_crypto_aes_rcon_V_ROM_bkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys'.
INFO: [RTMG 210-279] Implementing memory 'pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_crypto_aes_rcon_V_ROM_bkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 316.160 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys 
Execute       gen_rtl pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys 
Execute       syn_report -csynth -model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_csynth.xml 
Execute       syn_report -verbosereport -model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys.adb 
Execute       db_write -model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1' pipeline 'VITIS_LOOP_155_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 317.770 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 
Execute       gen_rtl pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 
Execute       syn_report -csynth -model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1_csynth.xml 
Execute       syn_report -verbosereport -model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1.adb 
Execute       db_write -model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model aes_encrypt_block_Pipeline_loop_aes_encrypt_block -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block' pipeline 'loop_aes_encrypt_block' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt_block_Pipeline_loop_aes_encrypt_block'.
INFO: [RTMG 210-279] Implementing memory 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul2_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul3_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 320.129 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_encrypt_block_Pipeline_loop_aes_encrypt_block -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       gen_rtl aes_encrypt_block_Pipeline_loop_aes_encrypt_block -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
Execute       syn_report -csynth -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_encrypt_block_Pipeline_loop_aes_encrypt_block_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_encrypt_block_Pipeline_loop_aes_encrypt_block_csynth.xml 
Execute       syn_report -verbosereport -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.18 sec.
Execute       db_write -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.adb 
Execute       db_write -model aes_encrypt_block_Pipeline_loop_aes_encrypt_block -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_encrypt_block_Pipeline_loop_aes_encrypt_block -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model aes_encrypt_block_Pipeline_loop_aes_sub_bytes -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes' pipeline 'loop_aes_sub_bytes' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes'.
INFO: [RTMG 210-279] Implementing memory 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_crypto_aes_sbox_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 324.297 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_encrypt_block_Pipeline_loop_aes_sub_bytes -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       gen_rtl aes_encrypt_block_Pipeline_loop_aes_sub_bytes -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
Execute       syn_report -csynth -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_encrypt_block_Pipeline_loop_aes_sub_bytes_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_encrypt_block_Pipeline_loop_aes_sub_bytes_csynth.xml 
Execute       syn_report -verbosereport -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.adb 
Execute       db_write -model aes_encrypt_block_Pipeline_loop_aes_sub_bytes -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_encrypt_block_Pipeline_loop_aes_sub_bytes -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model aes_encrypt_block -top_prefix pynqrypt_encrypt_ -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt_block'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 325.605 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl aes_encrypt_block -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt_aes_encrypt_block 
Execute       gen_rtl aes_encrypt_block -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt_aes_encrypt_block 
Execute       syn_report -csynth -model aes_encrypt_block -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_encrypt_block_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model aes_encrypt_block -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/aes_encrypt_block_csynth.xml 
Execute       syn_report -verbosereport -model aes_encrypt_block -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.14 sec.
Execute       db_write -model aes_encrypt_block -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.adb 
Execute       db_write -model aes_encrypt_block -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info aes_encrypt_block -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pynqrypt_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pynqrypt_encrypt -top_prefix  -sub_prefix pynqrypt_encrypt_ -mg_file /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pynqrypt_encrypt/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pynqrypt_encrypt/key' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pynqrypt_encrypt/nonce' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pynqrypt_encrypt/plaintext_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pynqrypt_encrypt/plaintext' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pynqrypt_encrypt/ciphertext' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pynqrypt_encrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'key', 'nonce', 'plaintext_length', 'plaintext', 'ciphertext' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pynqrypt_encrypt'.
INFO: [RTMG 210-278] Implementing memory 'pynqrypt_encrypt_p_round_key_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 328.324 MB.
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       gen_rtl pynqrypt_encrypt -istop -style xilinx -f -lang vhdl -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/vhdl/pynqrypt_encrypt 
Command       gen_rtl done; 0.11 sec.
Execute       gen_rtl pynqrypt_encrypt -istop -style xilinx -f -lang vlog -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/verilog/pynqrypt_encrypt 
Execute       syn_report -csynth -model pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/pynqrypt_encrypt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/pynqrypt_encrypt_csynth.xml 
Execute       syn_report -verbosereport -model pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.42 sec.
Execute       db_write -model pynqrypt_encrypt -f -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.adb 
Execute       db_write -model pynqrypt_encrypt -bindview -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pynqrypt_encrypt -p /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt 
Execute       export_constraint_db -f -tool general -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.constraint.tcl 
Execute       syn_report -designview -model pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.design.xml 
Command       syn_report done; 0.23 sec.
Execute       syn_report -csynthDesign -model pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model pynqrypt_encrypt -o /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.protoinst 
Execute       sc_get_clocks pynqrypt_encrypt 
Execute       sc_get_portdomain pynqrypt_encrypt 
INFO-FLOW: Model list for RTL component generation: pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 aes_encrypt_block_Pipeline_loop_aes_encrypt_block aes_encrypt_block_Pipeline_loop_aes_sub_bytes aes_encrypt_block pynqrypt_encrypt
INFO-FLOW: Handling components in module [pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys.compgen.tcl 
INFO-FLOW: Found component pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_crypto_aes_rcon_V_ROM_bkb.
INFO-FLOW: Append model pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_crypto_aes_rcon_V_ROM_bkb
INFO-FLOW: Found component pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1.compgen.tcl 
INFO-FLOW: Found component pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_encrypt_block_Pipeline_loop_aes_encrypt_block] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.compgen.tcl 
INFO-FLOW: Found component pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_V_ROM_AUTO_1R.
INFO-FLOW: Append model pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_V_ROM_AUTO_1R
INFO-FLOW: Found component pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul2_V_ROM_AUTO_1R.
INFO-FLOW: Append model pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul2_V_ROM_AUTO_1R
INFO-FLOW: Found component pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul3_V_ROM_AUTO_1R.
INFO-FLOW: Append model pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul3_V_ROM_AUTO_1R
INFO-FLOW: Found component pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_encrypt_block_Pipeline_loop_aes_sub_bytes] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.compgen.tcl 
INFO-FLOW: Found component pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_crypto_aes_sbox_V_ROM_AUTO_1R.
INFO-FLOW: Append model pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_crypto_aes_sbox_V_ROM_AUTO_1R
INFO-FLOW: Found component pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [aes_encrypt_block] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.compgen.tcl 
INFO-FLOW: Handling components in module [pynqrypt_encrypt] ... 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.tcl 
INFO-FLOW: Found component pynqrypt_encrypt_p_round_key_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model pynqrypt_encrypt_p_round_key_V_RAM_AUTO_1R1W
INFO-FLOW: Found component pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W
INFO-FLOW: Found component pynqrypt_encrypt_gmem_m_axi.
INFO-FLOW: Append model pynqrypt_encrypt_gmem_m_axi
INFO-FLOW: Found component pynqrypt_encrypt_control_s_axi.
INFO-FLOW: Append model pynqrypt_encrypt_control_s_axi
INFO-FLOW: Append model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys
INFO-FLOW: Append model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1
INFO-FLOW: Append model aes_encrypt_block_Pipeline_loop_aes_encrypt_block
INFO-FLOW: Append model aes_encrypt_block_Pipeline_loop_aes_sub_bytes
INFO-FLOW: Append model aes_encrypt_block
INFO-FLOW: Append model pynqrypt_encrypt
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_crypto_aes_rcon_V_ROM_bkb pynqrypt_encrypt_flow_control_loop_pipe_sequential_init pynqrypt_encrypt_flow_control_loop_pipe_sequential_init pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_V_ROM_AUTO_1R pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul2_V_ROM_AUTO_1R pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul3_V_ROM_AUTO_1R pynqrypt_encrypt_flow_control_loop_pipe_sequential_init pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_crypto_aes_sbox_V_ROM_AUTO_1R pynqrypt_encrypt_flow_control_loop_pipe_sequential_init pynqrypt_encrypt_p_round_key_V_RAM_AUTO_1R1W pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W pynqrypt_encrypt_gmem_m_axi pynqrypt_encrypt_control_s_axi pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 aes_encrypt_block_Pipeline_loop_aes_encrypt_block aes_encrypt_block_Pipeline_loop_aes_sub_bytes aes_encrypt_block pynqrypt_encrypt
INFO-FLOW: Generating /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_crypto_aes_rcon_V_ROM_bkb
INFO-FLOW: To file: write model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_V_ROM_AUTO_1R
INFO-FLOW: To file: write model pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul2_V_ROM_AUTO_1R
INFO-FLOW: To file: write model pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul3_V_ROM_AUTO_1R
INFO-FLOW: To file: write model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_crypto_aes_sbox_V_ROM_AUTO_1R
INFO-FLOW: To file: write model pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pynqrypt_encrypt_p_round_key_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pynqrypt_encrypt_gmem_m_axi
INFO-FLOW: To file: write model pynqrypt_encrypt_control_s_axi
INFO-FLOW: To file: write model pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys
INFO-FLOW: To file: write model pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1
INFO-FLOW: To file: write model aes_encrypt_block_Pipeline_loop_aes_encrypt_block
INFO-FLOW: To file: write model aes_encrypt_block_Pipeline_loop_aes_sub_bytes
INFO-FLOW: To file: write model aes_encrypt_block
INFO-FLOW: To file: write model pynqrypt_encrypt
INFO-FLOW: Generating /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/vhdl' dstVlogDir='/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/vlog' tclDir='/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db' modelList='pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_crypto_aes_rcon_V_ROM_bkb
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_V_ROM_AUTO_1R
pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul2_V_ROM_AUTO_1R
pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul3_V_ROM_AUTO_1R
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_crypto_aes_sbox_V_ROM_AUTO_1R
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_p_round_key_V_RAM_AUTO_1R1W
pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W
pynqrypt_encrypt_gmem_m_axi
pynqrypt_encrypt_control_s_axi
pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys
pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1
aes_encrypt_block_Pipeline_loop_aes_encrypt_block
aes_encrypt_block_Pipeline_loop_aes_sub_bytes
aes_encrypt_block
pynqrypt_encrypt
' expOnly='0'
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute       ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.compgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 334.516 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='pynqrypt_encrypt_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name aes_encrypt_block
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_crypto_aes_rcon_V_ROM_bkb
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_V_ROM_AUTO_1R
pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul2_V_ROM_AUTO_1R
pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul3_V_ROM_AUTO_1R
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_crypto_aes_sbox_V_ROM_AUTO_1R
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_p_round_key_V_RAM_AUTO_1R1W
pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W
pynqrypt_encrypt_gmem_m_axi
pynqrypt_encrypt_control_s_axi
pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys
pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1
aes_encrypt_block_Pipeline_loop_aes_encrypt_block
aes_encrypt_block_Pipeline_loop_aes_sub_bytes
aes_encrypt_block
pynqrypt_encrypt
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/top-io-be.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.dataonly.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.dataonly.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.dataonly.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute       ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.constraint.tcl 
Execute       sc_get_clocks pynqrypt_encrypt 
Execute       source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE pynqrypt_encrypt LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE pynqrypt_encrypt LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST pynqrypt_encrypt MODULE2INSTS {pynqrypt_encrypt pynqrypt_encrypt pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys grp_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_fu_314 pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 grp_pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1_fu_323 aes_encrypt_block grp_aes_encrypt_block_fu_329 aes_encrypt_block_Pipeline_loop_aes_encrypt_block grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_123 aes_encrypt_block_Pipeline_loop_aes_sub_bytes grp_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_fu_137} INST2MODULE {pynqrypt_encrypt pynqrypt_encrypt grp_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_fu_314 pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys grp_pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1_fu_323 pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 grp_aes_encrypt_block_fu_329 aes_encrypt_block grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_123 aes_encrypt_block_Pipeline_loop_aes_encrypt_block grp_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_fu_137 aes_encrypt_block_Pipeline_loop_aes_sub_bytes} INSTDATA {pynqrypt_encrypt {DEPTH 1 CHILDREN {grp_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_fu_314 grp_pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1_fu_323 grp_aes_encrypt_block_fu_329}} grp_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_fu_314 {DEPTH 2 CHILDREN {}} grp_pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1_fu_323 {DEPTH 2 CHILDREN {}} grp_aes_encrypt_block_fu_329 {DEPTH 2 CHILDREN {grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_123 grp_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_fu_137}} grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_123 {DEPTH 3 CHILDREN {}} grp_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_fu_137 {DEPTH 3 CHILDREN {}}} MODULEDATA {pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_209_p2 SOURCE hw-impl/src/pynqrypt.cpp:143 VARIABLE add_ln143 LOOP loop_aes_generate_round_keys BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_230_p2 SOURCE hw-impl/src/pynqrypt.cpp:147 VARIABLE add_ln147 LOOP loop_aes_generate_round_keys BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_241_p2 SOURCE hw-impl/src/pynqrypt.cpp:149 VARIABLE add_ln149 LOOP loop_aes_generate_round_keys BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_291_p2 SOURCE hw-impl/src/pynqrypt.cpp:150 VARIABLE add_ln150 LOOP loop_aes_generate_round_keys BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_301_p2 SOURCE hw-impl/src/pynqrypt.cpp:151 VARIABLE add_ln151 LOOP loop_aes_generate_round_keys BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_391_p2 SOURCE hw-impl/src/pynqrypt.cpp:142 VARIABLE add_ln142 LOOP loop_aes_generate_round_keys BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME crypto_aes_rcon_V_U SOURCE {} VARIABLE crypto_aes_rcon_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_161_p2 SOURCE hw-impl/src/pynqrypt.cpp:155 VARIABLE add_ln155 LOOP VITIS_LOOP_155_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} aes_encrypt_block_Pipeline_loop_aes_encrypt_block {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_740_p2 SOURCE hw-impl/src/pynqrypt.cpp:50 VARIABLE add_ln50 LOOP loop_aes_encrypt_block BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME crypto_aes_sbox_V_U SOURCE {} VARIABLE crypto_aes_sbox_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME crypto_aes_mul2_V_U SOURCE {} VARIABLE crypto_aes_mul2_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME crypto_aes_mul3_V_U SOURCE {} VARIABLE crypto_aes_mul3_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 3 URAM 0}} aes_encrypt_block_Pipeline_loop_aes_sub_bytes {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_8_fu_97_p2 SOURCE hw-impl/src/pynqrypt.cpp:64 VARIABLE i_8 LOOP loop_aes_sub_bytes BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME crypto_aes_sbox_V_U SOURCE {} VARIABLE crypto_aes_sbox_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} pynqrypt_encrypt {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_round_key_V_U SOURCE hw-impl/src/pynqrypt.cpp:135 VARIABLE p_round_key_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME pynqrypt_round_keys_V_U SOURCE hw-impl/src/pynqrypt_hls.cpp:20 VARIABLE pynqrypt_round_keys_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_450_p2 SOURCE hw-impl/src/pynqrypt.cpp:18 VARIABLE i_3 LOOP loop_ctr_encrypt BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_461_p2 SOURCE hw-impl/src/pynqrypt.cpp:183 VARIABLE i_2 LOOP VITIS_LOOP_183_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln185_fu_489_p2 SOURCE hw-impl/src/pynqrypt.cpp:185 VARIABLE sub_ln185 LOOP VITIS_LOOP_183_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_fu_520_p2 SOURCE /xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628 LOOP VITIS_LOOP_183_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_1_fu_537_p2 SOURCE /xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_1 LOOP VITIS_LOOP_183_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_780_p2 SOURCE hw-impl/src/pynqrypt.cpp:183 VARIABLE i_5 LOOP VITIS_LOOP_183_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln185_1_fu_808_p2 SOURCE hw-impl/src/pynqrypt.cpp:185 VARIABLE sub_ln185_1 LOOP VITIS_LOOP_183_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_2_fu_832_p2 SOURCE /xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_2 LOOP VITIS_LOOP_183_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_3_fu_849_p2 SOURCE /xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_3 LOOP VITIS_LOOP_183_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME crypto_aes_sbox_V_U SOURCE {} VARIABLE crypto_aes_sbox_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 11 URAM 0}} aes_encrypt_block {AREA {DSP 0 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 345.094 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pynqrypt_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for pynqrypt_encrypt.
Execute       syn_report -model pynqrypt_encrypt -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 5.24 sec.
Command   csynth_design done; 17.41 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.58 seconds. CPU system time: 1.2 seconds. Elapsed time: 17.41 seconds; current allocated memory: 143.359 MB.
Command ap_source done; 27.99 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt opened at Sat Dec 10 11:47:34 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020i-clg400-1L 
Execute       create_platform xc7z020i-clg400-1L -board  
DBG:HLSDevice: Trying to load device library: /xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /xilinx//Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020i-clg400-1L'
Command       create_platform done; 0.24 sec.
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.33 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/mrindeciso/Documents/pynqrypt/hw-impl 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/mrindeciso/Documents/pynqrypt/hw-impl
Execute     config_export -output=/home/mrindeciso/Documents/pynqrypt/hw-impl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.41 sec.
Execute   set_part xc7z020i-clg400-1L 
INFO: [HLS 200-1510] Running: set_part xc7z020i-clg400-1L 
Execute     create_platform xc7z020i-clg400-1L -board  
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/mrindeciso/Documents/pynqrypt/hw-impl -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/mrindeciso/Documents/pynqrypt/hw-impl -rtl verilog 
Execute   source ./pynqrypt-vitis-hls/pynqrypt/directives.tcl 
INFO: [HLS 200-1510] Running: source ./pynqrypt-vitis-hls/pynqrypt/directives.tcl
Execute     set_directive_top -name pynqrypt_encrypt pynqrypt_encrypt 
INFO: [HLS 200-1510] Running: set_directive_top -name pynqrypt_encrypt pynqrypt_encrypt 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: TB processing: /home/mrindeciso/Documents/pynqrypt/hw-impl/src/test.cpp /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.54 sec.
Execute     ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: TB processing: /home/mrindeciso/Documents/pynqrypt/hw-impl/src/pynqrypt.cpp /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/pynqrypt.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/pynqrypt.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/pynqrypt.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.01 sec.
Execute     ap_part_info -name xc7z020i-clg400-1L -data info 
INFO-FLOW: TB processing: /home/mrindeciso/Documents/pynqrypt/hw-impl/src/pynqrypt_hls.cpp /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/pynqrypt_hls.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/pynqrypt_hls.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/pynqrypt_hls.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.32 sec.
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.41 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 19.53 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 33.04 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 33.33 seconds. CPU system time: 2.18 seconds. Elapsed time: 33.04 seconds; current allocated memory: 15.406 MB.
Command ap_source done; 43.59 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt opened at Sat Dec 10 11:48:26 CET 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020i-clg400-1L 
Execute       create_platform xc7z020i-clg400-1L -board  
DBG:HLSDevice: Trying to load device library: /xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /xilinx//Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020i-clg400-1L'
Command       create_platform done; 0.25 sec.
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020i-clg400-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.34 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/mrindeciso/Documents/pynqrypt/hw-impl 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/mrindeciso/Documents/pynqrypt/hw-impl
Execute     config_export -output=/home/mrindeciso/Documents/pynqrypt/hw-impl 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.43 sec.
Execute   set_part xc7z020i-clg400-1L 
INFO: [HLS 200-1510] Running: set_part xc7z020i-clg400-1L 
Execute     create_platform xc7z020i-clg400-1L -board  
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output /home/mrindeciso/Documents/pynqrypt/hw-impl -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/mrindeciso/Documents/pynqrypt/hw-impl -rtl verilog 
Execute   source ./pynqrypt-vitis-hls/pynqrypt/directives.tcl 
INFO: [HLS 200-1510] Running: source ./pynqrypt-vitis-hls/pynqrypt/directives.tcl
Execute     set_directive_top -name pynqrypt_encrypt pynqrypt_encrypt 
INFO: [HLS 200-1510] Running: set_directive_top -name pynqrypt_encrypt pynqrypt_encrypt 
Execute   export_design -rtl verilog -format ip_catalog -output /home/mrindeciso/Documents/pynqrypt/hw-impl 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/mrindeciso/Documents/pynqrypt/hw-impl 
Execute     config_export -format=ip_catalog -output=/home/mrindeciso/Documents/pynqrypt/hw-impl -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=pynqrypt_encrypt xml_exists=0
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to pynqrypt_encrypt
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=19 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_crypto_aes_rcon_V_ROM_bkb
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_V_ROM_AUTO_1R
pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul2_V_ROM_AUTO_1R
pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_mul3_V_ROM_AUTO_1R
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_sub_bytes_crypto_aes_sbox_V_ROM_AUTO_1R
pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
pynqrypt_encrypt_p_round_key_V_RAM_AUTO_1R1W
pynqrypt_encrypt_pynqrypt_round_keys_V_RAM_AUTO_1R1W
pynqrypt_encrypt_gmem_m_axi
pynqrypt_encrypt_control_s_axi
pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys
pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1
aes_encrypt_block_Pipeline_loop_aes_encrypt_block
aes_encrypt_block_Pipeline_loop_aes_sub_bytes
aes_encrypt_block
pynqrypt_encrypt
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/top-io-be.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.dataonly.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.dataonly.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.dataonly.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_encrypt_block.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block_Pipeline_loop_aes_sub_bytes.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/aes_encrypt_block.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.constraint.tcl 
Execute     sc_get_clocks pynqrypt_encrypt 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to pynqrypt_encrypt
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.dataonly.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.compgen.dataonly.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=pynqrypt_encrypt
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.rtl_wrap.cfg.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.constraint.tcl 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/pynqrypt_encrypt.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020i-clg400-1L -data names -quiet 
Execute     ap_part_info -name xc7z020i-clg400-1L -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/.autopilot/db/global.setting.tcl 
Execute     source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s hw-impl/export.zip 
INFO: [HLS 200-802] Generated output file hw-impl/export.zip
Command   export_design done; 21.43 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 10.6 seconds. CPU system time: 0.67 seconds. Elapsed time: 21.43 seconds; current allocated memory: 8.336 MB.
Command ap_source done; 31.98 sec.
Execute cleanup_all 
