;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -19, @10
	SUB @127, 106
	SUB #19, @100
	DJN -11, @-25
	SUB @121, <-103
	SUB @127, 106
	SUB @121, 106
	SUB @-127, 100
	SPL @19, #100
	SPL 1, #7
	SUB @127, 106
	MOV 201, -4
	SUB #19, @100
	SPL -19, #10
	MOV -1, <-20
	DAT #201, <-4
	SUB -11, <-11
	JMN 800, <-54
	DJN -11, @-25
	DJN -81, @-20
	SUB @1, 1
	CMP @121, 103
	DJN -81, @-20
	SLT -81, <-20
	ADD 218, 32
	CMP @121, 103
	SLT -81, <-20
	SLT -81, <-20
	SUB @121, 106
	CMP @121, 103
	SUB @-127, 100
	SLT 660, 90
	SUB <8, @2
	SUB @121, <103
	JMZ <121, #103
	DAT #201, <-4
	SPL 0, <-54
	JMZ <166, 9
	SPL 6, @-54
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <-54
	SLT -81, -120
	JMZ 191, 7
	CMP #0, -5
	SPL 0, <-54
	SUB -11, <-11
	CMP -19, @10
	SUB #19, @100
	SUB #19, @100
