#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Mar 10 19:05:26 2025
# Process ID: 15028
# Current directory: C:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.runs/impl_1
# Command line: vivado.exe -log hdmi_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hdmi_wrapper.tcl -notrace
# Log file: C:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.runs/impl_1/hdmi_wrapper.vdi
# Journal file: C:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.runs/impl_1\vivado.jou
# Running On: MUGEN, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 33979 MB
#-----------------------------------------------------------
source hdmi_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1406.773 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1406.773 ; gain = 0.000
Command: link_design -top hdmi_wrapper -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_dynclk_0_0/hdmi_axi_dynclk_0_0.dcp' for cell 'hdmi_i/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_gpio_0_0/hdmi_axi_gpio_0_0.dcp' for cell 'hdmi_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0.dcp' for cell 'hdmi_i/axi_gpio_video'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0.dcp' for cell 'hdmi_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0.dcp' for cell 'hdmi_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.dcp' for cell 'hdmi_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/hdmi_dvi2rgb_0_0.dcp' for cell 'hdmi_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_mdm_1_0/hdmi_mdm_1_0.dcp' for cell 'hdmi_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_microblaze_0_0/hdmi_microblaze_0_0.dcp' for cell 'hdmi_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0.dcp' for cell 'hdmi_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0.dcp' for cell 'hdmi_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/hdmi_rgb2dvi_0_0.dcp' for cell 'hdmi_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0.dcp' for cell 'hdmi_i/rst_mig_7series_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0.dcp' for cell 'hdmi_i/rst_mig_7series_0_pxl'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_v_axi4s_vid_out_0_0/hdmi_v_axi4s_vid_out_0_0.dcp' for cell 'hdmi_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_v_tc_0_0/hdmi_v_tc_0_0.dcp' for cell 'hdmi_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0.dcp' for cell 'hdmi_i/v_tc_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_v_vid_in_axi4s_0_0/hdmi_v_vid_in_axi4s_0_0.dcp' for cell 'hdmi_i/v_vid_in_axi4s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_xbar_2/hdmi_xbar_2.dcp' for cell 'hdmi_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_ds_0/hdmi_auto_ds_0.dcp' for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_0/hdmi_auto_rs_w_0.dcp' for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_rs_w'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_m00_regslice_0/hdmi_m00_regslice_0.dcp' for cell 'hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_1/hdmi_auto_rs_w_1.dcp' for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_rs_w'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_us_0/hdmi_auto_us_0.dcp' for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s00_regslice_0/hdmi_s00_regslice_0.dcp' for cell 'hdmi_i/axi_mem_intercon/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_2/hdmi_auto_rs_w_2.dcp' for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_rs_w'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_us_1/hdmi_auto_us_1.dcp' for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s01_regslice_0/hdmi_s01_regslice_0.dcp' for cell 'hdmi_i/axi_mem_intercon/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s02_regslice_0/hdmi_s02_regslice_0.dcp' for cell 'hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s03_regslice_0/hdmi_s03_regslice_0.dcp' for cell 'hdmi_i/axi_mem_intercon/s03_couplers/s03_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_xbar_3/hdmi_xbar_3.dcp' for cell 'hdmi_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_dlmb_bram_if_cntlr_0/hdmi_dlmb_bram_if_cntlr_0.dcp' for cell 'hdmi_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_dlmb_v10_0/hdmi_dlmb_v10_0.dcp' for cell 'hdmi_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_ilmb_bram_if_cntlr_0/hdmi_ilmb_bram_if_cntlr_0.dcp' for cell 'hdmi_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_ilmb_v10_0/hdmi_ilmb_v10_0.dcp' for cell 'hdmi_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_lmb_bram_0/hdmi_lmb_bram_0.dcp' for cell 'hdmi_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1406.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2550 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_dynclk_0_0/src/axi_dynclk.xdc] for cell 'hdmi_i/axi_dynclk_0/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_dynclk_0_0/src/axi_dynclk.xdc] for cell 'hdmi_i/axi_dynclk_0/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/constraints/hdmi_mig_7series_0_0.xdc] for cell 'hdmi_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: hdmi_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/constraints/hdmi_mig_7series_0_0.xdc:41]
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0/user_design/constraints/hdmi_mig_7series_0_0.xdc] for cell 'hdmi_i/mig_7series_0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_board.xdc] for cell 'hdmi_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_mig_7series_0_0/hdmi_mig_7series_0_0_board.xdc] for cell 'hdmi_i/mig_7series_0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'hdmi_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'hdmi_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0_board.xdc] for cell 'hdmi_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0_board.xdc] for cell 'hdmi_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0.xdc] for cell 'hdmi_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_100M_0/hdmi_rst_mig_7series_0_100M_0.xdc] for cell 'hdmi_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0_board.xdc] for cell 'hdmi_i/rst_mig_7series_0_pxl/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0_board.xdc] for cell 'hdmi_i/rst_mig_7series_0_pxl/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0.xdc] for cell 'hdmi_i/rst_mig_7series_0_pxl/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_rst_mig_7series_0_pxl_0/hdmi_rst_mig_7series_0_pxl_0.xdc] for cell 'hdmi_i/rst_mig_7series_0_pxl/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0_board.xdc] for cell 'hdmi_i/axi_gpio_video/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0_board.xdc] for cell 'hdmi_i/axi_gpio_video/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0.xdc] for cell 'hdmi_i/axi_gpio_video/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_gpio_video_0/hdmi_axi_gpio_video_0.xdc] for cell 'hdmi_i/axi_gpio_video/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0.xdc] for cell 'hdmi_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_timer_0_0/hdmi_axi_timer_0_0.xdc] for cell 'hdmi_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0_board.xdc] for cell 'hdmi_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0_board.xdc] for cell 'hdmi_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0.xdc] for cell 'hdmi_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_uartlite_0_0/hdmi_axi_uartlite_0_0.xdc] for cell 'hdmi_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc] for cell 'hdmi_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc:112]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc:224]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc:228]
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0.xdc] for cell 'hdmi_i/axi_vdma_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_refclk'. The XDC file c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/src/ila_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_pixclk'. The XDC file c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/src/ila_pixclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_i/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_i/dvi2rgb_0/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_microblaze_0_0/hdmi_microblaze_0_0.xdc] for cell 'hdmi_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_microblaze_0_0/hdmi_microblaze_0_0.xdc] for cell 'hdmi_i/microblaze_0/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0.xdc] for cell 'hdmi_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0.xdc] for cell 'hdmi_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_gpio_0_0/hdmi_axi_gpio_0_0_board.xdc] for cell 'hdmi_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_gpio_0_0/hdmi_axi_gpio_0_0_board.xdc] for cell 'hdmi_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_gpio_0_0/hdmi_axi_gpio_0_0.xdc] for cell 'hdmi_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_gpio_0_0/hdmi_axi_gpio_0_0.xdc] for cell 'hdmi_i/axi_gpio_0/U0'
Parsing XDC File [C:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.srcs/constrs_1/imports/constraints/vdma_timing_workaround.xdc]
Finished Parsing XDC File [C:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.srcs/constrs_1/imports/constraints/vdma_timing_workaround.xdc]
Parsing XDC File [C:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc]
Finished Parsing XDC File [C:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.srcs/constrs_1/imports/constraints/NexysVideo_Master.xdc]
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'hdmi_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'hdmi_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_v_vid_in_axi4s_0_0/hdmi_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hdmi_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_v_vid_in_axi4s_0_0/hdmi_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hdmi_i/v_vid_in_axi4s_0/inst'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s00_regslice_0/hdmi_s00_regslice_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s00_regslice_0/hdmi_s00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s00_regslice_0/hdmi_s00_regslice_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_us_0/hdmi_auto_us_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_us_0/hdmi_auto_us_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_1/hdmi_auto_rs_w_1_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_rs_w/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_1/hdmi_auto_rs_w_1_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_1/hdmi_auto_rs_w_1_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s00_couplers/auto_rs_w/inst'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s01_regslice_0/hdmi_s01_regslice_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s01_regslice_0/hdmi_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s01_regslice_0/hdmi_s01_regslice_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/s01_regslice/inst'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_us_1/hdmi_auto_us_1_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_us_1/hdmi_auto_us_1_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_2/hdmi_auto_rs_w_2_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_rs_w/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_2/hdmi_auto_rs_w_2_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_2/hdmi_auto_rs_w_2_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s01_couplers/auto_rs_w/inst'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s02_regslice_0/hdmi_s02_regslice_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s02_regslice_0/hdmi_s02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s02_regslice_0/hdmi_s02_regslice_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice/inst'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s03_regslice_0/hdmi_s03_regslice_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s03_couplers/s03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s03_regslice_0/hdmi_s03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_s03_regslice_0/hdmi_s03_regslice_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/s03_couplers/s03_regslice/inst'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_m00_regslice_0/hdmi_m00_regslice_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_m00_regslice_0/hdmi_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_m00_regslice_0/hdmi_m00_regslice_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice/inst'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_ds_0/hdmi_auto_ds_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_ds_0/hdmi_auto_ds_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_0/hdmi_auto_rs_w_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_rs_w/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_0/hdmi_auto_rs_w_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_auto_rs_w_0/hdmi_auto_rs_w_0_clocks.xdc] for cell 'hdmi_i/axi_mem_intercon/m00_couplers/auto_rs_w/inst'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0_clocks.xdc] for cell 'hdmi_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_axi_vdma_0_0/hdmi_axi_vdma_0_0_clocks.xdc] for cell 'hdmi_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/src/ila_timing_workaround.xdc] for cell 'hdmi_i/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_dvi2rgb_0_0/src/ila_timing_workaround.xdc] for cell 'hdmi_i/dvi2rgb_0/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_mdm_1_0/hdmi_mdm_1_0.xdc] for cell 'hdmi_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_mdm_1_0/hdmi_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_mdm_1_0/hdmi_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2242.113 ; gain = 527.867
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_mdm_1_0/hdmi_mdm_1_0.xdc] for cell 'hdmi_i/mdm_1/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0_clocks.xdc] for cell 'hdmi_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_microblaze_0_axi_intc_0/hdmi_microblaze_0_axi_intc_0_clocks.xdc] for cell 'hdmi_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_v_axi4s_vid_out_0_0/hdmi_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hdmi_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_v_axi4s_vid_out_0_0/hdmi_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hdmi_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_v_tc_0_0/hdmi_v_tc_0_0_clocks.xdc] for cell 'hdmi_i/v_tc_0/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_v_tc_0_0/hdmi_v_tc_0_0_clocks.xdc] for cell 'hdmi_i/v_tc_0/U0'
Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0_clocks.xdc] for cell 'hdmi_i/v_tc_1/U0'
Finished Parsing XDC File [c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_v_tc_1_0/hdmi_v_tc_1_0_clocks.xdc] for cell 'hdmi_i/v_tc_1/U0'
INFO: [Project 1-1714] 20 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'hdmi_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.gen/sources_1/bd/hdmi/ip/hdmi_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 28 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2242.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 805 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 512 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 164 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 12 instances

52 Infos, 23 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:01 . Memory (MB): peak = 2242.113 ; gain = 835.340
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2242.113 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][17]_srl32_i_1 into driver instance hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[4]_INST_0_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][36]_srl32_i_1 into driver instance hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_arlen[5]_INST_0_i_8, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][38]_srl32_i_1 into driver instance hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[4]_INST_0_i_1, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][39]_srl32_i_1 into driver instance hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[4]_INST_0_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[0]_i_1__1 into driver instance hdmi_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt_inferred__8/i___3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[0]_i_1__0 into driver instance hdmi_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt_inferred__8/i___3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_1 into driver instance hdmi_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pStateNxt_inferred__8/i___3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance hdmi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[13]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[13]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[14]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[14]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[15]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[15]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[16]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[16]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[17]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[17]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[18]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[18]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[19]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[19]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[20]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[20]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[21]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[21]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[22]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[22]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[26]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[26]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[27]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[27]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[28]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[28]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[29]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[29]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[30]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[30]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_mant_res_5[31]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/Use_FPU.mem_round_up_5_i_7, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Use_FPU.mem_mant_res_5[23]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Use_FPU.mem_mant_res_5[23]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Use_FPU.mem_mant_res_5[24]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/Use_FPU.mem_mant_res_5[24]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/flt_fsb_2[2]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/shift[1]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/next_read_info[tag_info][0]_i_1 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/next_read_info[tag_info][0]_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_22__8 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_24__8, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_1__0 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.r_fifo_mem_reg[15][10]_srl16_i_1__0 into driver instance hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_AXI.M_AXI_ARADDR_I[31]_i_4, which resulted in an inversion of 37 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Using_FPGA.Native_i_1__1 into driver instance hdmi_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready_INST_0, which resulted in an inversion of 33 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/complex_victim_inc_i_1 into driver instance hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/samples_cnt_r[11]_i_3, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_full[5]_i_3 into driver instance hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_empty[7]_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_1 into driver instance hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_1 into driver instance hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_2__2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_2__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_1 into driver instance hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1 into driver instance hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_2__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__0 into driver instance hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1 into driver instance hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1, which resulted in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 12 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d7093ada

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2549.727 ; gain = 104.035
INFO: [Opt 31-389] Phase Retarget created 639 cells and removed 961 cells
INFO: [Opt 31-1021] In phase Retarget, 189 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 23 inverter(s) to 60 load pin(s).
Phase 2 Constant propagation | Checksum: 4933a200

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2549.727 ; gain = 104.035
INFO: [Opt 31-389] Phase Constant propagation created 1434 cells and removed 3332 cells
INFO: [Opt 31-1021] In phase Constant propagation, 707 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: ff2dffeb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2549.727 ; gain = 104.035
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2752 cells
INFO: [Opt 31-1021] In phase Sweep, 163 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG hdmi_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 95 load(s) on clock net hdmi_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 12759505b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.727 ; gain = 104.035
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12759505b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.727 ; gain = 104.035
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10ccafb15

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2549.727 ; gain = 104.035
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 34 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             639  |             961  |                                            189  |
|  Constant propagation         |            1434  |            3332  |                                            707  |
|  Sweep                        |               0  |            2752  |                                            163  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             34  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2549.727 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2246d7923

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2549.727 ; gain = 104.035

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2549.727 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2246d7923

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2549.727 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 23 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2549.727 ; gain = 307.613
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2559.734 ; gain = 10.008
INFO: [Common 17-1381] The checkpoint 'C:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.runs/impl_1/hdmi_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2575.242 ; gain = 25.516
INFO: [runtcl-4] Executing : report_drc -file hdmi_wrapper_drc_opted.rpt -pb hdmi_wrapper_drc_opted.pb -rpx hdmi_wrapper_drc_opted.rpx
Command: report_drc -file hdmi_wrapper_drc_opted.rpt -pb hdmi_wrapper_drc_opted.pb -rpx hdmi_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.runs/impl_1/hdmi_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2668.246 ; gain = 93.004
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2668.246 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1860f6240

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2668.246 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2668.246 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: afbe196a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2668.246 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 149a51bc8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2845.664 ; gain = 177.418

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 149a51bc8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2845.664 ; gain = 177.418
Phase 1 Placer Initialization | Checksum: 149a51bc8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2845.664 ; gain = 177.418

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17fe1e8d3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2845.664 ; gain = 177.418

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: eada05a2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 2845.664 ; gain = 177.418

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: eada05a2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 2845.664 ; gain = 177.418

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 1668 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 724 nets or LUTs. Breaked 2 LUTs, combined 722 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2845.664 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            722  |                   724  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |            722  |                   724  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 224829cde

Time (s): cpu = 00:01:32 ; elapsed = 00:01:00 . Memory (MB): peak = 2845.664 ; gain = 177.418
Phase 2.4 Global Placement Core | Checksum: 1540edb79

Time (s): cpu = 00:01:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2845.664 ; gain = 177.418
Phase 2 Global Placement | Checksum: 1540edb79

Time (s): cpu = 00:01:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2845.664 ; gain = 177.418

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f02b690d

Time (s): cpu = 00:01:40 ; elapsed = 00:01:05 . Memory (MB): peak = 2845.664 ; gain = 177.418

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17d17a78c

Time (s): cpu = 00:01:50 ; elapsed = 00:01:12 . Memory (MB): peak = 2845.664 ; gain = 177.418

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d471bab5

Time (s): cpu = 00:01:51 ; elapsed = 00:01:13 . Memory (MB): peak = 2845.664 ; gain = 177.418

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ecd9c6f3

Time (s): cpu = 00:01:51 ; elapsed = 00:01:13 . Memory (MB): peak = 2845.664 ; gain = 177.418

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 255416af0

Time (s): cpu = 00:02:03 ; elapsed = 00:01:20 . Memory (MB): peak = 2845.664 ; gain = 177.418

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 225a64ace

Time (s): cpu = 00:02:20 ; elapsed = 00:01:39 . Memory (MB): peak = 2845.664 ; gain = 177.418

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1669f4454

Time (s): cpu = 00:02:22 ; elapsed = 00:01:42 . Memory (MB): peak = 2845.664 ; gain = 177.418

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1875292f3

Time (s): cpu = 00:02:23 ; elapsed = 00:01:42 . Memory (MB): peak = 2845.664 ; gain = 177.418
Phase 3 Detail Placement | Checksum: 1875292f3

Time (s): cpu = 00:02:23 ; elapsed = 00:01:42 . Memory (MB): peak = 2845.664 ; gain = 177.418

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 106584df5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.480 | TNS=-0.749 |
Phase 1 Physical Synthesis Initialization | Checksum: 144321c39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2879.621 ; gain = 0.000
INFO: [Place 46-33] Processed net hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18217ec70

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2879.621 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 106584df5

Time (s): cpu = 00:02:48 ; elapsed = 00:01:59 . Memory (MB): peak = 2879.621 ; gain = 211.375

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.416. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15df146a7

Time (s): cpu = 00:03:20 ; elapsed = 00:02:24 . Memory (MB): peak = 2879.621 ; gain = 211.375

Time (s): cpu = 00:03:20 ; elapsed = 00:02:24 . Memory (MB): peak = 2879.621 ; gain = 211.375
Phase 4.1 Post Commit Optimization | Checksum: 15df146a7

Time (s): cpu = 00:03:20 ; elapsed = 00:02:25 . Memory (MB): peak = 2879.621 ; gain = 211.375

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15df146a7

Time (s): cpu = 00:03:21 ; elapsed = 00:02:25 . Memory (MB): peak = 2879.621 ; gain = 211.375

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15df146a7

Time (s): cpu = 00:03:21 ; elapsed = 00:02:25 . Memory (MB): peak = 2879.621 ; gain = 211.375
Phase 4.3 Placer Reporting | Checksum: 15df146a7

Time (s): cpu = 00:03:21 ; elapsed = 00:02:25 . Memory (MB): peak = 2879.621 ; gain = 211.375

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2879.621 ; gain = 0.000

Time (s): cpu = 00:03:21 ; elapsed = 00:02:25 . Memory (MB): peak = 2879.621 ; gain = 211.375
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11582b9c3

Time (s): cpu = 00:03:21 ; elapsed = 00:02:26 . Memory (MB): peak = 2879.621 ; gain = 211.375
Ending Placer Task | Checksum: 4b88bb49

Time (s): cpu = 00:03:21 ; elapsed = 00:02:26 . Memory (MB): peak = 2879.621 ; gain = 211.375
INFO: [Common 17-83] Releasing license: Implementation
164 Infos, 23 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:27 ; elapsed = 00:02:29 . Memory (MB): peak = 2879.621 ; gain = 211.375
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2879.621 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.runs/impl_1/hdmi_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2879.621 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file hdmi_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2879.621 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hdmi_wrapper_utilization_placed.rpt -pb hdmi_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hdmi_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 2879.621 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
174 Infos, 23 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2879.621 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2905.879 ; gain = 26.258
INFO: [Common 17-1381] The checkpoint 'C:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.runs/impl_1/hdmi_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2905.879 ; gain = 26.258
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 10c1bb3f ConstDB: 0 ShapeSum: 3ac7000a RouteDB: 0
Post Restoration Checksum: NetGraph: 756fc9 NumContArr: 350bb4 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 00aa7b7d

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 3094.555 ; gain = 133.473

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 00aa7b7d

Time (s): cpu = 00:01:19 ; elapsed = 00:01:02 . Memory (MB): peak = 3097.535 ; gain = 136.453

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 00aa7b7d

Time (s): cpu = 00:01:19 ; elapsed = 00:01:02 . Memory (MB): peak = 3097.535 ; gain = 136.453
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18c070867

Time (s): cpu = 00:01:41 ; elapsed = 00:01:17 . Memory (MB): peak = 3172.273 ; gain = 211.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.603  | TNS=0.000  | WHS=-0.771 | THS=-685.796|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 12d24fed8

Time (s): cpu = 00:02:02 ; elapsed = 00:01:29 . Memory (MB): peak = 3282.027 ; gain = 320.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.603  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1d7a6de5f

Time (s): cpu = 00:02:02 ; elapsed = 00:01:29 . Memory (MB): peak = 3282.027 ; gain = 320.945

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00188278 %
  Global Horizontal Routing Utilization  = 0.00396563 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 47150
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 47150
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13367ed7c

Time (s): cpu = 00:02:03 ; elapsed = 00:01:29 . Memory (MB): peak = 3282.027 ; gain = 320.945

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13367ed7c

Time (s): cpu = 00:02:03 ; elapsed = 00:01:29 . Memory (MB): peak = 3282.027 ; gain = 320.945
Phase 3 Initial Routing | Checksum: 1aca8b8b8

Time (s): cpu = 00:02:19 ; elapsed = 00:01:38 . Memory (MB): peak = 3292.066 ; gain = 330.984

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4344
 Number of Nodes with overlaps = 539
 Number of Nodes with overlaps = 187
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.510  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12ab531b1

Time (s): cpu = 00:03:04 ; elapsed = 00:02:14 . Memory (MB): peak = 3292.066 ; gain = 330.984

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.500  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e46a774b

Time (s): cpu = 00:03:10 ; elapsed = 00:02:20 . Memory (MB): peak = 3292.066 ; gain = 330.984
Phase 4 Rip-up And Reroute | Checksum: 1e46a774b

Time (s): cpu = 00:03:10 ; elapsed = 00:02:20 . Memory (MB): peak = 3292.066 ; gain = 330.984

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e46a774b

Time (s): cpu = 00:03:10 ; elapsed = 00:02:20 . Memory (MB): peak = 3292.066 ; gain = 330.984

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e46a774b

Time (s): cpu = 00:03:10 ; elapsed = 00:02:20 . Memory (MB): peak = 3292.066 ; gain = 330.984
Phase 5 Delay and Skew Optimization | Checksum: 1e46a774b

Time (s): cpu = 00:03:10 ; elapsed = 00:02:20 . Memory (MB): peak = 3292.066 ; gain = 330.984

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2088910f1

Time (s): cpu = 00:03:16 ; elapsed = 00:02:24 . Memory (MB): peak = 3292.066 ; gain = 330.984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.596  | TNS=0.000  | WHS=-0.061 | THS=-0.169 |

Phase 6.1 Hold Fix Iter | Checksum: 22e670264

Time (s): cpu = 00:03:17 ; elapsed = 00:02:24 . Memory (MB): peak = 3292.066 ; gain = 330.984
Phase 6 Post Hold Fix | Checksum: 26a6d44a9

Time (s): cpu = 00:03:17 ; elapsed = 00:02:24 . Memory (MB): peak = 3292.066 ; gain = 330.984

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 2315977c3

Time (s): cpu = 00:03:25 ; elapsed = 00:02:29 . Memory (MB): peak = 3292.066 ; gain = 330.984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.596  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 2315977c3

Time (s): cpu = 00:03:25 ; elapsed = 00:02:29 . Memory (MB): peak = 3292.066 ; gain = 330.984

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.72011 %
  Global Horizontal Routing Utilization  = 5.01626 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2315977c3

Time (s): cpu = 00:03:25 ; elapsed = 00:02:29 . Memory (MB): peak = 3292.066 ; gain = 330.984

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2315977c3

Time (s): cpu = 00:03:25 ; elapsed = 00:02:30 . Memory (MB): peak = 3292.066 ; gain = 330.984

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 297e302fd

Time (s): cpu = 00:03:29 ; elapsed = 00:02:33 . Memory (MB): peak = 3292.066 ; gain = 330.984

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.595  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 11 Post Router Timing | Checksum: 2c0b84969

Time (s): cpu = 00:03:46 ; elapsed = 00:02:43 . Memory (MB): peak = 3292.066 ; gain = 330.984
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:46 ; elapsed = 00:02:43 . Memory (MB): peak = 3292.066 ; gain = 330.984

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
192 Infos, 23 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:11 ; elapsed = 00:03:21 . Memory (MB): peak = 3292.066 ; gain = 386.188
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3292.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.runs/impl_1/hdmi_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3292.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file hdmi_wrapper_drc_routed.rpt -pb hdmi_wrapper_drc_routed.pb -rpx hdmi_wrapper_drc_routed.rpx
Command: report_drc -file hdmi_wrapper_drc_routed.rpt -pb hdmi_wrapper_drc_routed.pb -rpx hdmi_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.runs/impl_1/hdmi_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file hdmi_wrapper_methodology_drc_routed.rpt -pb hdmi_wrapper_methodology_drc_routed.pb -rpx hdmi_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file hdmi_wrapper_methodology_drc_routed.rpt -pb hdmi_wrapper_methodology_drc_routed.pb -rpx hdmi_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/marko/Downloads/NVideoHDMI-22-1-hw/hw/hw.runs/impl_1/hdmi_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3292.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file hdmi_wrapper_power_routed.rpt -pb hdmi_wrapper_power_summary_routed.pb -rpx hdmi_wrapper_power_routed.rpx
Command: report_power -file hdmi_wrapper_power_routed.rpt -pb hdmi_wrapper_power_summary_routed.pb -rpx hdmi_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
204 Infos, 24 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3292.066 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file hdmi_wrapper_route_status.rpt -pb hdmi_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_wrapper_timing_summary_routed.rpt -pb hdmi_wrapper_timing_summary_routed.pb -rpx hdmi_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file hdmi_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hdmi_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hdmi_wrapper_bus_skew_routed.rpt -pb hdmi_wrapper_bus_skew_routed.pb -rpx hdmi_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Mar 10 19:14:45 2025...
