/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_mdi_top_2.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 10/12/11 9:46a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Oct 11 10:35:10 2011
 *                 MD5 Checksum         12f5dd38e0ec050efd2afb0b1c62e9d9
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/a0/bchp_mdi_top_2.h $
 * 
 * Hydra_Software_Devel/2   10/12/11 9:46a pntruong
 * SW7435-3: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_MDI_TOP_2_H__
#define BCHP_MDI_TOP_2_H__

/***************************************************************************
 *MDI_TOP_2 - MADR Top Control Block Registers 2
 ***************************************************************************/
#define BCHP_MDI_TOP_2_REVISION_ID               0x00682000 /* MADR Revision register */
#define BCHP_MDI_TOP_2_HW_CONFIGURATION          0x00682004 /* Hardware Configuration Register */
#define BCHP_MDI_TOP_2_ENABLE_CONTROL            0x00682008 /* Enable Control register */
#define BCHP_MDI_TOP_2_MODE_CONTROL_0            0x0068200c /* Operation Mode Set 0 */
#define BCHP_MDI_TOP_2_SRC_PIC_SIZE              0x00682010 /* MADR Source Picture Size Information */
#define BCHP_MDI_TOP_2_PIXEL_FIELD_MSTART_0      0x00682014 /* MAD-R Pixel Field 0 Buffer Starting Address */
#define BCHP_MDI_TOP_2_PIXEL_FIELD_MSTART_1      0x00682018 /* MAD-R Pixel Field 1 Buffer Starting Address */
#define BCHP_MDI_TOP_2_PIXEL_FIELD_MSTART_2      0x0068201c /* MAD-R Pixel Field 2 Buffer Starting Address */
#define BCHP_MDI_TOP_2_PIXEL_FIELD_MSTART_3      0x00682020 /* MAD-R Pixel Field 3 Buffer Starting Address */
#define BCHP_MDI_TOP_2_OSD_POSITION              0x00682024 /* MADR On Screen Display Position */
#define BCHP_MDI_TOP_2_BVB_IN_STATUS             0x00682028 /* MADR Broadcom Video Bus Input Status */
#define BCHP_MDI_TOP_2_BVB_IN_STATUS_CLEAR       0x0068202c /* MADR Broadcom Video Bus Input Status Clear */
#define BCHP_MDI_TOP_2_TEST_PORT_DATA            0x00682030 /* Testport data register */
#define BCHP_MDI_TOP_2_TEST_PORT_CONTROL         0x00682034 /* Testportl control register */
#define BCHP_MDI_TOP_2_QM_FIELD_MSTART_1         0x00682038 /* MADR Quantized Motion Field 1 Buffer Starting Address */
#define BCHP_MDI_TOP_2_QM_FIELD_MSTART_2         0x0068203c /* MADR Quantized Motion Field 2 Buffer Starting Address */
#define BCHP_MDI_TOP_2_QM_FIELD_MSTART_3         0x00682040 /* MADR Quantized Motion Field 3 Buffer Starting Address */
#define BCHP_MDI_TOP_2_QM_FIELD_MSTART_4         0x00682044 /* MADR Quantized Motion Field 4 Buffer Starting Address */
#define BCHP_MDI_TOP_2_SCRATCH_0                 0x006820fc /* Scratch register 0 */

#endif /* #ifndef BCHP_MDI_TOP_2_H__ */

/* End of File */
