
*** Running vivado
    with args -log stopwatch.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source stopwatch.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source stopwatch.tcl -notrace
Command: link_design -top stopwatch -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/netlist/display_ctrl.dcp' for cell 'i_display_ctrl'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/stopwatch.xdc]
Finished Parsing XDC File [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/stopwatch.xdc]
Parsing XDC File [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/netlist/display_ctrl/display_ctrl.xdc] for cell 'i_display_ctrl'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [C:/UAM/DIE/P2/preparacion_p2/compilacion_display_ctrl/display_ctrl.xdc:1]
Finished Parsing XDC File [/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/netlist/display_ctrl/display_ctrl.xdc] for cell 'i_display_ctrl'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1597.996 ; gain = 0.000 ; free physical = 2426 ; free virtual = 12958
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:01 . Memory (MB): peak = 1643.012 ; gain = 45.016 ; free physical = 2429 ; free virtual = 12963

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 26e2665aa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2097.574 ; gain = 454.562 ; free physical = 2042 ; free virtual = 12593

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 26e2665aa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2174.574 ; gain = 0.000 ; free physical = 1972 ; free virtual = 12524
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 26e2665aa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2174.574 ; gain = 0.000 ; free physical = 1972 ; free virtual = 12524
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d370a92d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2174.574 ; gain = 0.000 ; free physical = 1971 ; free virtual = 12524
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d370a92d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2174.574 ; gain = 0.000 ; free physical = 1971 ; free virtual = 12524
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1bbf69048

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2174.574 ; gain = 0.000 ; free physical = 1971 ; free virtual = 12524
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1bbf69048

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2174.574 ; gain = 0.000 ; free physical = 1971 ; free virtual = 12524
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.574 ; gain = 0.000 ; free physical = 1971 ; free virtual = 12524
Ending Logic Optimization Task | Checksum: 1bbf69048

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2174.574 ; gain = 0.000 ; free physical = 1971 ; free virtual = 12524

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1bbf69048

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2174.574 ; gain = 0.000 ; free physical = 1971 ; free virtual = 12523

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bbf69048

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.574 ; gain = 0.000 ; free physical = 1970 ; free virtual = 12523

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.574 ; gain = 0.000 ; free physical = 1970 ; free virtual = 12523
Ending Netlist Obfuscation Task | Checksum: 1bbf69048

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.574 ; gain = 0.000 ; free physical = 1970 ; free virtual = 12523
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2174.574 ; gain = 576.578 ; free physical = 1970 ; free virtual = 12523
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.574 ; gain = 0.000 ; free physical = 1970 ; free virtual = 12523
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.590 ; gain = 0.000 ; free physical = 1969 ; free virtual = 12521
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2206.590 ; gain = 0.000 ; free physical = 1967 ; free virtual = 12522
INFO: [Common 17-1381] The checkpoint '/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/P2_stopwatch/P2_stopwatch.runs/impl_1/stopwatch_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file stopwatch_drc_opted.rpt -pb stopwatch_drc_opted.pb -rpx stopwatch_drc_opted.rpx
Command: report_drc -file stopwatch_drc_opted.rpt -pb stopwatch_drc_opted.pb -rpx stopwatch_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/P2_stopwatch/P2_stopwatch.runs/impl_1/stopwatch_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1905 ; free virtual = 12475
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 167b994da

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1905 ; free virtual = 12475
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1905 ; free virtual = 12475

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ab99386f

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1883 ; free virtual = 12456

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10b2e2833

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:01 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1895 ; free virtual = 12472

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10b2e2833

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:01 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1895 ; free virtual = 12472
Phase 1 Placer Initialization | Checksum: 10b2e2833

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:01 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1895 ; free virtual = 12472

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a80499d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1896 ; free virtual = 12474

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1873 ; free virtual = 12458

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1734400a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1873 ; free virtual = 12459
Phase 2 Global Placement | Checksum: f2135cd8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1872 ; free virtual = 12458

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f2135cd8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1872 ; free virtual = 12458

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 105546a3c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1871 ; free virtual = 12458

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14cfe6058

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1871 ; free virtual = 12458

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f30cb5bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1871 ; free virtual = 12458

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 124c799a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1869 ; free virtual = 12456

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: fc8955ad

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1869 ; free virtual = 12456

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: c692aac8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1869 ; free virtual = 12456
Phase 3 Detail Placement | Checksum: c692aac8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1869 ; free virtual = 12456

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1852e4dc1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1852e4dc1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1869 ; free virtual = 12457
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.168. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f1ce7716

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1869 ; free virtual = 12457
Phase 4.1 Post Commit Optimization | Checksum: 1f1ce7716

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1869 ; free virtual = 12457

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f1ce7716

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1869 ; free virtual = 12457

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f1ce7716

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1869 ; free virtual = 12457

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1869 ; free virtual = 12457
Phase 4.4 Final Placement Cleanup | Checksum: 1fca0ebc5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1869 ; free virtual = 12457
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fca0ebc5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1869 ; free virtual = 12457
Ending Placer Task | Checksum: 1676067b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1872 ; free virtual = 12459
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1872 ; free virtual = 12459
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1870 ; free virtual = 12459
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1869 ; free virtual = 12459
INFO: [Common 17-1381] The checkpoint '/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/P2_stopwatch/P2_stopwatch.runs/impl_1/stopwatch_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file stopwatch_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1859 ; free virtual = 12448
INFO: [runtcl-4] Executing : report_utilization -file stopwatch_utilization_placed.rpt -pb stopwatch_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2246.609 ; gain = 0.000 ; free physical = 1868 ; free virtual = 12457
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8aa1e9fd ConstDB: 0 ShapeSum: dcbe7dbb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6cfc4cb1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2290.230 ; gain = 43.621 ; free physical = 1746 ; free virtual = 12372
Post Restoration Checksum: NetGraph: 63a3dad1 NumContArr: 95871e0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6cfc4cb1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2315.227 ; gain = 68.617 ; free physical = 1714 ; free virtual = 12340

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6cfc4cb1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2328.227 ; gain = 81.617 ; free physical = 1699 ; free virtual = 12325

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6cfc4cb1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2328.227 ; gain = 81.617 ; free physical = 1699 ; free virtual = 12325
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15d2c30ee

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2334.234 ; gain = 87.625 ; free physical = 1693 ; free virtual = 12319
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.117  | TNS=0.000  | WHS=-0.092 | THS=-1.230 |

Phase 2 Router Initialization | Checksum: 8536acef

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2334.234 ; gain = 87.625 ; free physical = 1692 ; free virtual = 12319

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ff32b03a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.238 ; gain = 90.629 ; free physical = 1694 ; free virtual = 12321

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.713  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 202e76884

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.238 ; gain = 90.629 ; free physical = 1694 ; free virtual = 12321
Phase 4 Rip-up And Reroute | Checksum: 202e76884

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.238 ; gain = 90.629 ; free physical = 1694 ; free virtual = 12321

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 202e76884

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.238 ; gain = 90.629 ; free physical = 1694 ; free virtual = 12321

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 202e76884

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.238 ; gain = 90.629 ; free physical = 1694 ; free virtual = 12321
Phase 5 Delay and Skew Optimization | Checksum: 202e76884

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.238 ; gain = 90.629 ; free physical = 1694 ; free virtual = 12321

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 211386aad

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.238 ; gain = 90.629 ; free physical = 1694 ; free virtual = 12321
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.828  | TNS=0.000  | WHS=0.174  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 211386aad

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.238 ; gain = 90.629 ; free physical = 1694 ; free virtual = 12321
Phase 6 Post Hold Fix | Checksum: 211386aad

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.238 ; gain = 90.629 ; free physical = 1694 ; free virtual = 12321

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0670045 %
  Global Horizontal Routing Utilization  = 0.0429688 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2b6903784

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.238 ; gain = 90.629 ; free physical = 1694 ; free virtual = 12321

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2b6903784

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.238 ; gain = 90.629 ; free physical = 1693 ; free virtual = 12320

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20c0f5eaa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.238 ; gain = 90.629 ; free physical = 1693 ; free virtual = 12320

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.828  | TNS=0.000  | WHS=0.174  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20c0f5eaa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.238 ; gain = 90.629 ; free physical = 1693 ; free virtual = 12320
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2337.238 ; gain = 90.629 ; free physical = 1709 ; free virtual = 12336

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2337.238 ; gain = 90.629 ; free physical = 1708 ; free virtual = 12335
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2337.238 ; gain = 0.000 ; free physical = 1708 ; free virtual = 12335
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2337.238 ; gain = 0.000 ; free physical = 1704 ; free virtual = 12333
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2337.238 ; gain = 0.000 ; free physical = 1703 ; free virtual = 12332
INFO: [Common 17-1381] The checkpoint '/home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/P2_stopwatch/P2_stopwatch.runs/impl_1/stopwatch_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file stopwatch_drc_routed.rpt -pb stopwatch_drc_routed.pb -rpx stopwatch_drc_routed.rpx
Command: report_drc -file stopwatch_drc_routed.rpt -pb stopwatch_drc_routed.pb -rpx stopwatch_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/P2_stopwatch/P2_stopwatch.runs/impl_1/stopwatch_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file stopwatch_methodology_drc_routed.rpt -pb stopwatch_methodology_drc_routed.pb -rpx stopwatch_methodology_drc_routed.rpx
Command: report_methodology -file stopwatch_methodology_drc_routed.rpt -pb stopwatch_methodology_drc_routed.pb -rpx stopwatch_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/alumnos/e338239/die/3312_07_2/P2_stopwatch/vivado/P2_stopwatch/P2_stopwatch.runs/impl_1/stopwatch_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file stopwatch_power_routed.rpt -pb stopwatch_power_summary_routed.pb -rpx stopwatch_power_routed.rpx
Command: report_power -file stopwatch_power_routed.rpt -pb stopwatch_power_summary_routed.pb -rpx stopwatch_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file stopwatch_route_status.rpt -pb stopwatch_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file stopwatch_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file stopwatch_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file stopwatch_bus_skew_routed.rpt -pb stopwatch_bus_skew_routed.pb -rpx stopwatch_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force stopwatch.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./stopwatch.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:02:18 . Memory (MB): peak = 2687.402 ; gain = 289.445 ; free physical = 1233 ; free virtual = 12122
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 09:21:46 2019...
