// Generated by CIRCT firtool-1.58.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Trigger(	// <stdin>:3:3
  input  clock,	// <stdin>:4:11
         io_push_btn,	// src/main/scala/lab3/trigger.scala:5:16
  output io_step	// src/main/scala/lab3/trigger.scala:5:16
);

  reg io_step_REG;	// src/main/scala/lab3/trigger.scala:10:38
  always @(posedge clock)	// <stdin>:4:11
    io_step_REG <= io_push_btn;	// src/main/scala/lab3/trigger.scala:10:38
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:3:3
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:3:3
      `FIRRTL_BEFORE_INITIAL	// <stdin>:3:3
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:3:3
      automatic logic [31:0] _RANDOM[0:0];	// <stdin>:3:3
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:3:3
        `INIT_RANDOM_PROLOG_	// <stdin>:3:3
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:3:3
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// <stdin>:3:3
        io_step_REG = _RANDOM[/*Zero width*/ 1'b0][0];	// <stdin>:3:3, src/main/scala/lab3/trigger.scala:10:38
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:3:3
      `FIRRTL_AFTER_INITIAL	// <stdin>:3:3
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_step = io_push_btn & ~io_step_REG;	// <stdin>:3:3, src/main/scala/lab3/trigger.scala:10:{28,30,38}
endmodule

module Controller(	// <stdin>:15:3
  input         clock,	// <stdin>:16:11
                reset,	// <stdin>:17:11
                io_step,	// src/main/scala/lab3/Controller.scala:6:16
  output [15:0] io_leds,	// src/main/scala/lab3/Controller.scala:6:16
  input  [31:0] io_inst,	// src/main/scala/lab3/Controller.scala:6:16
  output        io_rf_wen,	// src/main/scala/lab3/Controller.scala:11:19
  output [4:0]  io_rf_waddr,	// src/main/scala/lab3/Controller.scala:11:19
  output [15:0] io_rf_wdata,	// src/main/scala/lab3/Controller.scala:11:19
  output [4:0]  io_rf_raddr1,	// src/main/scala/lab3/Controller.scala:11:19
                io_rf_raddr2,	// src/main/scala/lab3/Controller.scala:11:19
  input  [15:0] io_rf_rdata1,	// src/main/scala/lab3/Controller.scala:11:19
                io_rf_rdata2,	// src/main/scala/lab3/Controller.scala:11:19
  output [15:0] io_alu_a,	// src/main/scala/lab3/Controller.scala:12:20
                io_alu_b,	// src/main/scala/lab3/Controller.scala:12:20
  output [3:0]  io_alu_op,	// src/main/scala/lab3/Controller.scala:12:20
  input  [15:0] io_alu_y	// src/main/scala/lab3/Controller.scala:12:20
);

  wire        is_rtype = io_inst[2:0] == 3'h1;	// src/main/scala/lab3/Controller.scala:15:{27,34}
  wire        is_itype = io_inst[2:0] == 3'h2;	// src/main/scala/lab3/Controller.scala:15:27, :16:34
  reg         state;	// src/main/scala/lab3/Controller.scala:36:24
  reg  [15:0] leds_reg;	// src/main/scala/lab3/Controller.scala:50:27
  wire        _GEN = state & is_rtype;	// src/main/scala/lab3/Controller.scala:15:34, :36:24, :43:18, :54:27, :59:35
  wire        _GEN_0 = is_itype & io_inst[6:3] == 4'h2;	// src/main/scala/lab3/Controller.scala:16:34, :17:{26,33}, :70:29
  wire        _GEN_1 = is_itype & io_inst[6:3] == 4'h1;	// src/main/scala/lab3/Controller.scala:16:34, :17:26, :18:33, :74:29
  wire        _GEN_2 = _GEN_0 | ~_GEN_1;	// src/main/scala/lab3/Controller.scala:40:17, :70:{29,39}, :74:{29,39}
  always @(posedge clock) begin	// <stdin>:16:11
    if (reset) begin	// <stdin>:16:11
      state <= 1'h0;	// <stdin>:15:3, src/main/scala/lab3/Controller.scala:36:24
      leds_reg <= 16'h0;	// src/main/scala/lab3/Controller.scala:50:27
    end
    else begin	// <stdin>:16:11
      state <= ~state & (io_step | state);	// src/main/scala/lab3/Controller.scala:36:24, :54:{16,27}, :55:22, :56:19, :59:35
      if (~state | is_rtype | ~_GEN_0) begin	// src/main/scala/lab3/Controller.scala:15:34, :36:24, :50:27, :54:27, :59:35, :60:23, :70:{29,39}
      end
      else	// src/main/scala/lab3/Controller.scala:50:27, :54:27, :59:35
        leds_reg <= io_rf_rdata1;	// src/main/scala/lab3/Controller.scala:50:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:15:3
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:15:3
      `FIRRTL_BEFORE_INITIAL	// <stdin>:15:3
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:15:3
      automatic logic [31:0] _RANDOM[0:0];	// <stdin>:15:3
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:15:3
        `INIT_RANDOM_PROLOG_	// <stdin>:15:3
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:15:3
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// <stdin>:15:3
        state = _RANDOM[/*Zero width*/ 1'b0][0];	// <stdin>:15:3, src/main/scala/lab3/Controller.scala:36:24
        leds_reg = _RANDOM[/*Zero width*/ 1'b0][16:1];	// <stdin>:15:3, src/main/scala/lab3/Controller.scala:36:24, :50:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:15:3
      `FIRRTL_AFTER_INITIAL	// <stdin>:15:3
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_leds = leds_reg;	// <stdin>:15:3, src/main/scala/lab3/Controller.scala:50:27
  assign io_rf_wen = state & (is_rtype | ~_GEN_0 & _GEN_1);	// <stdin>:15:3, src/main/scala/lab3/Controller.scala:15:34, :36:24, :39:15, :50:27, :54:27, :55:22, :59:35, :60:23, :67:23, :70:{29,39}, :74:{29,39}
  assign io_rf_waddr = state & (is_rtype | ~_GEN_2) ? io_inst[11:7] : 5'h0;	// <stdin>:15:3, src/main/scala/lab3/Controller.scala:15:34, :28:18, :36:24, :40:17, :54:27, :59:35, :60:23, :69:25, :70:39, :74:39
  assign io_rf_wdata =
    state ? (is_rtype ? io_alu_y : _GEN_2 ? 16'h0 : io_inst[31:16]) : 16'h0;	// <stdin>:15:3, src/main/scala/lab3/Controller.scala:15:34, :27:19, :36:24, :40:17, :41:17, :50:27, :54:27, :59:35, :60:23, :68:25, :70:39, :74:39
  assign io_rf_raddr1 =
    state ? (is_rtype ? io_inst[19:15] : _GEN_0 ? io_inst[11:7] : 5'h0) : 5'h0;	// <stdin>:15:3, src/main/scala/lab3/Controller.scala:15:34, :28:18, :29:19, :36:24, :40:17, :42:18, :54:27, :59:35, :60:23, :62:26, :70:{29,39}, :72:26
  assign io_rf_raddr2 = _GEN ? io_inst[24:20] : 5'h0;	// <stdin>:15:3, src/main/scala/lab3/Controller.scala:30:19, :40:17, :43:18, :54:27, :59:35
  assign io_alu_a = _GEN ? io_rf_rdata1 : 16'h0;	// <stdin>:15:3, src/main/scala/lab3/Controller.scala:43:18, :45:14, :50:27, :54:27, :59:35
  assign io_alu_b = _GEN ? io_rf_rdata2 : 16'h0;	// <stdin>:15:3, src/main/scala/lab3/Controller.scala:43:18, :46:14, :50:27, :54:27, :59:35
  assign io_alu_op = _GEN ? io_inst[6:3] : 4'h0;	// <stdin>:15:3, src/main/scala/lab3/Controller.scala:17:26, :43:18, :47:15, :54:27, :59:35
endmodule

module RegFile(	// <stdin>:95:3
  input         clock,	// <stdin>:96:11
                reset,	// <stdin>:97:11
                io_wen,	// src/main/scala/lab3/RegFile.scala:16:16
  input  [4:0]  io_waddr,	// src/main/scala/lab3/RegFile.scala:16:16
  input  [15:0] io_wdata,	// src/main/scala/lab3/RegFile.scala:16:16
  input  [4:0]  io_raddr1,	// src/main/scala/lab3/RegFile.scala:16:16
                io_raddr2,	// src/main/scala/lab3/RegFile.scala:16:16
  output [15:0] io_rdata1,	// src/main/scala/lab3/RegFile.scala:16:16
                io_rdata2	// src/main/scala/lab3/RegFile.scala:16:16
);

  reg  [15:0]       registers_0;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_1;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_2;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_3;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_4;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_5;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_6;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_7;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_8;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_9;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_10;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_11;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_12;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_13;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_14;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_15;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_16;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_17;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_18;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_19;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_20;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_21;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_22;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_23;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_24;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_25;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_26;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_27;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_28;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_29;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_30;	// src/main/scala/lab3/RegFile.scala:18:28
  reg  [15:0]       registers_31;	// src/main/scala/lab3/RegFile.scala:18:28
  wire [31:0][15:0] _GEN =
    {{registers_31},
     {registers_30},
     {registers_29},
     {registers_28},
     {registers_27},
     {registers_26},
     {registers_25},
     {registers_24},
     {registers_23},
     {registers_22},
     {registers_21},
     {registers_20},
     {registers_19},
     {registers_18},
     {registers_17},
     {registers_16},
     {registers_15},
     {registers_14},
     {registers_13},
     {registers_12},
     {registers_11},
     {registers_10},
     {registers_9},
     {registers_8},
     {registers_7},
     {registers_6},
     {registers_5},
     {registers_4},
     {registers_3},
     {registers_2},
     {registers_1},
     {registers_0}};	// src/main/scala/lab3/RegFile.scala:18:28, :24:15
  always @(posedge clock) begin	// <stdin>:96:11
    if (reset) begin	// <stdin>:96:11
      registers_0 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_1 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_2 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_3 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_4 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_5 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_6 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_7 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_8 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_9 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_10 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_11 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_12 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_13 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_14 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_15 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_16 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_17 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_18 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_19 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_20 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_21 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_22 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_23 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_24 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_25 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_26 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_27 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_28 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_29 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_30 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
      registers_31 <= 16'h0;	// src/main/scala/lab3/RegFile.scala:18:{28,36}
    end
    else begin	// <stdin>:96:11
      automatic logic _GEN_0 = io_wen & (|io_waddr);	// src/main/scala/lab3/RegFile.scala:20:{28,40}
      if (_GEN_0 & ~(|io_waddr))	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,40,49}, :21:29
        registers_0 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h1)	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_1 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h2)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_2 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h3)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_3 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h4)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_4 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h5)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_5 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h6)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_6 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h7)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_7 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h8)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_8 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h9)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_9 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'hA)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_10 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'hB)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_11 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'hC)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_12 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'hD)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_13 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'hE)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_14 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'hF)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_15 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h10)	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_16 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h11)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_17 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h12)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_18 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h13)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_19 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h14)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_20 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h15)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_21 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h16)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_22 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h17)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_23 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h18)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_24 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h19)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_25 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h1A)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_26 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h1B)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_27 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h1C)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_28 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h1D)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_29 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & io_waddr == 5'h1E)	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_30 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
      if (_GEN_0 & (&io_waddr))	// src/main/scala/lab3/RegFile.scala:18:28, :20:{28,49}, :21:29
        registers_31 <= io_wdata;	// src/main/scala/lab3/RegFile.scala:18:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:95:3
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:95:3
      `FIRRTL_BEFORE_INITIAL	// <stdin>:95:3
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:95:3
      automatic logic [31:0] _RANDOM[0:15];	// <stdin>:95:3
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:95:3
        `INIT_RANDOM_PROLOG_	// <stdin>:95:3
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:95:3
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;	// <stdin>:95:3
        end	// <stdin>:95:3
        registers_0 = _RANDOM[4'h0][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_1 = _RANDOM[4'h0][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_2 = _RANDOM[4'h1][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_3 = _RANDOM[4'h1][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_4 = _RANDOM[4'h2][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_5 = _RANDOM[4'h2][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_6 = _RANDOM[4'h3][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_7 = _RANDOM[4'h3][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_8 = _RANDOM[4'h4][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_9 = _RANDOM[4'h4][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_10 = _RANDOM[4'h5][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_11 = _RANDOM[4'h5][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_12 = _RANDOM[4'h6][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_13 = _RANDOM[4'h6][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_14 = _RANDOM[4'h7][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_15 = _RANDOM[4'h7][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_16 = _RANDOM[4'h8][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_17 = _RANDOM[4'h8][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_18 = _RANDOM[4'h9][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_19 = _RANDOM[4'h9][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_20 = _RANDOM[4'hA][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_21 = _RANDOM[4'hA][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_22 = _RANDOM[4'hB][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_23 = _RANDOM[4'hB][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_24 = _RANDOM[4'hC][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_25 = _RANDOM[4'hC][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_26 = _RANDOM[4'hD][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_27 = _RANDOM[4'hD][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_28 = _RANDOM[4'hE][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_29 = _RANDOM[4'hE][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_30 = _RANDOM[4'hF][15:0];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
        registers_31 = _RANDOM[4'hF][31:16];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:18:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:95:3
      `FIRRTL_AFTER_INITIAL	// <stdin>:95:3
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rdata1 = _GEN[io_raddr1];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:24:15
  assign io_rdata2 = _GEN[io_raddr2];	// <stdin>:95:3, src/main/scala/lab3/RegFile.scala:24:15, :25:15
endmodule

module ALU(	// <stdin>:143:3
  input  [15:0] io_a,	// src/main/scala/lab3/ALU.scala:13:16
                io_b,	// src/main/scala/lab3/ALU.scala:13:16
  input  [3:0]  io_op,	// src/main/scala/lab3/ALU.scala:13:16
  output [15:0] io_y	// src/main/scala/lab3/ALU.scala:13:16
);

  wire [30:0]       _GEN = {15'h0, io_a};	// src/main/scala/lab3/ALU.scala:24:38
  wire [30:0]       _GEN_0 = {27'h0, io_b[3:0]};	// src/main/scala/lab3/ALU.scala:24:{38,45}
  wire [15:0]       _GEN_1 = {12'h0, io_b[3:0]};	// src/main/scala/lab3/ALU.scala:24:45, :26:38
  wire [30:0]       _io_y_T_27 = _GEN << _GEN_0;	// src/main/scala/lab3/ALU.scala:24:38, :30:40
  wire [15:0][30:0] _GEN_2 =
    {{31'h0},
     {31'h0},
     {31'h0},
     {31'h0},
     {31'h0},
     {{_io_y_T_27[30:16], _io_y_T_27[15:0] | io_a >> 5'h10 - {1'h0, io_b[3:0]}}},
     {{15'h0, $signed($signed(io_a) >>> _GEN_1)}},
     {{15'h0, io_a >> _GEN_1}},
     {_GEN << _GEN_0},
     {{15'h0, ~io_a}},
     {{15'h0, io_a ^ io_b}},
     {{15'h0, io_a | io_b}},
     {{15'h0, io_a & io_b}},
     {{15'h0, io_a - io_b}},
     {{15'h0, io_a + io_b}},
     {31'h0}};	// src/main/scala/chisel3/util/Mux.scala:141:16, src/main/scala/lab3/ALU.scala:17:{20,38}, :18:{20,38}, :19:{20,38}, :20:{20,38}, :21:{20,38}, :22:{20,33}, :24:{20,38,45}, :26:{20,38}, :28:{20,45}, :30:{20,40,55,63,72}
  assign io_y = _GEN_2[io_op][15:0];	// <stdin>:143:3, src/main/scala/chisel3/util/Mux.scala:141:16, src/main/scala/lab3/ALU.scala:15:10, :17:20, :18:20, :19:20, :20:20, :21:20, :22:20, :24:20, :26:20, :28:20, :30:20
endmodule

module Lab3(	// <stdin>:193:3
  input         clock,	// <stdin>:194:11
                reset,	// <stdin>:195:11
                io_push_btn,	// src/main/scala/lab3/Lab3.scala:6:16
  input  [31:0] io_inst,	// src/main/scala/lab3/Lab3.scala:6:16
  output [15:0] io_leds	// src/main/scala/lab3/Lab3.scala:6:16
);

  wire [15:0] _alu_io_y;	// src/main/scala/lab3/Lab3.scala:15:21
  wire [15:0] _regfile_io_rdata1;	// src/main/scala/lab3/Lab3.scala:14:25
  wire [15:0] _regfile_io_rdata2;	// src/main/scala/lab3/Lab3.scala:14:25
  wire        _controller_io_rf_wen;	// src/main/scala/lab3/Lab3.scala:13:28
  wire [4:0]  _controller_io_rf_waddr;	// src/main/scala/lab3/Lab3.scala:13:28
  wire [15:0] _controller_io_rf_wdata;	// src/main/scala/lab3/Lab3.scala:13:28
  wire [4:0]  _controller_io_rf_raddr1;	// src/main/scala/lab3/Lab3.scala:13:28
  wire [4:0]  _controller_io_rf_raddr2;	// src/main/scala/lab3/Lab3.scala:13:28
  wire [15:0] _controller_io_alu_a;	// src/main/scala/lab3/Lab3.scala:13:28
  wire [15:0] _controller_io_alu_b;	// src/main/scala/lab3/Lab3.scala:13:28
  wire [3:0]  _controller_io_alu_op;	// src/main/scala/lab3/Lab3.scala:13:28
  wire        _trigger_io_step;	// src/main/scala/lab3/Lab3.scala:12:25
  Trigger trigger (	// src/main/scala/lab3/Lab3.scala:12:25
    .clock       (clock),
    .io_push_btn (io_push_btn),
    .io_step     (_trigger_io_step)
  );
  Controller controller (	// src/main/scala/lab3/Lab3.scala:13:28
    .clock        (clock),
    .reset        (reset),
    .io_step      (_trigger_io_step),	// src/main/scala/lab3/Lab3.scala:12:25
    .io_leds      (io_leds),
    .io_inst      (io_inst),
    .io_rf_wen    (_controller_io_rf_wen),
    .io_rf_waddr  (_controller_io_rf_waddr),
    .io_rf_wdata  (_controller_io_rf_wdata),
    .io_rf_raddr1 (_controller_io_rf_raddr1),
    .io_rf_raddr2 (_controller_io_rf_raddr2),
    .io_rf_rdata1 (_regfile_io_rdata1),	// src/main/scala/lab3/Lab3.scala:14:25
    .io_rf_rdata2 (_regfile_io_rdata2),	// src/main/scala/lab3/Lab3.scala:14:25
    .io_alu_a     (_controller_io_alu_a),
    .io_alu_b     (_controller_io_alu_b),
    .io_alu_op    (_controller_io_alu_op),
    .io_alu_y     (_alu_io_y)	// src/main/scala/lab3/Lab3.scala:15:21
  );
  RegFile regfile (	// src/main/scala/lab3/Lab3.scala:14:25
    .clock     (clock),
    .reset     (reset),
    .io_wen    (_controller_io_rf_wen),	// src/main/scala/lab3/Lab3.scala:13:28
    .io_waddr  (_controller_io_rf_waddr),	// src/main/scala/lab3/Lab3.scala:13:28
    .io_wdata  (_controller_io_rf_wdata),	// src/main/scala/lab3/Lab3.scala:13:28
    .io_raddr1 (_controller_io_rf_raddr1),	// src/main/scala/lab3/Lab3.scala:13:28
    .io_raddr2 (_controller_io_rf_raddr2),	// src/main/scala/lab3/Lab3.scala:13:28
    .io_rdata1 (_regfile_io_rdata1),
    .io_rdata2 (_regfile_io_rdata2)
  );
  ALU alu (	// src/main/scala/lab3/Lab3.scala:15:21
    .io_a  (_controller_io_alu_a),	// src/main/scala/lab3/Lab3.scala:13:28
    .io_b  (_controller_io_alu_b),	// src/main/scala/lab3/Lab3.scala:13:28
    .io_op (_controller_io_alu_op),	// src/main/scala/lab3/Lab3.scala:13:28
    .io_y  (_alu_io_y)
  );
endmodule

