Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed May 29 14:51:56 2024
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ConvolutionCop_v1_0_timing_summary_routed.rpt -pb ConvolutionCop_v1_0_timing_summary_routed.pb -rpx ConvolutionCop_v1_0_timing_summary_routed.rpx -warn_on_violation
| Design       : ConvolutionCop_v1_0
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  235         
SYNTH-10   Warning           Wide multiplier              3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (235)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (666)
5. checking no_input_delay (46)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (235)
--------------------------
 There are 235 register/latch pins with no clock driven by root clock pin: s00_axi_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (666)
--------------------------------------------------
 There are 666 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (46)
-------------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  703          inf        0.000                      0                  703           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           703 Endpoints
Min Delay           703 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.458ns  (logic 7.530ns (65.718%)  route 3.928ns (34.282%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=3, routed)           1.513     1.969    ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     6.005 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.007    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.525 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1/P[0]
                         net (fo=2, routed)           1.045     8.570    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1_n_105
    SLICE_X12Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.694 r  ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.694    ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.227 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.344 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.344    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.461 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.461    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.784 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           1.368    11.152    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__2_n_6
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.306    11.458 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[29]_i_1/O
                         net (fo=1, routed)           0.000    11.458    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[29]
    SLICE_X5Y91          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[32]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.341ns  (logic 7.532ns (66.413%)  route 3.809ns (33.587%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=3, routed)           1.513     1.969    ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     6.005 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.007    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.525 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1/P[0]
                         net (fo=2, routed)           1.045     8.570    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1_n_105
    SLICE_X12Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.694 r  ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.694    ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.227 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.344 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.344    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.461 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.461    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.578 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.578    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__2_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.797 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           1.249    11.046    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__3_n_7
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.295    11.341 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[32]_i_1/O
                         net (fo=1, routed)           0.000    11.341    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[32]
    SLICE_X5Y92          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.224ns  (logic 7.415ns (66.063%)  route 3.809ns (33.937%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=3, routed)           1.513     1.969    ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     6.005 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.007    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.525 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1/P[0]
                         net (fo=2, routed)           1.045     8.570    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1_n_105
    SLICE_X12Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.694 r  ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.694    ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.227 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.344 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.344    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.461 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.461    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.680 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           1.249    10.929    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__2_n_7
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.295    11.224 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[28]_i_1/O
                         net (fo=1, routed)           0.000    11.224    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[28]
    SLICE_X5Y91          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.080ns  (logic 7.523ns (67.896%)  route 3.557ns (32.104%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=3, routed)           1.513     1.969    ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     6.005 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.007    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.525 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1/P[0]
                         net (fo=2, routed)           1.045     8.570    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1_n_105
    SLICE_X12Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.694 r  ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.694    ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.227 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.344 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.344    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.461 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.461    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.776 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.997    10.773    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__2_n_4
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.307    11.080 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[31]_i_1/O
                         net (fo=1, routed)           0.000    11.080    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[31]
    SLICE_X5Y91          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.077ns  (logic 7.406ns (66.858%)  route 3.671ns (33.142%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=3, routed)           1.513     1.969    ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     6.005 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.007    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.525 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1/P[0]
                         net (fo=2, routed)           1.045     8.570    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1_n_105
    SLICE_X12Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.694 r  ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.694    ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.227 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.344 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.344    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.659 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           1.111    10.770    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1_n_4
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.307    11.077 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[27]_i_1/O
                         net (fo=1, routed)           0.000    11.077    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[27]
    SLICE_X7Y90          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.948ns  (logic 7.298ns (66.661%)  route 3.650ns (33.339%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=3, routed)           1.513     1.969    ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     6.005 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.007    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.525 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1/P[0]
                         net (fo=2, routed)           1.045     8.570    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1_n_105
    SLICE_X12Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.694 r  ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.694    ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.227 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.344 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.344    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.563 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           1.090    10.653    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1_n_7
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.295    10.948 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[24]_i_1/O
                         net (fo=1, routed)           0.000    10.948    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[24]
    SLICE_X7Y90          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.936ns  (logic 7.441ns (68.039%)  route 3.495ns (31.961%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=3, routed)           1.513     1.969    ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     6.005 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.007    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.525 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1/P[0]
                         net (fo=2, routed)           1.045     8.570    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1_n_105
    SLICE_X12Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.694 r  ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.694    ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.227 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.344 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.344    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.461 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.461    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.700 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.935    10.635    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__2_n_5
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.301    10.936 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[30]_i_1/O
                         net (fo=1, routed)           0.000    10.936    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[30]
    SLICE_X5Y91          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.830ns  (logic 7.181ns (66.307%)  route 3.649ns (33.693%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=3, routed)           1.513     1.969    ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     6.005 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.007    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.525 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1/P[0]
                         net (fo=2, routed)           1.045     8.570    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1_n_105
    SLICE_X12Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.694 r  ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.694    ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.227 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.446 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           1.089    10.535    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0_n_7
    SLICE_X6Y90          LUT6 (Prop_lut6_I0_O)        0.295    10.830 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[20]_i_1/O
                         net (fo=1, routed)           0.000    10.830    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[20]
    SLICE_X6Y90          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.815ns  (logic 7.413ns (68.543%)  route 3.402ns (31.457%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=3, routed)           1.513     1.969    ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     6.005 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.007    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.525 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1/P[0]
                         net (fo=2, routed)           1.045     8.570    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1_n_105
    SLICE_X12Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.694 r  ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.694    ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.227 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.344 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.344    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.667 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.842    10.509    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1_n_6
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.306    10.815 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[25]_i_1/O
                         net (fo=1, routed)           0.000    10.815    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[25]
    SLICE_X7Y90          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.744ns  (logic 7.324ns (68.169%)  route 3.420ns (31.831%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=3, routed)           1.513     1.969    ConvolutionCop_v1_0_S00_AXI_inst/slv_reg0[10]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     6.005 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.007    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__0_n_106
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.525 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1/P[0]
                         net (fo=2, routed)           1.045     8.570    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0__1_n_105
    SLICE_X12Y89         LUT2 (Prop_lut2_I0_O)        0.124     8.694 r  ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     8.694    ConvolutionCop_v1_0_S00_AXI_inst/i__carry_i_3_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.227 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.227    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.344 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.344    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__0_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.583 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.860    10.443    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol0_inferred__0/i__carry__1_n_5
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.301    10.744 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[26]_i_1/O
                         net (fo=1, routed)           0.000    10.744    ConvolutionCop_v1_0_S00_AXI_inst/slv_convol[26]
    SLICE_X7Y90          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[17]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[17]/Q
                         net (fo=1, routed)           0.053     0.194    ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg_n_0_[17]
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.045     0.239 r  ConvolutionCop_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.239    ConvolutionCop_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X5Y88          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q
                         net (fo=3, routed)           0.068     0.209    ConvolutionCop_v1_0_S00_AXI_inst/slv_reg1[12]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.254 r  ConvolutionCop_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.254    ConvolutionCop_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X2Y87          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.318%)  route 0.119ns (45.682%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[9]/C
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[9]/Q
                         net (fo=3, routed)           0.119     0.260    ConvolutionCop_v1_0_S00_AXI_inst/p_2_in[8]
    SLICE_X5Y86          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.876%)  route 0.121ns (46.124%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[31]/C
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[31]/Q
                         net (fo=3, routed)           0.121     0.262    ConvolutionCop_v1_0_S00_AXI_inst/p_2_in[30]
    SLICE_X4Y91          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[32]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[32]/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[32]/Q
                         net (fo=2, routed)           0.127     0.268    ConvolutionCop_v1_0_S00_AXI_inst/p_2_in[31]
    SLICE_X2Y92          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[3]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[3]/Q
                         net (fo=3, routed)           0.128     0.269    ConvolutionCop_v1_0_S00_AXI_inst/p_2_in[2]
    SLICE_X5Y86          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[18]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[18]/Q
                         net (fo=1, routed)           0.085     0.226    ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg_n_0_[18]
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.045     0.271 r  ConvolutionCop_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     0.271    ConvolutionCop_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X5Y88          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[15]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[15]/Q
                         net (fo=1, routed)           0.086     0.227    ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg_n_0_[15]
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.045     0.272 r  ConvolutionCop_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     0.272    ConvolutionCop_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X5Y88          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[11]/C
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[11]/Q
                         net (fo=1, routed)           0.087     0.228    ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg_n_0_[11]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.045     0.273 r  ConvolutionCop_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     0.273    ConvolutionCop_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X5Y87          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.845%)  route 0.110ns (40.155%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE                         0.000     0.000 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[14]/C
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convol_reg[14]/Q
                         net (fo=3, routed)           0.110     0.274    ConvolutionCop_v1_0_S00_AXI_inst/p_2_in[13]
    SLICE_X4Y87          FDRE                                         r  ConvolutionCop_v1_0_S00_AXI_inst/slv_convolResult_reg[13]/D
  -------------------------------------------------------------------    -------------------





