[{"title":"Domain Specific Words","url":"/2019/02/25/2019-02-25-Domain-Specific-Words/"},{"title":"CGO Compiler","url":"/2019/02/27/2019-02-27-CGO-Compiler/"},{"title":"Compiler Overview","url":"/2019/03/06/2019-03-06-Compiler-Overview/"},{"title":"[Survey] CGRA","url":"/2019/06/14/2019-06-17-Survey-CGRA/"},{"title":"[Paper] Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study","url":"/2019/06/21/2019-06-24-Paper-Case-Study-for-ADRES/"},{"title":"[Paper] (RAMS) Recurrence Cycle Aware Modulo Scheduling for Coarse-Grained Reconfigurable Architectures","url":"/2019/06/28/2019-06-28-Paper-RAMS/"},{"title":"[Paper] CGRA Express: Accelerating Execution using Dynamic Operation Fusion","url":"/2019/07/13/2019-07-13-Paper-CGRA-Express/"},{"title":"[Paper] RAMP: Resource-Aware Mapping for CGRAs","url":"/2019/07/16/2019-07-16-Paper-RAMP/"},{"title":"[Paper] Architecture Exploration of Standard-Cell and FPGA-Overlay CGRAs Using the Open-Source CGRA-ME Framework","url":"/2019/07/17/2019-07-17-Paper-Physical-Implementation-of-CGRA-ME/"},{"title":"[Paper] DNestMap: Mapping Deeply-Nested Loops on Ultra-Low Power CGRAs","url":"/2019/07/18/2019-07-18-Paper-DNestMap/"},{"title":"[Paper] Auto-Tuning CNNs for Coarse-Grained Reconfigurable Array-Based Accelerators","url":"/2019/07/22/2019-07-22-Paper-Auto-Tuning-CNNs-for-CGRA/"},{"title":"[Paper] HyCUBE: A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect","url":"/2019/07/29/2019-07-29-Paper-HyCUBE/"}]