{
  "module_name": "zynqmp_disp_regs.h",
  "hash_id": "539b5a758123776b9de0935e21a7e25d086d01eb4abdae7daa4493b285f69050",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/xlnx/zynqmp_disp_regs.h",
  "human_readable_source": " \n \n\n#ifndef _ZYNQMP_DISP_REGS_H_\n#define _ZYNQMP_DISP_REGS_H_\n\n#include <linux/bits.h>\n\n \n#define ZYNQMP_DISP_V_BLEND_BG_CLR_0\t\t\t0x0\n#define ZYNQMP_DISP_V_BLEND_BG_CLR_1\t\t\t0x4\n#define ZYNQMP_DISP_V_BLEND_BG_CLR_2\t\t\t0x8\n#define ZYNQMP_DISP_V_BLEND_BG_MAX\t\t\t0xfff\n#define ZYNQMP_DISP_V_BLEND_SET_GLOBAL_ALPHA\t\t0xc\n#define ZYNQMP_DISP_V_BLEND_SET_GLOBAL_ALPHA_VALUE(n)\t((n) << 1)\n#define ZYNQMP_DISP_V_BLEND_SET_GLOBAL_ALPHA_EN\t\tBIT(0)\n#define ZYNQMP_DISP_V_BLEND_OUTPUT_VID_FMT\t\t0x14\n#define ZYNQMP_DISP_V_BLEND_OUTPUT_VID_FMT_RGB\t\t0x0\n#define ZYNQMP_DISP_V_BLEND_OUTPUT_VID_FMT_YCBCR444\t0x1\n#define ZYNQMP_DISP_V_BLEND_OUTPUT_VID_FMT_YCBCR422\t0x2\n#define ZYNQMP_DISP_V_BLEND_OUTPUT_VID_FMT_YONLY\t0x3\n#define ZYNQMP_DISP_V_BLEND_OUTPUT_VID_FMT_XVYCC\t0x4\n#define ZYNQMP_DISP_V_BLEND_OUTPUT_VID_FMT_EN_DOWNSAMPLE\tBIT(4)\n#define ZYNQMP_DISP_V_BLEND_LAYER_CONTROL(n)\t\t(0x18 + ((n) * 4))\n#define ZYNQMP_DISP_V_BLEND_LAYER_CONTROL_EN_US\t\tBIT(0)\n#define ZYNQMP_DISP_V_BLEND_LAYER_CONTROL_RGB\t\tBIT(1)\n#define ZYNQMP_DISP_V_BLEND_LAYER_CONTROL_BYPASS\tBIT(8)\n#define ZYNQMP_DISP_V_BLEND_NUM_COEFF\t\t\t9\n#define ZYNQMP_DISP_V_BLEND_NUM_OFFSET\t\t\t3\n#define ZYNQMP_DISP_V_BLEND_RGB2YCBCR_COEFF(n)\t\t(0x20 + ((n) * 4))\n#define ZYNQMP_DISP_V_BLEND_IN1CSC_COEFF(n)\t\t(0x44 + ((n) * 4))\n#define ZYNQMP_DISP_V_BLEND_IN1CSC_OFFSET(n)\t\t(0x68 + ((n) * 4))\n#define ZYNQMP_DISP_V_BLEND_OUTCSC_OFFSET(n)\t\t(0x74 + ((n) * 4))\n#define ZYNQMP_DISP_V_BLEND_IN2CSC_COEFF(n)\t\t(0x80 + ((n) * 4))\n#define ZYNQMP_DISP_V_BLEND_IN2CSC_OFFSET(n)\t\t(0xa4 + ((n) * 4))\n#define ZYNQMP_DISP_V_BLEND_CHROMA_KEY_ENABLE\t\t0x1d0\n#define ZYNQMP_DISP_V_BLEND_CHROMA_KEY_COMP1\t\t0x1d4\n#define ZYNQMP_DISP_V_BLEND_CHROMA_KEY_COMP2\t\t0x1d8\n#define ZYNQMP_DISP_V_BLEND_CHROMA_KEY_COMP3\t\t0x1dc\n\n \n#define ZYNQMP_DISP_AV_BUF_FMT\t\t\t\t0x0\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_SHIFT\t\t0\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_MASK\t\t(0x1f << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_UYVY\t\t(0 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_VYUY\t\t(1 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YVYU\t\t(2 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YUYV\t\t(3 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YV16\t\t(4 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YV24\t\t(5 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YV16CI\t\t(6 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_MONO\t\t(7 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YV16CI2\t\t(8 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YUV444\t\t(9 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_RGB888\t\t(10 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_RGBA8880\t\t(11 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_RGB888_10\t\t(12 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YUV444_10\t\t(13 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YV16CI2_10\t(14 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YV16CI_10\t\t(15 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YV16_10\t\t(16 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YV24_10\t\t(17 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YONLY_10\t\t(18 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YV16_420\t\t(19 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YV16CI_420\t(20 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YV16CI2_420\t(21 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YV16_420_10\t(22 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YV16CI_420_10\t(23 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_VID_YV16CI2_420_10\t(24 << 0)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_GFX_SHIFT\t\t8\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_GFX_MASK\t\t(0xf << 8)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_GFX_RGBA8888\t\t(0 << 8)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_GFX_ABGR8888\t\t(1 << 8)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_GFX_RGB888\t\t(2 << 8)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_GFX_BGR888\t\t(3 << 8)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_GFX_RGBA5551\t\t(4 << 8)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_GFX_RGBA4444\t\t(5 << 8)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_GFX_RGB565\t\t(6 << 8)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_GFX_8BPP\t\t(7 << 8)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_GFX_4BPP\t\t(8 << 8)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_GFX_2BPP\t\t(9 << 8)\n#define ZYNQMP_DISP_AV_BUF_FMT_NL_GFX_1BPP\t\t(10 << 8)\n#define ZYNQMP_DISP_AV_BUF_NON_LIVE_LATENCY\t\t0x8\n#define ZYNQMP_DISP_AV_BUF_CHBUF(n)\t\t\t(0x10 + ((n) * 4))\n#define ZYNQMP_DISP_AV_BUF_CHBUF_EN\t\t\tBIT(0)\n#define ZYNQMP_DISP_AV_BUF_CHBUF_FLUSH\t\t\tBIT(1)\n#define ZYNQMP_DISP_AV_BUF_CHBUF_BURST_LEN_SHIFT\t2\n#define ZYNQMP_DISP_AV_BUF_CHBUF_BURST_LEN_MASK\t\t(0xf << 2)\n#define ZYNQMP_DISP_AV_BUF_CHBUF_BURST_LEN_MAX\t\t0xf\n#define ZYNQMP_DISP_AV_BUF_CHBUF_BURST_LEN_AUD_MAX\t0x3\n#define ZYNQMP_DISP_AV_BUF_STATUS\t\t\t0x28\n#define ZYNQMP_DISP_AV_BUF_STC_CTRL\t\t\t0x2c\n#define ZYNQMP_DISP_AV_BUF_STC_CTRL_EN\t\t\tBIT(0)\n#define ZYNQMP_DISP_AV_BUF_STC_CTRL_EVENT_SHIFT\t\t1\n#define ZYNQMP_DISP_AV_BUF_STC_CTRL_EVENT_EX_VSYNC\t0\n#define ZYNQMP_DISP_AV_BUF_STC_CTRL_EVENT_EX_VID\t1\n#define ZYNQMP_DISP_AV_BUF_STC_CTRL_EVENT_EX_AUD\t2\n#define ZYNQMP_DISP_AV_BUF_STC_CTRL_EVENT_INT_VSYNC\t3\n#define ZYNQMP_DISP_AV_BUF_STC_INIT_VALUE0\t\t0x30\n#define ZYNQMP_DISP_AV_BUF_STC_INIT_VALUE1\t\t0x34\n#define ZYNQMP_DISP_AV_BUF_STC_ADJ\t\t\t0x38\n#define ZYNQMP_DISP_AV_BUF_STC_VID_VSYNC_TS0\t\t0x3c\n#define ZYNQMP_DISP_AV_BUF_STC_VID_VSYNC_TS1\t\t0x40\n#define ZYNQMP_DISP_AV_BUF_STC_EXT_VSYNC_TS0\t\t0x44\n#define ZYNQMP_DISP_AV_BUF_STC_EXT_VSYNC_TS1\t\t0x48\n#define ZYNQMP_DISP_AV_BUF_STC_CUSTOM_EVENT_TS0\t\t0x4c\n#define ZYNQMP_DISP_AV_BUF_STC_CUSTOM_EVENT_TS1\t\t0x50\n#define ZYNQMP_DISP_AV_BUF_STC_CUSTOM_EVENT2_TS0\t0x54\n#define ZYNQMP_DISP_AV_BUF_STC_CUSTOM_EVENT2_TS1\t0x58\n#define ZYNQMP_DISP_AV_BUF_STC_SNAPSHOT0\t\t0x60\n#define ZYNQMP_DISP_AV_BUF_STC_SNAPSHOT1\t\t0x64\n#define ZYNQMP_DISP_AV_BUF_OUTPUT\t\t\t0x70\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_VID1_SHIFT\t\t0\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_VID1_MASK\t\t(0x3 << 0)\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_VID1_LIVE\t\t(0 << 0)\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_VID1_MEM\t\t(1 << 0)\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_VID1_PATTERN\t\t(2 << 0)\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_VID1_NONE\t\t(3 << 0)\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_VID2_SHIFT\t\t2\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_VID2_MASK\t\t(0x3 << 2)\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_VID2_DISABLE\t\t(0 << 2)\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_VID2_MEM\t\t(1 << 2)\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_VID2_LIVE\t\t(2 << 2)\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_VID2_NONE\t\t(3 << 2)\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_AUD1_SHIFT\t\t4\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_AUD1_MASK\t\t(0x3 << 4)\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_AUD1_PL\t\t(0 << 4)\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_AUD1_MEM\t\t(1 << 4)\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_AUD1_PATTERN\t\t(2 << 4)\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_AUD1_DISABLE\t\t(3 << 4)\n#define ZYNQMP_DISP_AV_BUF_OUTPUT_AUD2_EN\t\tBIT(6)\n#define ZYNQMP_DISP_AV_BUF_HCOUNT_VCOUNT_INT0\t\t0x74\n#define ZYNQMP_DISP_AV_BUF_HCOUNT_VCOUNT_INT1\t\t0x78\n#define ZYNQMP_DISP_AV_BUF_PATTERN_GEN_SELECT\t\t0x100\n#define ZYNQMP_DISP_AV_BUF_CLK_SRC\t\t\t0x120\n#define ZYNQMP_DISP_AV_BUF_CLK_SRC_VID_FROM_PS\t\tBIT(0)\n#define ZYNQMP_DISP_AV_BUF_CLK_SRC_AUD_FROM_PS\t\tBIT(1)\n#define ZYNQMP_DISP_AV_BUF_CLK_SRC_VID_INTERNAL_TIMING\tBIT(2)\n#define ZYNQMP_DISP_AV_BUF_SRST_REG\t\t\t0x124\n#define ZYNQMP_DISP_AV_BUF_SRST_REG_VID_RST\t\tBIT(1)\n#define ZYNQMP_DISP_AV_BUF_AUDIO_CH_CONFIG\t\t0x12c\n#define ZYNQMP_DISP_AV_BUF_GFX_COMP_SF(n)\t\t(0x200 + ((n) * 4))\n#define ZYNQMP_DISP_AV_BUF_VID_COMP_SF(n)\t\t(0x20c + ((n) * 4))\n#define ZYNQMP_DISP_AV_BUF_LIVD_VID_COMP_SF(n)\t\t(0x218 + ((n) * 4))\n#define ZYNQMP_DISP_AV_BUF_LIVE_VID_CONFIG\t\t0x224\n#define ZYNQMP_DISP_AV_BUF_LIVD_GFX_COMP_SF(n)\t\t(0x228 + ((n) * 4))\n#define ZYNQMP_DISP_AV_BUF_LIVE_GFX_CONFIG\t\t0x234\n#define ZYNQMP_DISP_AV_BUF_4BIT_SF\t\t\t0x11111\n#define ZYNQMP_DISP_AV_BUF_5BIT_SF\t\t\t0x10842\n#define ZYNQMP_DISP_AV_BUF_6BIT_SF\t\t\t0x10410\n#define ZYNQMP_DISP_AV_BUF_8BIT_SF\t\t\t0x10101\n#define ZYNQMP_DISP_AV_BUF_10BIT_SF\t\t\t0x10040\n#define ZYNQMP_DISP_AV_BUF_NULL_SF\t\t\t0\n#define ZYNQMP_DISP_AV_BUF_NUM_SF\t\t\t3\n#define ZYNQMP_DISP_AV_BUF_LIVE_CONFIG_BPC_6\t\t0x0\n#define ZYNQMP_DISP_AV_BUF_LIVE_CONFIG_BPC_8\t\t0x1\n#define ZYNQMP_DISP_AV_BUF_LIVE_CONFIG_BPC_10\t\t0x2\n#define ZYNQMP_DISP_AV_BUF_LIVE_CONFIG_BPC_12\t\t0x3\n#define ZYNQMP_DISP_AV_BUF_LIVE_CONFIG_BPC_MASK\t\tGENMASK(2, 0)\n#define ZYNQMP_DISP_AV_BUF_LIVE_CONFIG_FMT_RGB\t\t0x0\n#define ZYNQMP_DISP_AV_BUF_LIVE_CONFIG_FMT_YUV444\t0x1\n#define ZYNQMP_DISP_AV_BUF_LIVE_CONFIG_FMT_YUV422\t0x2\n#define ZYNQMP_DISP_AV_BUF_LIVE_CONFIG_FMT_YONLY\t0x3\n#define ZYNQMP_DISP_AV_BUF_LIVE_CONFIG_FMT_MASK\t\tGENMASK(5, 4)\n#define ZYNQMP_DISP_AV_BUF_LIVE_CONFIG_CB_FIRST\t\tBIT(8)\n#define ZYNQMP_DISP_AV_BUF_PALETTE_MEMORY\t\t0x400\n\n \n#define ZYNQMP_DISP_AUD_MIXER_VOLUME\t\t\t0x0\n#define ZYNQMP_DISP_AUD_MIXER_VOLUME_NO_SCALE\t\t0x20002000\n#define ZYNQMP_DISP_AUD_MIXER_META_DATA\t\t\t0x4\n#define ZYNQMP_DISP_AUD_CH_STATUS0\t\t\t0x8\n#define ZYNQMP_DISP_AUD_CH_STATUS1\t\t\t0xc\n#define ZYNQMP_DISP_AUD_CH_STATUS2\t\t\t0x10\n#define ZYNQMP_DISP_AUD_CH_STATUS3\t\t\t0x14\n#define ZYNQMP_DISP_AUD_CH_STATUS4\t\t\t0x18\n#define ZYNQMP_DISP_AUD_CH_STATUS5\t\t\t0x1c\n#define ZYNQMP_DISP_AUD_CH_A_DATA0\t\t\t0x20\n#define ZYNQMP_DISP_AUD_CH_A_DATA1\t\t\t0x24\n#define ZYNQMP_DISP_AUD_CH_A_DATA2\t\t\t0x28\n#define ZYNQMP_DISP_AUD_CH_A_DATA3\t\t\t0x2c\n#define ZYNQMP_DISP_AUD_CH_A_DATA4\t\t\t0x30\n#define ZYNQMP_DISP_AUD_CH_A_DATA5\t\t\t0x34\n#define ZYNQMP_DISP_AUD_CH_B_DATA0\t\t\t0x38\n#define ZYNQMP_DISP_AUD_CH_B_DATA1\t\t\t0x3c\n#define ZYNQMP_DISP_AUD_CH_B_DATA2\t\t\t0x40\n#define ZYNQMP_DISP_AUD_CH_B_DATA3\t\t\t0x44\n#define ZYNQMP_DISP_AUD_CH_B_DATA4\t\t\t0x48\n#define ZYNQMP_DISP_AUD_CH_B_DATA5\t\t\t0x4c\n#define ZYNQMP_DISP_AUD_SOFT_RESET\t\t\t0xc00\n#define ZYNQMP_DISP_AUD_SOFT_RESET_AUD_SRST\t\tBIT(0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}