CAPI=1
[main]
depend =
 mor1kx
 ram_wb
 uart16550
 vlog_tb_utils
 verilator_tb_utils
 wb_bfm
 wb_intercon

simulators =
 icarus

[verilog]
src_files =
 rtl/verilog/orpsoc_top.v
 rtl/verilog/wb_intercon.v

include_files =
 rtl/verilog/wb_intercon.vh
 rtl/verilog/include/uart_defines.v
 rtl/verilog/include/timescale.v
