

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe1e4dfe6c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe1e4dfe68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1e4dfe60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1e4dfe58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1e4dfe50..

GPGPU-Sim PTX: cudaLaunch for 0x0x4094a4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitSort_nvm5iiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitSort_nvm5iiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitSort_nvm5iiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitSort_nvm5iiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitSort_nvm5iiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitSort_nvm5iiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitSort_nvm5iiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10b40 (mri-gridding.4.sm_70.ptx:7782) @%p2 bra BB21_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b70 (mri-gridding.4.sm_70.ptx:7791) shl.b32 %r86, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10b90 (mri-gridding.4.sm_70.ptx:7795) @%p3 bra BB21_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ba8 (mri-gridding.4.sm_70.ptx:7801) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11048 (mri-gridding.4.sm_70.ptx:7951) @%p4 bra BB21_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11138 (mri-gridding.4.sm_70.ptx:7988) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11060 (mri-gridding.4.sm_70.ptx:7956) @%p5 bra BB21_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11118 (mri-gridding.4.sm_70.ptx:7982) shl.b32 %r349, %r349, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x11130 (mri-gridding.4.sm_70.ptx:7985) @%p6 bra BB21_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11138 (mri-gridding.4.sm_70.ptx:7988) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x11140 (mri-gridding.4.sm_70.ptx:7989) @%p7 bra BB21_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11178 (mri-gridding.4.sm_70.ptx:7999) mov.u32 %r350, %r90;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x11180 (mri-gridding.4.sm_70.ptx:8000) @%p4 bra BB21_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11280 (mri-gridding.4.sm_70.ptx:8039) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x111a0 (mri-gridding.4.sm_70.ptx:8006) @%p9 bra BB21_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11268 (mri-gridding.4.sm_70.ptx:8034) shl.b32 %r350, %r350, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x11278 (mri-gridding.4.sm_70.ptx:8036) @%p10 bra BB21_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11280 (mri-gridding.4.sm_70.ptx:8039) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x11400 (mri-gridding.4.sm_70.ptx:8087) @%p15 bra BB21_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11408 (mri-gridding.4.sm_70.ptx:8089) @%p2 bra BB21_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x11408 (mri-gridding.4.sm_70.ptx:8089) @%p2 bra BB21_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11568 (mri-gridding.4.sm_70.ptx:8153) membar.gl;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x115b8 (mri-gridding.4.sm_70.ptx:8164) @%p17 bra BB21_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11638 (mri-gridding.4.sm_70.ptx:8189) @%p2 bra BB21_22;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x11638 (mri-gridding.4.sm_70.ptx:8189) @%p2 bra BB21_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11700 (mri-gridding.4.sm_70.ptx:8217) mov.u32 %r69, %nctaid.x;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x11710 (mri-gridding.4.sm_70.ptx:8219) @%p3 bra BB21_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11738 (mri-gridding.4.sm_70.ptx:8227) setp.eq.s32%p1, %r67, %r68;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x11830 (mri-gridding.4.sm_70.ptx:8278) @!%p1 bra BB21_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118a8 (mri-gridding.4.sm_70.ptx:8303) ret;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x11838 (mri-gridding.4.sm_70.ptx:8279) bra.uni BB21_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11840 (mri-gridding.4.sm_70.ptx:8282) mov.u32 %r318, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitSort_nvm5iiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitSort_nvm5iiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitSort_nvm5iiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14splitSort_nvm5iiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14splitSort_nvm5iiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 450767
gpu_sim_insn = 1019827760
gpu_ipc =    2262.4277
gpu_tot_sim_cycle = 450767
gpu_tot_sim_insn = 1019827760
gpu_tot_ipc =    2262.4277
gpu_tot_issued_cta = 2594
gpu_occupancy = 59.3474% 
gpu_tot_occupancy = 59.3474% 
max_total_param_size = 0
gpu_stall_dramfull = 6372
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      22.5388
partiton_level_parallism_total  =      22.5388
partiton_level_parallism_util =      25.7345
partiton_level_parallism_util_total  =      25.7345
L2_BW  =     816.4449 GB/Sec
L2_BW_total  =     816.4449 GB/Sec
gpu_total_sim_rate=218285
############## bottleneck_stats #############
cycles: core 450767, icnt 450767, l2 450767, dram 338473
gpu_ipc	2262.428
gpu_tot_issued_cta = 2594, average cycles = 174
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 1239146 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 565971 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.240	80
L1D data util	0.819	80	0.839	0
L1D tag util	0.267	80	0.273	73
L2 data util	0.403	64	0.412	49
L2 tag util	0.352	64	0.361	40
n_l2_access	 10160369
icnt s2m util	0.000	0	0.000	40	flits per packet: -nan
icnt m2s util	0.000	0	0.000	40	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.272	32	0.276	2

latency_l1_hit:	51739592, num_l1_reqs:	1732025
L1 hit latency:	29
latency_l2_hit:	403583798, num_l2_reqs:	6179123
L2 hit latency:	760
latency_dram:	-1743420599, num_dram_reqs:	3947070
DRAM latency:	646

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.535	80	0.545	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.134	80	0.136	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.088	80	0.090	0

smem port	0.521	80

n_reg_bank	16
reg port	0.129	16	0.199	1
L1D tag util	0.267	80	0.273	73
L1D fill util	0.045	80	0.047	0
n_l1d_mshr	4096
L1D mshr util	0.012	80
n_l1d_missq	16
L1D missq util	0.043	80
L1D hit rate	0.180
L1D miss rate	0.723
L1D rsfail rate	0.097
L2 tag util	0.352	64	0.361	40
L2 fill util	0.043	64	0.043	5
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.138	64	0.140	27
L2 missq util	0.003	64	0.003	25
L2 hit rate	0.611
L2 miss rate	0.388
L2 rsfail rate	0.000

dram activity	0.564	32	0.576	6

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 26559120, load_transaction_bytes 106236480, icnt_m2s_bytes 0
n_gmem_load_insns 207500, n_gmem_load_accesses 3319890
n_smem_access_insn 3937719, n_smem_accesses 18796160

tmp_counter/12	0.361

run 0.040, fetch 0.001, sync 0.546, control 0.003, data 0.395, struct 0.015
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 110418, Miss = 89235, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 10565
	L1D_cache_core[1]: Access = 110418, Miss = 88192, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 10465
	L1D_cache_core[2]: Access = 110418, Miss = 87524, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 9263
	L1D_cache_core[3]: Access = 110418, Miss = 88073, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 10958
	L1D_cache_core[4]: Access = 110418, Miss = 88372, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 10876
	L1D_cache_core[5]: Access = 110418, Miss = 88128, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 9922
	L1D_cache_core[6]: Access = 110418, Miss = 88103, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 10796
	L1D_cache_core[7]: Access = 110418, Miss = 88076, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 9529
	L1D_cache_core[8]: Access = 110418, Miss = 88570, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11553
	L1D_cache_core[9]: Access = 110418, Miss = 88084, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 10301
	L1D_cache_core[10]: Access = 110418, Miss = 88107, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 10286
	L1D_cache_core[11]: Access = 107072, Miss = 85676, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 10405
	L1D_cache_core[12]: Access = 110418, Miss = 88451, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 11299
	L1D_cache_core[13]: Access = 110418, Miss = 88344, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 9960
	L1D_cache_core[14]: Access = 110418, Miss = 87927, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 10452
	L1D_cache_core[15]: Access = 110418, Miss = 88852, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 10278
	L1D_cache_core[16]: Access = 107072, Miss = 85667, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12298
	L1D_cache_core[17]: Access = 107072, Miss = 85745, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 12000
	L1D_cache_core[18]: Access = 110418, Miss = 88364, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 10803
	L1D_cache_core[19]: Access = 110418, Miss = 88668, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 10637
	L1D_cache_core[20]: Access = 107072, Miss = 86148, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 11333
	L1D_cache_core[21]: Access = 110418, Miss = 88185, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 11474
	L1D_cache_core[22]: Access = 107072, Miss = 85847, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11319
	L1D_cache_core[23]: Access = 110418, Miss = 88347, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 10352
	L1D_cache_core[24]: Access = 107072, Miss = 86065, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 12205
	L1D_cache_core[25]: Access = 107072, Miss = 86497, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 12483
	L1D_cache_core[26]: Access = 110418, Miss = 88678, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 10255
	L1D_cache_core[27]: Access = 110418, Miss = 88219, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 10594
	L1D_cache_core[28]: Access = 110418, Miss = 88154, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 11379
	L1D_cache_core[29]: Access = 110418, Miss = 88373, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12151
	L1D_cache_core[30]: Access = 110418, Miss = 88830, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 10419
	L1D_cache_core[31]: Access = 110418, Miss = 88563, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 10579
	L1D_cache_core[32]: Access = 107072, Miss = 85787, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 13744
	L1D_cache_core[33]: Access = 107072, Miss = 85374, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 13127
	L1D_cache_core[34]: Access = 110418, Miss = 88904, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 11197
	L1D_cache_core[35]: Access = 107072, Miss = 85351, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 11534
	L1D_cache_core[36]: Access = 107072, Miss = 86000, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 12029
	L1D_cache_core[37]: Access = 107072, Miss = 85370, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 11765
	L1D_cache_core[38]: Access = 107072, Miss = 85064, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 11140
	L1D_cache_core[39]: Access = 107072, Miss = 86029, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 12013
	L1D_cache_core[40]: Access = 107072, Miss = 85563, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 13083
	L1D_cache_core[41]: Access = 107072, Miss = 85411, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 12598
	L1D_cache_core[42]: Access = 110418, Miss = 88183, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 11999
	L1D_cache_core[43]: Access = 107072, Miss = 85937, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 11706
	L1D_cache_core[44]: Access = 107072, Miss = 86232, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 12998
	L1D_cache_core[45]: Access = 107072, Miss = 85768, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 12470
	L1D_cache_core[46]: Access = 110418, Miss = 88349, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 10730
	L1D_cache_core[47]: Access = 107072, Miss = 85477, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 12937
	L1D_cache_core[48]: Access = 107072, Miss = 85656, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12938
	L1D_cache_core[49]: Access = 107072, Miss = 85336, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 13273
	L1D_cache_core[50]: Access = 107072, Miss = 85728, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 11101
	L1D_cache_core[51]: Access = 109300, Miss = 86978, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 11537
	L1D_cache_core[52]: Access = 107072, Miss = 85124, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 12606
	L1D_cache_core[53]: Access = 107072, Miss = 85644, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12695
	L1D_cache_core[54]: Access = 107072, Miss = 85727, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 11366
	L1D_cache_core[55]: Access = 107072, Miss = 85388, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 11457
	L1D_cache_core[56]: Access = 110418, Miss = 88226, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 11758
	L1D_cache_core[57]: Access = 107072, Miss = 85321, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 12666
	L1D_cache_core[58]: Access = 107072, Miss = 86209, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 11587
	L1D_cache_core[59]: Access = 107072, Miss = 86377, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 12374
	L1D_cache_core[60]: Access = 107072, Miss = 85822, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12357
	L1D_cache_core[61]: Access = 107072, Miss = 85973, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 12789
	L1D_cache_core[62]: Access = 107072, Miss = 85447, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 11079
	L1D_cache_core[63]: Access = 110418, Miss = 88487, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 12030
	L1D_cache_core[64]: Access = 107072, Miss = 85492, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 12613
	L1D_cache_core[65]: Access = 107072, Miss = 86338, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 13778
	L1D_cache_core[66]: Access = 107072, Miss = 85767, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 11859
	L1D_cache_core[67]: Access = 107072, Miss = 85522, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 13387
	L1D_cache_core[68]: Access = 110418, Miss = 88545, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11288
	L1D_cache_core[69]: Access = 107072, Miss = 85852, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 12138
	L1D_cache_core[70]: Access = 107072, Miss = 85460, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 11873
	L1D_cache_core[71]: Access = 107072, Miss = 85787, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 12055
	L1D_cache_core[72]: Access = 107072, Miss = 85556, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 12965
	L1D_cache_core[73]: Access = 110418, Miss = 88872, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 12692
	L1D_cache_core[74]: Access = 107072, Miss = 85071, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 12330
	L1D_cache_core[75]: Access = 107072, Miss = 85601, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 11818
	L1D_cache_core[76]: Access = 107072, Miss = 85752, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 12662
	L1D_cache_core[77]: Access = 107072, Miss = 86223, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 12716
	L1D_cache_core[78]: Access = 110418, Miss = 88063, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 11374
	L1D_cache_core[79]: Access = 107072, Miss = 86174, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 12360
	L1D_total_cache_accesses = 8678406
	L1D_total_cache_misses = 6946381
	L1D_total_cache_miss_rate = 0.8004
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 933780
	L1D_cache_data_port_util = 0.049
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1698478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1617389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 838337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4023
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5324293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 95443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 676
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3319890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5358516

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 838337
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 95443
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20433, 12292, 11004, 11004, 9716, 9716, 9716, 9716, 20433, 12292, 11004, 11004, 9716, 9716, 9716, 9716, 20433, 12292, 11004, 11004, 9716, 9716, 9716, 9716, 17514, 10536, 9432, 9432, 8328, 8328, 8328, 8328, 17514, 10536, 9432, 9432, 8328, 8328, 8328, 8328, 
gpgpu_n_tot_thrd_icount = 1109895360
gpgpu_n_tot_w_icount = 34684230
gpgpu_n_stall_shd_mem = 28378834
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1621412
gpgpu_n_mem_write_global = 8538328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6639780
gpgpu_n_store_insn = 16651240
gpgpu_n_shmem_insn = 114251000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858441
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9028022
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2987883
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68087128	W0_Idle:4316038	W0_Scoreboard:33992764	W1:614778	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:72	W11:0	W12:0	W13:0	W14:0	W15:0	W16:492860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:32144632
single_issue_nums: WS0:11172358	WS1:8155536	WS2:7678168	WS3:7678168	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12971296 {8:1621412,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 239779136 {8:3179812,40:5358516,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 64856480 {40:1621412,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 68306624 {8:8538328,}
maxmflatency = 10711 
max_icnt2mem_latency = 9820 
maxmrqlatency = 1404 
max_icnt2sh_latency = 724 
averagemflatency = 714 
avg_icnt2mem_latency = 450 
avg_mrq_latency = 41 
avg_icnt2sh_latency = 25 
mrq_lat_table:248584 	185391 	133898 	135835 	224306 	465811 	312429 	91378 	7222 	239 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2273929 	1988210 	3820717 	1980234 	31136 	41382 	24132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7640 	1845 	2812 	1355582 	1454820 	1172339 	953980 	1359720 	3017708 	751939 	21260 	41355 	18740 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3719581 	1468751 	1325735 	1281307 	1143797 	810570 	349361 	56833 	3805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	241 	469 	52 	6 	14 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64       105        72        64        64       128        88        80        64        64        64        64        88        80        96        80 
dram[1]:        64        64        64        64       120       120        64       104        64        64        72        64        88        96       112       104 
dram[2]:        64        64        64        72        72       120        64       104        64        64        72        72        72        96        72       104 
dram[3]:        64        64        96        64        64       120        64        96        64        64        64        72        72        96        72       104 
dram[4]:        64        95        96        64        64       128        64        88        72        64        72        64        72        96        72        64 
dram[5]:        64        82        88        64        64       128        64        96        72        64        72        64        72        96        72        64 
dram[6]:        64        64        88        64        64       128        64        96        72        64        72        72        72        96        64       104 
dram[7]:        64        64        88        64        64       128        64        96        72        64        72        72        72        96        72       104 
dram[8]:        64        66        88        64        64       120        64        88        64        64        64        72        72        96        72       104 
dram[9]:        64        64        96        64        72       120        64       104        72        64        64        72        72        96        72       104 
dram[10]:        64        64        96        64        64       128        64       104        72        64        64        64        72        96       112        64 
dram[11]:        64        64        96        64        64       128        64        88        72        64        72        64        64        96       112        64 
dram[12]:        83        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64       128        64        64        72        64        64        64        80        80        64        64 
dram[14]:        64        64        64        64        72       112        72       112        64        80        64        64        88        96       104        64 
dram[15]:        64        64        64        64        72       112        72       112        64        80        64        64        88        80       104        64 
dram[16]:        64        64        64        64        72       112        72       104        64        80        64        72        96        96       104       104 
dram[17]:        64        64        72        72       128       112        88        96        65        88        64        80        88        80        96        64 
dram[18]:        64        88        72        72        80       120        88        80        65        80        64        64        96        80        96        64 
dram[19]:        64        72        64        72        72        72        88        88        65        64        64        64        80        80        72        64 
dram[20]:        93        64        72        88        72        72        88       104        69        72        64        72        80        80        72        96 
dram[21]:        64        64        72        88        80        72        88       104        72        72        64        80        96        80        96        64 
dram[22]:        64        64        72        88        72       104        88       104        72        64        64        64        96        80        72        64 
dram[23]:        64        64        72        88        80       128        88        96        72        88        64        72        96        80        64        96 
dram[24]:        64        64        72        80        80       128        96        96        72        64        64        88        88        80        72        64 
dram[25]:        64        64        72        72        80       128        72        96        72        64        64        88        96        80        72        96 
dram[26]:        86        64        72        72        80       128        72        88        80        64        64        64        96        88        72        96 
dram[27]:        64        64        72        72        80       128        88       104        80        64        64        64        88        88        72        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64       128        96        64        64        64        72        64        64        80        64        64       104 
dram[30]:        64        64        64        64       128       120        72        96        64        72        64        64        80        80        64       104 
dram[31]:        64        64        64        64       128       120        80        96        64        64        64        64        80        80        80       104 
maximum service time to same row:
dram[0]:     38901     38538     47527     39484     42572     42716     44461     43772     45993     45338     36773     36635     36481     36384     37688     37875 
dram[1]:     38879     38662     47564     46859     42200     42518     44554     44895     46060     45882     36010     37379     36103     36497     37270     37965 
dram[2]:     33882     38708     39439     47100     42482     42904     45154     45708     46825     47237     36081     37365     36219     36542     37681     37864 
dram[3]:     36155     38717     39221     47088     42290     42503     44781     45369     46808     47229     36082     37358     36200     36564     37701     37360 
dram[4]:     38515     38920     39290     39155     42092     42284     44688     45721     46023     45657     35891     37018     35841     36688     37475     37778 
dram[5]:     38589     38831     47509     38993     41825     42193     44272     45400     45635     45684     36019     37075     35813     36733     37448     37781 
dram[6]:     38689     38640     39098     46849     42052     42400     44936     44924     45553     45889     35861     37214     36089     36625     36891     37477 
dram[7]:     38694     38633     39025     46898     41961     42265     45004     44947     45539     45909     35806     37211     36127     36569     37443     37843 
dram[8]:     38556     39231     39219     39225     42048     42336     44975     45289     45627     45283     35732     37070     35991     36846     37412     37806 
dram[9]:     38425     38945     47314     46720     42557     42788     43548     44018     44892     45300     35583     36826     35788     36331     37186     37248 
dram[10]:     38559     38564     47302     39938     42573     42707     43709     43475     44970     45253     35669     36632     36155     36489     37281     36999 
dram[11]:     38615     38604     39572     46850     42094     42636     43951     43496     44808     45115     35699     36549     36270     36468     37434     37634 
dram[12]:     59233     57631     39729     39058     42313     42779     44392     44314     45915     45977     52232     52750     53693     54148     37487     47569 
dram[13]:     41290     42076     48852     39287     43020     43103     44451     44708     45922     46067     38562     37877     38329     40157     40133     40095 
dram[14]:     38199     38842     46386     39322     43001     42993     43826     43442     45712     44984     36141     36082     35900     37236     37871     37156 
dram[15]:     37888     38798     46471     39311     42568     42516     43982     43678     45795     45047     36147     36216     35943     37203     37938     37443 
dram[16]:     37961     38725     39215     39259     42426     42600     44085     43873     46118     44999     36007     36254     35929     37175     37796     37598 
dram[17]:     37955     38721     46619     40082     42597     43109     44971     45023     46159     45576     36041     36040     35882     37181     37717     37828 
dram[18]:     37948     38906     46500     39795     42471     42930     45120     45433     46437     46801     36175     35837     35951     37446     37483     37549 
dram[19]:     37800     38889     46475     39934     42477     42456     44917     45128     46357     46546     36250     35817     35881     37467     37742     37534 
dram[20]:     38193     38695     46206     39567     42080     41921     45389     45360     44786     45632     36090     35926     35701     37524     37114     37124 
dram[21]:     38118     38823     39036     39893     42173     42191     45840     45310     44945     45642     36176     35912     35812     37565     37129     37480 
dram[22]:     38027     38632     39045     39960     42082     42258     45305     45456     44819     45049     36060     36076     35750     37363     37489     37386 
dram[23]:     38146     38897     39187     39944     42342     42293     45380     45443     44951     45061     36186     35938     35730     37470     37164     37873 
dram[24]:     38197     39077     39231     39942     42470     42342     45627     45309     45148     44818     36484     35917     35960     37618     37629     37768 
dram[25]:     37825     38537     46378     40845     42680     43096     43813     43936     45015     44857     36003     35794     35824     37075     37204     37319 
dram[26]:     38315     38566     46351     40903     42467     43138     43596     44225     45128     44936     35890     35854     35932     37230     37471     37435 
dram[27]:     38443     38748     46309     40109     42519     42646     43786     44235     45225     44949     35859     35883     36098     37218     37469     37014 
dram[28]:     58179     58998     54340     57901     43092     42646     43693     44276     46415     45965     52400     52957     53877     54412     54163     39768 
dram[29]:     40979     41376     49888     50518     43045     43375     43657     44400     46469     46029     38444     38552     38485     39311     37243     40699 
dram[30]:     38905     38733     47004     47565     43066     43543     43681     44366     45164     45660     36610     36481     36355     36776     37854     37668 
dram[31]:     38779     38696     46965     47584     42799     42745     43700     44345     45235     45749     36534     36631     36388     36814     37829     37725 
average row accesses per activate:
dram[0]: 11.034700 11.045872 11.610738 11.728813 10.474475 10.866044 11.753425 12.014035 10.565350 10.984227 11.518152 11.350649 11.420063 10.737463  9.384988  8.654017 
dram[1]: 11.411765 10.507289 11.587248 11.597316 10.666667 10.968554 12.823970 13.019011 10.654434 10.793846 11.752508 11.838384 11.774920 12.572413  8.762444  8.492341 
dram[2]: 11.021472 10.855422 11.876288 12.006921 11.143770 11.215434 12.098940 12.450909 10.769231 11.666667 11.398693 11.728477 11.426332 10.548851  9.054117  9.421951 
dram[3]: 10.519062 10.662722 11.986063 11.696970 11.436066 10.900000 11.413333 11.713310 10.471642 11.221865 11.003155 11.206349 11.228395 10.622093  8.608889  9.239235 
dram[4]:  9.790191 11.431746 11.794520 10.930818 10.411941 10.417911 11.874564 12.664207 10.944099 11.342019 11.396721 11.088608 11.279503 10.825958  9.174118  9.577114 
dram[5]:  9.991644 11.288402 11.734694 11.176848 10.699387 10.804954 11.874564 12.571428 11.012500 11.645485 11.111821 11.194888 10.945946 11.490625  8.782313  8.839450 
dram[6]:  9.674731 10.459302 11.616161 11.359477 10.569697 10.872274 11.501683 12.000000 11.120254 11.568107 11.292208 11.864865 11.233846 10.500000  9.520885  9.163120 
dram[7]:  9.868132 10.804805 11.531773 10.884012 10.699387 11.114650 11.725086 12.345324 10.640484 11.268608 11.509933 11.439739 11.658147 10.701755  8.768707  9.118203 
dram[8]:  9.440945 10.881818 11.152103 10.770186 11.143770 11.079365 11.833333 12.361011 10.596386 10.713846 11.229033 11.078864 11.709678 11.087879  9.067757  9.814249 
dram[9]:  9.594666 11.155279 11.589226 11.560000 10.832298 10.583587 12.042403 12.605166 10.888199 10.968354 11.275081 10.822086 11.366771 11.892858  8.162106  9.094339 
dram[10]:  9.944598 11.231746 11.511705 11.296417 10.569697 10.201755 12.171429 12.272402 10.672783 11.580000 11.904762 10.879257 11.742765 10.883928  8.768018  9.084706 
dram[11]: 10.722388 10.715596 11.435216 10.933754 10.832298 10.666667 11.698630 11.528620 10.379822 11.379085 11.757576 11.021944 10.394286 11.219136  9.077283  9.192857 
dram[12]:  9.026239  9.383648  8.763313  8.892216  8.784660  9.569132  9.141955  9.449839  9.103659  9.474684  9.188854  9.048485  9.575384  9.126471  8.112710  7.229614 
dram[13]: 10.393064 11.361564 11.910653 11.637584 11.003155 12.069204 11.397993 12.141844 10.931250 10.857585 11.228296 11.372169 11.152439 11.202454  8.907621  8.720090 
dram[14]: 10.597059 11.251613 11.651007 11.344262 10.634147 11.588039 11.779310 12.056338 11.394136 11.153355 11.672241 10.624243 10.834319 11.734824  9.101176  8.887357 
dram[15]: 10.616519 11.115385 11.749152 11.197411 10.537765 11.665552 11.726027 12.285714 11.287097 10.884735 11.300971 11.165606 10.842730 11.510972  8.818182  9.177033 
dram[16]: 11.183229 11.458746 11.670033 11.270358 11.179487 12.195805 11.916084 11.986063 11.254020 11.224359 11.422951 10.754601 11.776699 11.470220  8.958429  8.671910 
dram[17]: 10.314285 11.589404 12.276596 12.119298 10.798761 12.412811 12.890566 11.726027 12.138409 11.598684 12.181185 10.742332 10.960725 11.739550  9.900000  8.560976 
dram[18]: 10.359196 11.296774 12.104895 12.118881 10.968554 11.511551 12.681481 11.986063 10.934580 11.452768 12.082759 10.924528 11.148485 12.183947  9.056206  8.273504 
dram[19]: 10.103642 10.875776 11.743243 11.743243 11.361564 11.704698 12.588235 11.621622 11.146497 11.656766 11.069620 10.977918 10.257703 10.346591  9.540943  9.144208 
dram[20]: 10.900302 10.300000 11.931272 11.370492 10.732307 11.228296 12.257143 11.972028 10.383233 11.062500 11.305195 11.141026 11.109423 10.910979  8.689888  9.253589 
dram[21]: 10.134831 10.300000 12.168421 11.876713 10.569697 11.313916 12.084507 12.405797 10.597561 11.303514 11.657718 11.346405 10.819527 11.155015  8.880460  9.460591 
dram[22]: 10.200565 10.742332 11.553333 12.027681 10.666667 11.121019 12.185054 11.658703 11.176848 11.046729 11.189711 11.115385  9.716181 10.573913  9.046512  9.021127 
dram[23]:  9.977839 10.485030 11.670033 12.139373 11.003155 10.981133 12.588235 11.501683 11.092651 11.056250 11.166667 11.050956 10.222841 10.383754  9.586634  9.431373 
dram[24]: 10.516035 11.117460 11.363935 11.770270 11.143770 11.549669 12.056338 11.413333 10.563637 11.284345 11.006289 11.245161 11.647619 11.245455  9.461917  9.122353 
dram[25]: 10.114846 10.742332 12.048780 11.645485 10.765432 11.665552 12.450909 12.028169 10.817337 10.894410 10.612122 11.324676 11.702875 10.929412  9.156398  9.072599 
dram[26]: 10.674556 10.548193 12.483754 12.013841 11.073016 11.251613 12.496350 11.726027 10.897196 10.785276 10.485030 11.418301 10.521614 10.531250  9.058275  9.139811 
dram[27]:  9.751351 10.808642 12.446043 11.717172 11.215434 10.934169 12.272402 11.888889 10.897196 11.478827 10.629179 11.247588 10.372159 10.198347  9.310263  9.156398 
dram[28]:  8.874286  8.738372  8.981818  8.814159  8.836795  9.185185  9.549020  9.046729  8.559078  8.892858  9.021148  9.414013  8.255320  9.256638  7.400871  7.950704 
dram[29]: 10.485465 10.650455 11.890035 12.027681 10.569697 10.968554 11.875433 12.558824 10.449101 10.760736 11.104762 11.685618 11.973684 10.898809  9.160756  8.715883 
dram[30]: 10.394813 10.875776 11.761905 11.823130 11.665552 11.626667 11.555555 12.347826 11.152866 11.015773 11.589404 11.270967 11.079027  9.934959  9.236842  9.292566 
dram[31]: 10.019444 10.612122 11.565217 11.951890 11.108280 11.473684 11.489933 12.347826 11.331169 11.308441 11.136508 11.192307 11.252308 10.236111  8.993007  9.380487 
average row locality = 1805117/168197 = 10.732160
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2432      2432      2392      2392      2432      2432      2376      2368      2416      2424      2416      2416      2456      2456      2432      2424 
dram[1]:      2424      2432      2392      2392      2432      2432      2368      2368      2424      2448      2432      2432      2468      2456      2432      2416 
dram[2]:      2416      2432      2392      2408      2432      2432      2368      2368      2440      2440      2408      2456      2456      2472      2416      2416 
dram[3]:      2416      2432      2376      2408      2432      2432      2368      2376      2448      2432      2408      2448      2448      2464      2416      2416 
dram[4]:      2416      2432      2376      2408      2432      2432      2352      2376      2464      2424      2400      2424      2440      2488      2432      2408 
dram[5]:      2416      2424      2384      2408      2432      2432      2352      2376      2464      2424      2400      2424      2448      2488      2432      2408 
dram[6]:      2416      2424      2384      2408      2432      2432      2360      2376      2456      2424      2400      2432      2456      2464      2432      2408 
dram[7]:      2416      2424      2380      2404      2432      2432      2356      2376      2464      2424      2400      2432      2456      2464      2432      2408 
dram[8]:      2416      2420      2380      2400      2432      2432      2352      2368      2460      2424      2404      2432      2448      2464      2424      2408 
dram[9]:      2416      2416      2376      2400      2432      2424      2352      2360      2448      2408      2408      2448      2440      2472      2424      2416 
dram[10]:      2416      2416      2376      2400      2432      2432      2352      2368      2432      2416      2424      2432      2456      2464      2432      2416 
dram[11]:      2416      2432      2376      2400      2432      2432      2360      2368      2440      2424      2416      2432      2448      2448      2432      2416 
dram[12]:      2416      2408      2392      2400      2432      2432      2352      2376      2440      2448      2416      2432      2472      2464      2424      2400 
dram[13]:      2420      2416      2400      2400      2432      2432      2352      2368      2440      2448      2416      2432      2472      2464      2424      2408 
dram[14]:      2424      2416      2404      2392      2432      2432      2360      2368      2440      2432      2416      2424      2464      2480      2424      2416 
dram[15]:      2424      2400      2400      2392      2432      2432      2368      2384      2440      2432      2416      2424      2464      2480      2424      2412 
dram[16]:      2424      2404      2400      2392      2432      2432      2352      2384      2440      2440      2408      2424      2448      2464      2424      2416 
dram[17]:      2432      2432      2400      2392      2432      2432      2360      2368      2448      2464      2416      2416      2432      2468      2424      2416 
dram[18]:      2432      2432      2400      2400      2432      2432      2368      2384      2448      2456      2424      2392      2480      2456      2416      2416 
dram[19]:      2432      2432      2408      2408      2432      2432      2368      2384      2440      2472      2424      2400      2480      2456      2416      2416 
dram[20]:      2432      2432      2404      2400      2432      2436      2376      2368      2408      2480      2408      2396      2472      2480      2416      2408 
dram[21]:      2432      2432      2400      2400      2432      2440      2376      2368      2416      2480      2400      2392      2472      2472      2416      2408 
dram[22]:      2432      2432      2400      2408      2432      2436      2368      2360      2416      2488      2404      2388      2472      2469      2420      2408 
dram[23]:      2432      2432      2400      2416      2432      2436      2368      2360      2412      2480      2408      2392      2472      2472      2424      2408 
dram[24]:      2432      2432      2400      2416      2432      2432      2368      2368      2428      2472      2424      2408      2480      2472      2424      2408 
dram[25]:      2432      2432      2392      2416      2432      2432      2368      2360      2436      2448      2424      2408      2472      2472      2424      2408 
dram[26]:      2432      2432      2392      2408      2432      2432      2368      2368      2440      2456      2424      2412      2464      2472      2424      2424 
dram[27]:      2432      2432      2392      2416      2432      2432      2368      2368      2440      2464      2421      2416      2472      2472      2424      2424 
dram[28]:      2432      2432      2392      2416      2432      2432      2376      2360      2424      2440      2432      2408      2456      2440      2432      2432 
dram[29]:      2432      2432      2392      2408      2432      2432      2376      2360      2432      2448      2416      2416      2440      2432      2432      2432 
dram[30]:      2432      2432      2392      2408      2432      2432      2376      2352      2444      2432      2416      2416      2456      2432      2416      2416 
dram[31]:      2432      2432      2392      2408      2432      2432      2368      2352      2432      2424      2424      2416      2464      2440      2416      2416 
total dram reads = 1239146
bank skew: 2488/2352 = 1.06
chip skew: 38805/38640 = 1.00
number of total write accesses:
dram[0]:      3304      3598      3312      3312      3264      3264      3264      3264      3280      3272      3312      3324      3456      3461      3745      3764 
dram[1]:      3312      3595      3284      3296      3264      3264      3264      3264      3280      3280      3344      3340      3475      3453      3749      3790 
dram[2]:      3630      3598      3296      3288      3264      3264      3264      3264      3280      3280      3336      3348      3462      3471      3765      3753 
dram[3]:      3599      3621      3296      3304      3264      3264      3264      3264      3280      3272      3336      3332      3454      3456      3771      3750 
dram[4]:      3622      3583      3312      3312      3264      3272      3264      3264      3280      3272      3320      3324      3466      3446      3812      3768 
dram[5]:      3622      3592      3304      3312      3264      3272      3264      3264      3280      3272      3328      3324      3472      3452      3753      3741 
dram[6]:      3610      3602      3304      3312      3264      3272      3264      3264      3272      3272      3328      3324      3464      3469      3743      3808 
dram[7]:      3610      3619      3312      3312      3264      3272      3264      3264      3272      3272      3320      3324      3457      3464      3721      3769 
dram[8]:      3621      3644      3304      3312      3264      3272      3264      3264      3272      3272      3324      3324      3450      3474      3773      3744 
dram[9]:      3637      3661      3304      3312      3264      3272      3264      3264      3272      3272      3320      3324      3450      3464      3772      3736 
dram[10]:      3609      3447      3304      3312      3264      3268      3264      3264      3272      3272      3320      3332      3481      3476      3771      3770 
dram[11]:      3626      3328      3304      3304      3264      3264      3264      3264      3272      3272      3320      3340      3447      3450      3726      3774 
dram[12]:      2592      2304      2280      2280      2184      2176      2184      2176      2184      2184      2208      2216      2310      2309      2762      2785 
dram[13]:      3583      3328      3304      3312      3264      3264      3264      3264      3272      3276      3320      3332      3457      3454      3739      3777 
dram[14]:      3619      3328      3312      3312      3264      3264      3264      3264      3272      3276      3312      3332      3473      3463      3755      3793 
dram[15]:      3624      3312      3304      3312      3264      3264      3264      3264      3276      3288      3320      3332      3459      3460      3783      3713 
dram[16]:      3637      3312      3304      3312      3264      3264      3264      3264      3280      3288      3320      3332      3462      3466      3779      3742 
dram[17]:      3650      3312      3288      3288      3264      3264      3264      3264      3280      3288      3336      3348      3473      3458      3734      3768 
dram[18]:      3584      3320      3288      3304      3264      3264      3264      3264      3288      3280      3336      3332      3471      3460      3778      3758 
dram[19]:      3623      3320      3312      3312      3264      3264      3264      3264      3280      3280      3312      3324      3454      3452      3762      3764 
dram[20]:      3607      3320      3312      3312      3264      3264      3264      3264      3280      3280      3312      3324      3454      3454      3760      3791 
dram[21]:      3567      3320      3312      3312      3264      3264      3264      3264      3280      3272      3312      3324      3442      3480      3776      3764 
dram[22]:      3605      3320      3304      3312      3264      3264      3264      3264      3280      3272      3320      3324      3457      3436      3814      3716 
dram[23]:      3581      3320      3304      3312      3264      3264      3264      3264      3280      3272      3320      3316      3476      3515      3759      3761 
dram[24]:      3587      3320      3304      3312      3264      3264      3264      3264      3272      3280      3320      3316      3465      3504      3710      3805 
dram[25]:      3604      3320      3304      3304      3264      3264      3264      3264      3272      3280      3328      3324      3479      3528      3757      3777 
dram[26]:      3591      3320      3304      3296      3264      3264      3264      3264      3272      3280      3328      3332      3445      3501      3772      3738 
dram[27]:      3618      3320      3312      3296      3264      3264      3264      3264      3272      3280      3320      3332      3443      3505      3815      3765 
dram[28]:      2604      2296      2288      2288      2184      2176      2184      2176      2184      2192      2216      2192      2326      2407      2755      2743 
dram[29]:      3600      3328      3312      3312      3264      3264      3264      3264      3272      3280      3332      3316      3471      3520      3765      3775 
dram[30]:      3595      3320      3304      3312      3264      3264      3264      3264      3272      3280      3340      3316      3466      3518      3751      3782 
dram[31]:      3599      3320      3304      3320      3264      3264      3264      3264      3272      3276      3340      3308      3458      3541      3742      3743 
total dram writes = 1704758
bank skew: 3815/2176 = 1.75
chip skew: 54588/37134 = 1.47
average mf latency per bank:
dram[0]:       2314      2245      2321      2371      2284      2370      2330      2407      2353      2347      2289      2357      2547      2518      2917      2934
dram[1]:       2504      2422      2528      2533      2507      2548      2548      2619      2581      2559      2503      2550      2751      2701      3061      3145
dram[2]:       2398      2418      2533      2554      2469      2568      2595      2626      2583      2567      2528      2555      2748      2730      3115      3150
dram[3]:       2185      2143      2281      2287      2226      2308      2329      2350      2334      2290      2288      2264      2494      2483      2888      2851
dram[4]:       2289      2307      2412      2431      2368      2428      2400      2450      2395      2397      2370      2382      2568      2579      3013      2974
dram[5]:       2250      2273      2386      2395      2356      2397      2401      2437      2366      2393      2323      2352      2565      2503      2983      2902
dram[6]:       2258      2245      2355      2375      2348      2392      2374      2422      2399      2377      2328      2345      2599      2509      3006      2955
dram[7]:       2231      2207      2337      2362      2315      2371      2349      2392      2372      2362      2326      2325      2560      2498      2880      2958
dram[8]:       2232      2226      2377      2391      2334      2406      2374      2419      2386      2366      2352      2348      2615      2550      2931      2989
dram[9]:       2285      2303      2437      2449      2352      2419      2388      2428      2383      2373      2343      2345      2616      2556      2975      2950
dram[10]:       2325      2386      2441      2424      2371      2411      2404      2467      2393      2410      2346      2368      2628      2531      3067      2995
dram[11]:       2284      2402      2417      2402      2356      2388      2384      2469      2388      2394      2354      2344      2634      2519      3014      2944
dram[12]:       1744      1845      1847      1823      1853      1854      1934      1957      1871      1836      1830      1834      2105      2027      2553      2634
dram[13]:       2428      2525      2549      2548      2498      2544      2589      2583      2538      2516      2506      2549      2728      2659      3100      3158
dram[14]:       2260      2341      2399      2375      2352      2369      2410      2400      2380      2360      2333      2377      2504      2546      2916      2949
dram[15]:       2223      2323      2385      2353      2350      2360      2406      2388      2352      2329      2305      2315      2485      2498      2883      2911
dram[16]:       2207      2314      2388      2340      2336      2334      2426      2366      2336      2317      2326      2326      2512      2481      2955      2852
dram[17]:       2368      2512      2583      2534      2521      2565      2624      2577      2547      2519      2530      2523      2706      2690      3107      3016
dram[18]:       2402      2527      2601      2504      2533      2578      2628      2566      2550      2589      2527      2554      2685      2688      3026      3061
dram[19]:       2155      2269      2338      2274      2295      2357      2415      2330      2323      2301      2338      2308      2493      2483      2830      2844
dram[20]:       2282      2362      2444      2375      2408      2423      2475      2402      2403      2383      2388      2384      2545      2562      2919      2889
dram[21]:       2259      2319      2417      2366      2401      2413      2463      2371      2382      2355      2381      2346      2536      2521      2943      2852
dram[22]:       2262      2312      2435      2342      2404      2401      2443      2383      2386      2363      2370      2358      2541      2514      2954      2834
dram[23]:       2247      2278      2403      2323      2374      2392      2427      2375      2361      2345      2322      2341      2505      2586      2962      2857
dram[24]:       2250      2331      2414      2335      2371      2395      2441      2383      2371      2370      2333      2352      2535      2595      2904      2880
dram[25]:       2299      2422      2479      2407      2399      2407      2458      2403      2363      2373      2334      2342      2515      2605      2997      2984
dram[26]:       2304      2433      2486      2428      2409      2426      2475      2425      2388      2365      2362      2369      2500      2635      2972      2935
dram[27]:       2257      2403      2457      2394      2391      2400      2462      2389      2382      2358      2349      2374      2518      2630      2999      2889
dram[28]:       1726      1833      1840      1820      1883      1853      1937      1903      1837      1855      1827      1805      2022      2163      2628      2497
dram[29]:       2416      2512      2541      2536      2539      2503      2594      2543      2497      2528      2523      2511      2728      2794      3136      3124
dram[30]:       2274      2384      2411      2383      2372      2313      2396      2357      2316      2354      2341      2326      2544      2632      2957      2960
dram[31]:       2235      2340      2394      2349      2359      2287      2385      2333      2296      2339      2304      2289      2507      2617      2917      2871
maximum mf latency per bank:
dram[0]:       7187      7193      8763      8959      9592     10334      9719     10384      9784     10304      9737     10192      7374      7919      7695      8162
dram[1]:       5577      5581     10031      9694     10144      9979     10123     10127     10090     10149      9817     10120      7736      8106      7786      8436
dram[2]:       5173      5179     10105      9939     10140     10044     10166     10170     10187     10096      9974      9653      7949      8340      7985      8323
dram[3]:       5046      5050      9849      9593     10148      9878     10163      9982     10146      9919      9606      9548      8562      8449      8179      8459
dram[4]:       9197      9126      9941      9705     10208      9951     10250     10077     10196      9985      8940      8514      8713      8326      6014      6062
dram[5]:       9067      9010      9953      9729     10227     10030     10321     10111     10190     10066      8913      8601      8849      8362      5874      5930
dram[6]:       8108      8118     10057      9693     10110      9976     10122     10139     10112     10017      9010      9197      8940      8453      6809      6869
dram[7]:       7972      7983      9356      9440      9377      9460      9431      9525      9433      9455      9129      9330      8815      8574      6671      6727
dram[8]:       8934      8889      9287      9319      9305      9341      9345      9435      9351      9372      9152      8771      8970      8721      6544      6592
dram[9]:       9067      9035      9083      9084      9383      9146      9838      9311      9591      9445      9460      8967      6383      6452      8662      8637
dram[10]:       8534      8533      8560      8590      9516      9086      9864      9507      9647      9577      9489      9149      6403      6383      8516      8506
dram[11]:       7982      7991      8322      8116      9603      9216      9852      9620      9735      9722      9485      9231      6406      6516      7566      7588
dram[12]:       7460      7464      8417      8212      9641      9632      9822     10084      9873     10104      9807     10100      6949      7164      7437      7438
dram[13]:       8403      8407      8554      8468      9730      9763      9865     10089      9958     10128      9910     10102      7078      7294      8385      8376
dram[14]:       8275      8265      8711      8509      9909      9595      9958     10593      9702     10556      9561     10574      7467      8091      8252      8239
dram[15]:       7331      7335      8798      8636      9978      9684      9989     10449      9730     10627      9639     10496      7612      8233      7308      8243
dram[16]:       7193      7197      8922      8763      9997      9826     10015     10356      9776     10711      9708     10352      7726      8356      7820      8348
dram[17]:       5577      5581     10036      9694     10145      9979     10124     10066     10090     10104      9806     10166      8022      8427      7940      8432
dram[18]:       5173      5179     10104      9939     10140     10044     10166     10170     10188     10096      9974      9653      8144      8408      7963      8462
dram[19]:       5046      5050      9843      9591     10179      9878     10188      9992     10186      9919      9606      9548      8555      8534      8090      8593
dram[20]:       9197      9126      9950      9704     10326      9951     10280     10094     10239      9985      8653      8802      8853      8056      6014      6062
dram[21]:       9067      9010      9951      9716     10196     10036     10220     10222     10224     10075      8763      8938      8854      8245      5874      5930
dram[22]:       8108      8118     10056      9688     10111      9976     10123     10140     10112     10017      8892      9600      9029      8417      6809      6869
dram[23]:       7972      7983      9356      9440      9377      9460      9431      9525      9433      9510      8845      9715      8938      8539      6671      6727
dram[24]:       8934      8889      9287      9319      9305      9341      9345      9435      9351      9384      8901      8978      8976      8587      6544      6592
dram[25]:       9067      9035      9083      9084      9737      9146      9869      9210      9775      9526      8963      8978      6606      6471      8662      8637
dram[26]:       8534      8533      8560      8590      9747      9165      9957      9312      9779      9636      9015      9100      6743      6625      8516      8506
dram[27]:       7982      7991      8282      8132      9803      9148     10011      9417     10410      9703      9072      9224      6610      6729      7566      7588
dram[28]:       7460      7464      8416      8259      9893      9315     10110      9786     10187     10017     10065      9817      6897      6631      7437      7438
dram[29]:       8403      8407      8566      8468     10007      9437     10143      9836     10141     10116     10116      9886      7182      6774      8385      8376
dram[30]:       8275      8265      8714      8526     10141      9471     10239      9641     10112      9704     10101      9719      7661      7202      8252      8239
dram[31]:       7329      7333      8817      8656     10210      9540     10317      9691     10181      9741     10134      9733      7787      7301      8015      7308
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239167 n_act=5244 n_pre=5228 n_ref_event=0 n_req=56842 n_rd=38696 n_rd_L2_A=0 n_write=0 n_wr_bk=54196 bw_util=0.2744
n_activity=210709 dram_eff=0.4409
bk0: 2432a 314444i bk1: 2432a 312990i bk2: 2392a 315283i bk3: 2392a 314491i bk4: 2432a 314266i bk5: 2432a 314832i bk6: 2376a 316468i bk7: 2368a 314981i bk8: 2416a 314692i bk9: 2424a 313916i bk10: 2416a 314937i bk11: 2416a 315378i bk12: 2456a 313237i bk13: 2456a 314099i bk14: 2432a 310576i bk15: 2424a 309344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907744
Row_Buffer_Locality_read = 0.937022
Row_Buffer_Locality_write = 0.845310
Bank_Level_Parallism = 2.326048
Bank_Level_Parallism_Col = 2.065369
Bank_Level_Parallism_Ready = 1.247513
write_to_read_ratio_blp_rw_average = 0.555932
GrpLevelPara = 1.752269 

BW Util details:
bwutil = 0.274444 
total_CMD = 338473 
util_bw = 92892 
Wasted_Col = 85178 
Wasted_Row = 14736 
Idle = 145667 

BW Util Bottlenecks: 
RCDc_limit = 16026 
RCDWRc_limit = 16142 
WTRc_limit = 35563 
RTWc_limit = 40642 
CCDLc_limit = 58670 
rwq = 0 
CCDLc_limit_alone = 50725 
WTRc_limit_alone = 30727 
RTWc_limit_alone = 37533 

Commands details: 
total_CMD = 338473 
n_nop = 239167 
Read = 38696 
Write = 0 
L2_Alloc = 0 
L2_WB = 54196 
n_act = 5244 
n_pre = 5228 
n_ref = 0 
n_req = 56842 
total_req = 92892 

Dual Bus Interface Util: 
issued_total_row = 10472 
issued_total_col = 92892 
Row_Bus_Util =  0.030939 
CoL_Bus_Util = 0.274444 
Either_Row_CoL_Bus_Util = 0.293394 
Issued_on_Two_Bus_Simul_Util = 0.011989 
issued_two_Eff = 0.040864 
queue_avg = 4.978208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.97821
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239162 n_act=5168 n_pre=5152 n_ref_event=0 n_req=56913 n_rd=38748 n_rd_L2_A=0 n_write=0 n_wr_bk=54254 bw_util=0.2748
n_activity=210409 dram_eff=0.442
bk0: 2424a 314145i bk1: 2432a 313001i bk2: 2392a 314923i bk3: 2392a 314977i bk4: 2432a 313893i bk5: 2432a 314674i bk6: 2368a 315924i bk7: 2368a 315951i bk8: 2424a 314589i bk9: 2448a 314320i bk10: 2432a 315315i bk11: 2432a 315205i bk12: 2468a 313377i bk13: 2456a 315514i bk14: 2432a 309003i bk15: 2416a 307502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909195
Row_Buffer_Locality_read = 0.938681
Row_Buffer_Locality_write = 0.846298
Bank_Level_Parallism = 2.338827
Bank_Level_Parallism_Col = 2.082222
Bank_Level_Parallism_Ready = 1.237393
write_to_read_ratio_blp_rw_average = 0.561262
GrpLevelPara = 1.766412 

BW Util details:
bwutil = 0.274769 
total_CMD = 338473 
util_bw = 93002 
Wasted_Col = 85138 
Wasted_Row = 14336 
Idle = 145997 

BW Util Bottlenecks: 
RCDc_limit = 15693 
RCDWRc_limit = 15969 
WTRc_limit = 34726 
RTWc_limit = 43291 
CCDLc_limit = 59223 
rwq = 0 
CCDLc_limit_alone = 50653 
WTRc_limit_alone = 29693 
RTWc_limit_alone = 39754 

Commands details: 
total_CMD = 338473 
n_nop = 239162 
Read = 38748 
Write = 0 
L2_Alloc = 0 
L2_WB = 54254 
n_act = 5168 
n_pre = 5152 
n_ref = 0 
n_req = 56913 
total_req = 93002 

Dual Bus Interface Util: 
issued_total_row = 10320 
issued_total_col = 93002 
Row_Bus_Util =  0.030490 
CoL_Bus_Util = 0.274769 
Either_Row_CoL_Bus_Util = 0.293409 
Issued_on_Two_Bus_Simul_Util = 0.011850 
issued_two_Eff = 0.040388 
queue_avg = 5.018723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.01872
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239040 n_act=5155 n_pre=5139 n_ref_event=0 n_req=57004 n_rd=38752 n_rd_L2_A=0 n_write=0 n_wr_bk=54563 bw_util=0.2757
n_activity=209242 dram_eff=0.446
bk0: 2416a 312805i bk1: 2432a 312535i bk2: 2392a 314063i bk3: 2408a 315306i bk4: 2432a 315228i bk5: 2432a 314042i bk6: 2368a 316145i bk7: 2368a 316969i bk8: 2440a 315376i bk9: 2440a 314452i bk10: 2408a 316033i bk11: 2456a 315138i bk12: 2456a 314805i bk13: 2472a 312983i bk14: 2416a 309085i bk15: 2416a 309623i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909568
Row_Buffer_Locality_read = 0.938300
Row_Buffer_Locality_write = 0.848565
Bank_Level_Parallism = 2.344018
Bank_Level_Parallism_Col = 2.077773
Bank_Level_Parallism_Ready = 1.240390
write_to_read_ratio_blp_rw_average = 0.556760
GrpLevelPara = 1.767554 

BW Util details:
bwutil = 0.275694 
total_CMD = 338473 
util_bw = 93315 
Wasted_Col = 84027 
Wasted_Row = 13776 
Idle = 147355 

BW Util Bottlenecks: 
RCDc_limit = 15572 
RCDWRc_limit = 15370 
WTRc_limit = 34700 
RTWc_limit = 41948 
CCDLc_limit = 58705 
rwq = 0 
CCDLc_limit_alone = 50379 
WTRc_limit_alone = 29662 
RTWc_limit_alone = 38660 

Commands details: 
total_CMD = 338473 
n_nop = 239040 
Read = 38752 
Write = 0 
L2_Alloc = 0 
L2_WB = 54563 
n_act = 5155 
n_pre = 5139 
n_ref = 0 
n_req = 57004 
total_req = 93315 

Dual Bus Interface Util: 
issued_total_row = 10294 
issued_total_col = 93315 
Row_Bus_Util =  0.030413 
CoL_Bus_Util = 0.275694 
Either_Row_CoL_Bus_Util = 0.293769 
Issued_on_Two_Bus_Simul_Util = 0.012338 
issued_two_Eff = 0.041998 
queue_avg = 4.990247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.99025
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=238798 n_act=5295 n_pre=5279 n_ref_event=0 n_req=56981 n_rd=38720 n_rd_L2_A=0 n_write=0 n_wr_bk=54527 bw_util=0.2755
n_activity=210294 dram_eff=0.4434
bk0: 2416a 312336i bk1: 2432a 311762i bk2: 2376a 315162i bk3: 2408a 315344i bk4: 2432a 315128i bk5: 2432a 314469i bk6: 2368a 315538i bk7: 2376a 315011i bk8: 2448a 314441i bk9: 2432a 314538i bk10: 2408a 315532i bk11: 2448a 315005i bk12: 2448a 314216i bk13: 2464a 312309i bk14: 2416a 308396i bk15: 2416a 309349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907074
Row_Buffer_Locality_read = 0.936983
Row_Buffer_Locality_write = 0.843656
Bank_Level_Parallism = 2.364737
Bank_Level_Parallism_Col = 2.093878
Bank_Level_Parallism_Ready = 1.246742
write_to_read_ratio_blp_rw_average = 0.562686
GrpLevelPara = 1.785024 

BW Util details:
bwutil = 0.275493 
total_CMD = 338473 
util_bw = 93247 
Wasted_Col = 84649 
Wasted_Row = 14097 
Idle = 146480 

BW Util Bottlenecks: 
RCDc_limit = 16058 
RCDWRc_limit = 16273 
WTRc_limit = 34265 
RTWc_limit = 44413 
CCDLc_limit = 57726 
rwq = 0 
CCDLc_limit_alone = 49871 
WTRc_limit_alone = 29785 
RTWc_limit_alone = 41038 

Commands details: 
total_CMD = 338473 
n_nop = 238798 
Read = 38720 
Write = 0 
L2_Alloc = 0 
L2_WB = 54527 
n_act = 5295 
n_pre = 5279 
n_ref = 0 
n_req = 56981 
total_req = 93247 

Dual Bus Interface Util: 
issued_total_row = 10574 
issued_total_col = 93247 
Row_Bus_Util =  0.031240 
CoL_Bus_Util = 0.275493 
Either_Row_CoL_Bus_Util = 0.294484 
Issued_on_Two_Bus_Simul_Util = 0.012249 
issued_two_Eff = 0.041595 
queue_avg = 5.133036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.13304
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=238829 n_act=5258 n_pre=5242 n_ref_event=0 n_req=56969 n_rd=38704 n_rd_L2_A=0 n_write=0 n_wr_bk=54581 bw_util=0.2756
n_activity=211860 dram_eff=0.4403
bk0: 2416a 312443i bk1: 2432a 314005i bk2: 2376a 315483i bk3: 2408a 315558i bk4: 2432a 315324i bk5: 2432a 314874i bk6: 2352a 316170i bk7: 2376a 316241i bk8: 2464a 315137i bk9: 2424a 314818i bk10: 2400a 314724i bk11: 2424a 314696i bk12: 2440a 314766i bk13: 2488a 314042i bk14: 2432a 308570i bk15: 2408a 310748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907704
Row_Buffer_Locality_read = 0.935588
Row_Buffer_Locality_write = 0.848618
Bank_Level_Parallism = 2.297438
Bank_Level_Parallism_Col = 2.033596
Bank_Level_Parallism_Ready = 1.215211
write_to_read_ratio_blp_rw_average = 0.555250
GrpLevelPara = 1.733417 

BW Util details:
bwutil = 0.275605 
total_CMD = 338473 
util_bw = 93285 
Wasted_Col = 85748 
Wasted_Row = 14634 
Idle = 144806 

BW Util Bottlenecks: 
RCDc_limit = 16437 
RCDWRc_limit = 15720 
WTRc_limit = 34682 
RTWc_limit = 41126 
CCDLc_limit = 58762 
rwq = 0 
CCDLc_limit_alone = 50993 
WTRc_limit_alone = 30028 
RTWc_limit_alone = 38011 

Commands details: 
total_CMD = 338473 
n_nop = 238829 
Read = 38704 
Write = 0 
L2_Alloc = 0 
L2_WB = 54581 
n_act = 5258 
n_pre = 5242 
n_ref = 0 
n_req = 56969 
total_req = 93285 

Dual Bus Interface Util: 
issued_total_row = 10500 
issued_total_col = 93285 
Row_Bus_Util =  0.031022 
CoL_Bus_Util = 0.275605 
Either_Row_CoL_Bus_Util = 0.294393 
Issued_on_Two_Bus_Simul_Util = 0.012234 
issued_two_Eff = 0.041558 
queue_avg = 5.067084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.06708
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=238873 n_act=5267 n_pre=5251 n_ref_event=0 n_req=56969 n_rd=38712 n_rd_L2_A=0 n_write=0 n_wr_bk=54516 bw_util=0.2754
n_activity=211622 dram_eff=0.4405
bk0: 2416a 312050i bk1: 2424a 313720i bk2: 2384a 315373i bk3: 2408a 314768i bk4: 2432a 316022i bk5: 2432a 315374i bk6: 2352a 315714i bk7: 2376a 316816i bk8: 2464a 315713i bk9: 2424a 314435i bk10: 2400a 314838i bk11: 2424a 315147i bk12: 2448a 314011i bk13: 2488a 314624i bk14: 2432a 308319i bk15: 2408a 308714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907546
Row_Buffer_Locality_read = 0.935989
Row_Buffer_Locality_write = 0.847237
Bank_Level_Parallism = 2.317088
Bank_Level_Parallism_Col = 2.046606
Bank_Level_Parallism_Ready = 1.224718
write_to_read_ratio_blp_rw_average = 0.553113
GrpLevelPara = 1.751756 

BW Util details:
bwutil = 0.275437 
total_CMD = 338473 
util_bw = 93228 
Wasted_Col = 85274 
Wasted_Row = 14369 
Idle = 145602 

BW Util Bottlenecks: 
RCDc_limit = 16382 
RCDWRc_limit = 15816 
WTRc_limit = 34722 
RTWc_limit = 41594 
CCDLc_limit = 58387 
rwq = 0 
CCDLc_limit_alone = 50534 
WTRc_limit_alone = 29962 
RTWc_limit_alone = 38501 

Commands details: 
total_CMD = 338473 
n_nop = 238873 
Read = 38712 
Write = 0 
L2_Alloc = 0 
L2_WB = 54516 
n_act = 5267 
n_pre = 5251 
n_ref = 0 
n_req = 56969 
total_req = 93228 

Dual Bus Interface Util: 
issued_total_row = 10518 
issued_total_col = 93228 
Row_Bus_Util =  0.031075 
CoL_Bus_Util = 0.275437 
Either_Row_CoL_Bus_Util = 0.294263 
Issued_on_Two_Bus_Simul_Util = 0.012249 
issued_two_Eff = 0.041627 
queue_avg = 5.135349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.13535
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=238641 n_act=5277 n_pre=5261 n_ref_event=0 n_req=56991 n_rd=38704 n_rd_L2_A=0 n_write=0 n_wr_bk=54572 bw_util=0.2756
n_activity=213236 dram_eff=0.4374
bk0: 2416a 311509i bk1: 2424a 313007i bk2: 2384a 315952i bk3: 2408a 314924i bk4: 2432a 315669i bk5: 2432a 314137i bk6: 2360a 316047i bk7: 2376a 316804i bk8: 2456a 314276i bk9: 2424a 316379i bk10: 2400a 315315i bk11: 2432a 315804i bk12: 2456a 314686i bk13: 2464a 313642i bk14: 2432a 309315i bk15: 2408a 308419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907406
Row_Buffer_Locality_read = 0.936957
Row_Buffer_Locality_write = 0.844862
Bank_Level_Parallism = 2.291317
Bank_Level_Parallism_Col = 2.026801
Bank_Level_Parallism_Ready = 1.218856
write_to_read_ratio_blp_rw_average = 0.558915
GrpLevelPara = 1.738823 

BW Util details:
bwutil = 0.275579 
total_CMD = 338473 
util_bw = 93276 
Wasted_Col = 87107 
Wasted_Row = 14559 
Idle = 143531 

BW Util Bottlenecks: 
RCDc_limit = 16690 
RCDWRc_limit = 16386 
WTRc_limit = 35311 
RTWc_limit = 42044 
CCDLc_limit = 60007 
rwq = 0 
CCDLc_limit_alone = 52173 
WTRc_limit_alone = 30802 
RTWc_limit_alone = 38719 

Commands details: 
total_CMD = 338473 
n_nop = 238641 
Read = 38704 
Write = 0 
L2_Alloc = 0 
L2_WB = 54572 
n_act = 5277 
n_pre = 5261 
n_ref = 0 
n_req = 56991 
total_req = 93276 

Dual Bus Interface Util: 
issued_total_row = 10538 
issued_total_col = 93276 
Row_Bus_Util =  0.031134 
CoL_Bus_Util = 0.275579 
Either_Row_CoL_Bus_Util = 0.294948 
Issued_on_Two_Bus_Simul_Util = 0.011765 
issued_two_Eff = 0.039887 
queue_avg = 5.109111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.10911
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=238847 n_act=5292 n_pre=5276 n_ref_event=0 n_req=56957 n_rd=38700 n_rd_L2_A=0 n_write=0 n_wr_bk=54516 bw_util=0.2754
n_activity=211608 dram_eff=0.4405
bk0: 2416a 312668i bk1: 2424a 312548i bk2: 2380a 315922i bk3: 2404a 314594i bk4: 2432a 315304i bk5: 2432a 314329i bk6: 2356a 316071i bk7: 2376a 316690i bk8: 2464a 315085i bk9: 2424a 315123i bk10: 2400a 315572i bk11: 2432a 315575i bk12: 2456a 315116i bk13: 2464a 313262i bk14: 2432a 309484i bk15: 2408a 308893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907088
Row_Buffer_Locality_read = 0.937597
Row_Buffer_Locality_write = 0.842417
Bank_Level_Parallism = 2.305617
Bank_Level_Parallism_Col = 2.033256
Bank_Level_Parallism_Ready = 1.222526
write_to_read_ratio_blp_rw_average = 0.562882
GrpLevelPara = 1.744901 

BW Util details:
bwutil = 0.275402 
total_CMD = 338473 
util_bw = 93216 
Wasted_Col = 86042 
Wasted_Row = 14308 
Idle = 144907 

BW Util Bottlenecks: 
RCDc_limit = 16358 
RCDWRc_limit = 16288 
WTRc_limit = 33867 
RTWc_limit = 42920 
CCDLc_limit = 58791 
rwq = 0 
CCDLc_limit_alone = 51256 
WTRc_limit_alone = 29534 
RTWc_limit_alone = 39718 

Commands details: 
total_CMD = 338473 
n_nop = 238847 
Read = 38700 
Write = 0 
L2_Alloc = 0 
L2_WB = 54516 
n_act = 5292 
n_pre = 5276 
n_ref = 0 
n_req = 56957 
total_req = 93216 

Dual Bus Interface Util: 
issued_total_row = 10568 
issued_total_col = 93216 
Row_Bus_Util =  0.031223 
CoL_Bus_Util = 0.275402 
Either_Row_CoL_Bus_Util = 0.294340 
Issued_on_Two_Bus_Simul_Util = 0.012285 
issued_two_Eff = 0.041736 
queue_avg = 4.927808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.92781
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=238759 n_act=5280 n_pre=5264 n_ref_event=0 n_req=56932 n_rd=38664 n_rd_L2_A=0 n_write=0 n_wr_bk=54578 bw_util=0.2755
n_activity=212000 dram_eff=0.4398
bk0: 2416a 311497i bk1: 2420a 313398i bk2: 2380a 315401i bk3: 2400a 314569i bk4: 2432a 315509i bk5: 2432a 315519i bk6: 2352a 316780i bk7: 2368a 315573i bk8: 2460a 314032i bk9: 2424a 314431i bk10: 2404a 315728i bk11: 2432a 315650i bk12: 2448a 315481i bk13: 2464a 314185i bk14: 2424a 309647i bk15: 2408a 309688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907258
Row_Buffer_Locality_read = 0.936194
Row_Buffer_Locality_write = 0.846015
Bank_Level_Parallism = 2.297241
Bank_Level_Parallism_Col = 2.030973
Bank_Level_Parallism_Ready = 1.219686
write_to_read_ratio_blp_rw_average = 0.557161
GrpLevelPara = 1.744086 

BW Util details:
bwutil = 0.275478 
total_CMD = 338473 
util_bw = 93242 
Wasted_Col = 86140 
Wasted_Row = 14508 
Idle = 144583 

BW Util Bottlenecks: 
RCDc_limit = 16601 
RCDWRc_limit = 16378 
WTRc_limit = 34900 
RTWc_limit = 41796 
CCDLc_limit = 58742 
rwq = 0 
CCDLc_limit_alone = 50866 
WTRc_limit_alone = 30225 
RTWc_limit_alone = 38595 

Commands details: 
total_CMD = 338473 
n_nop = 238759 
Read = 38664 
Write = 0 
L2_Alloc = 0 
L2_WB = 54578 
n_act = 5280 
n_pre = 5264 
n_ref = 0 
n_req = 56932 
total_req = 93242 

Dual Bus Interface Util: 
issued_total_row = 10544 
issued_total_col = 93242 
Row_Bus_Util =  0.031152 
CoL_Bus_Util = 0.275478 
Either_Row_CoL_Bus_Util = 0.294600 
Issued_on_Two_Bus_Simul_Util = 0.012031 
issued_two_Eff = 0.040837 
queue_avg = 5.046414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.04641
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=238815 n_act=5298 n_pre=5282 n_ref_event=0 n_req=56900 n_rd=38640 n_rd_L2_A=0 n_write=0 n_wr_bk=54588 bw_util=0.2754
n_activity=210653 dram_eff=0.4426
bk0: 2416a 311841i bk1: 2416a 313713i bk2: 2376a 315775i bk3: 2400a 315509i bk4: 2432a 315279i bk5: 2424a 314722i bk6: 2352a 316030i bk7: 2360a 316172i bk8: 2448a 314436i bk9: 2408a 315313i bk10: 2408a 315936i bk11: 2448a 315010i bk12: 2440a 314595i bk13: 2472a 314325i bk14: 2424a 306742i bk15: 2416a 310407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906889
Row_Buffer_Locality_read = 0.936542
Row_Buffer_Locality_write = 0.844140
Bank_Level_Parallism = 2.316140
Bank_Level_Parallism_Col = 2.037447
Bank_Level_Parallism_Ready = 1.229555
write_to_read_ratio_blp_rw_average = 0.561670
GrpLevelPara = 1.733397 

BW Util details:
bwutil = 0.275437 
total_CMD = 338473 
util_bw = 93228 
Wasted_Col = 85489 
Wasted_Row = 14131 
Idle = 145625 

BW Util Bottlenecks: 
RCDc_limit = 16053 
RCDWRc_limit = 16229 
WTRc_limit = 34226 
RTWc_limit = 41482 
CCDLc_limit = 59848 
rwq = 0 
CCDLc_limit_alone = 51597 
WTRc_limit_alone = 29333 
RTWc_limit_alone = 38124 

Commands details: 
total_CMD = 338473 
n_nop = 238815 
Read = 38640 
Write = 0 
L2_Alloc = 0 
L2_WB = 54588 
n_act = 5298 
n_pre = 5282 
n_ref = 0 
n_req = 56900 
total_req = 93228 

Dual Bus Interface Util: 
issued_total_row = 10580 
issued_total_col = 93228 
Row_Bus_Util =  0.031258 
CoL_Bus_Util = 0.275437 
Either_Row_CoL_Bus_Util = 0.294434 
Issued_on_Two_Bus_Simul_Util = 0.012261 
issued_two_Eff = 0.041642 
queue_avg = 5.050471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.05047
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 2): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=238954 n_act=5273 n_pre=5257 n_ref_event=0 n_req=56888 n_rd=38664 n_rd_L2_A=0 n_write=0 n_wr_bk=54426 bw_util=0.275
n_activity=211761 dram_eff=0.4396
bk0: 2416a 311756i bk1: 2416a 314697i bk2: 2376a 315523i bk3: 2400a 315029i bk4: 2432a 314656i bk5: 2432a 314039i bk6: 2352a 317126i bk7: 2368a 316151i bk8: 2432a 314872i bk9: 2416a 315251i bk10: 2424a 315946i bk11: 2432a 315375i bk12: 2456a 313999i bk13: 2464a 313688i bk14: 2432a 308386i bk15: 2416a 309511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907309
Row_Buffer_Locality_read = 0.936815
Row_Buffer_Locality_write = 0.844710
Bank_Level_Parallism = 2.314957
Bank_Level_Parallism_Col = 2.044498
Bank_Level_Parallism_Ready = 1.235256
write_to_read_ratio_blp_rw_average = 0.558687
GrpLevelPara = 1.742901 

BW Util details:
bwutil = 0.275029 
total_CMD = 338473 
util_bw = 93090 
Wasted_Col = 85548 
Wasted_Row = 14217 
Idle = 145618 

BW Util Bottlenecks: 
RCDc_limit = 16160 
RCDWRc_limit = 16438 
WTRc_limit = 34728 
RTWc_limit = 40674 
CCDLc_limit = 58921 
rwq = 0 
CCDLc_limit_alone = 50938 
WTRc_limit_alone = 29839 
RTWc_limit_alone = 37580 

Commands details: 
total_CMD = 338473 
n_nop = 238954 
Read = 38664 
Write = 0 
L2_Alloc = 0 
L2_WB = 54426 
n_act = 5273 
n_pre = 5257 
n_ref = 0 
n_req = 56888 
total_req = 93090 

Dual Bus Interface Util: 
issued_total_row = 10530 
issued_total_col = 93090 
Row_Bus_Util =  0.031110 
CoL_Bus_Util = 0.275029 
Either_Row_CoL_Bus_Util = 0.294023 
Issued_on_Two_Bus_Simul_Util = 0.012116 
issued_two_Eff = 0.041208 
queue_avg = 5.053461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.05346
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239277 n_act=5298 n_pre=5282 n_ref_event=0 n_req=56818 n_rd=38672 n_rd_L2_A=0 n_write=0 n_wr_bk=54219 bw_util=0.2744
n_activity=208931 dram_eff=0.4446
bk0: 2416a 312395i bk1: 2432a 312804i bk2: 2376a 314921i bk3: 2400a 315137i bk4: 2432a 314751i bk5: 2432a 314795i bk6: 2360a 316174i bk7: 2368a 315522i bk8: 2440a 314126i bk9: 2424a 315235i bk10: 2416a 316270i bk11: 2432a 313891i bk12: 2448a 313235i bk13: 2448a 314449i bk14: 2432a 309152i bk15: 2416a 309069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906755
Row_Buffer_Locality_read = 0.936750
Row_Buffer_Locality_write = 0.842830
Bank_Level_Parallism = 2.358022
Bank_Level_Parallism_Col = 2.080946
Bank_Level_Parallism_Ready = 1.252576
write_to_read_ratio_blp_rw_average = 0.564933
GrpLevelPara = 1.772468 

BW Util details:
bwutil = 0.274441 
total_CMD = 338473 
util_bw = 92891 
Wasted_Col = 84128 
Wasted_Row = 14014 
Idle = 147440 

BW Util Bottlenecks: 
RCDc_limit = 15700 
RCDWRc_limit = 16345 
WTRc_limit = 33810 
RTWc_limit = 42570 
CCDLc_limit = 58102 
rwq = 0 
CCDLc_limit_alone = 50352 
WTRc_limit_alone = 29310 
RTWc_limit_alone = 39320 

Commands details: 
total_CMD = 338473 
n_nop = 239277 
Read = 38672 
Write = 0 
L2_Alloc = 0 
L2_WB = 54219 
n_act = 5298 
n_pre = 5282 
n_ref = 0 
n_req = 56818 
total_req = 92891 

Dual Bus Interface Util: 
issued_total_row = 10580 
issued_total_col = 92891 
Row_Bus_Util =  0.031258 
CoL_Bus_Util = 0.274441 
Either_Row_CoL_Bus_Util = 0.293069 
Issued_on_Two_Bus_Simul_Util = 0.012630 
issued_two_Eff = 0.043096 
queue_avg = 5.126037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.12604
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=255582 n_act=5454 n_pre=5438 n_ref_event=0 n_req=48685 n_rd=38704 n_rd_L2_A=0 n_write=0 n_wr_bk=37134 bw_util=0.2241
n_activity=191068 dram_eff=0.3969
bk0: 2416a 314786i bk1: 2408a 316652i bk2: 2392a 316677i bk3: 2400a 317247i bk4: 2432a 317278i bk5: 2432a 318362i bk6: 2352a 318217i bk7: 2376a 317813i bk8: 2440a 317855i bk9: 2448a 318136i bk10: 2416a 317689i bk11: 2432a 317596i bk12: 2472a 316805i bk13: 2464a 316893i bk14: 2424a 312243i bk15: 2400a 310347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887974
Row_Buffer_Locality_read = 0.934141
Row_Buffer_Locality_write = 0.708947
Bank_Level_Parallism = 2.349100
Bank_Level_Parallism_Col = 2.041151
Bank_Level_Parallism_Ready = 1.238759
write_to_read_ratio_blp_rw_average = 0.510435
GrpLevelPara = 1.723954 

BW Util details:
bwutil = 0.224059 
total_CMD = 338473 
util_bw = 75838 
Wasted_Col = 78452 
Wasted_Row = 15842 
Idle = 168341 

BW Util Bottlenecks: 
RCDc_limit = 18257 
RCDWRc_limit = 16825 
WTRc_limit = 26451 
RTWc_limit = 45773 
CCDLc_limit = 47965 
rwq = 0 
CCDLc_limit_alone = 40377 
WTRc_limit_alone = 22532 
RTWc_limit_alone = 42104 

Commands details: 
total_CMD = 338473 
n_nop = 255582 
Read = 38704 
Write = 0 
L2_Alloc = 0 
L2_WB = 37134 
n_act = 5454 
n_pre = 5438 
n_ref = 0 
n_req = 48685 
total_req = 75838 

Dual Bus Interface Util: 
issued_total_row = 10892 
issued_total_col = 75838 
Row_Bus_Util =  0.032180 
CoL_Bus_Util = 0.224059 
Either_Row_CoL_Bus_Util = 0.244897 
Issued_on_Two_Bus_Simul_Util = 0.011342 
issued_two_Eff = 0.046314 
queue_avg = 3.675082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.67508
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239454 n_act=5222 n_pre=5206 n_ref_event=0 n_req=56867 n_rd=38724 n_rd_L2_A=0 n_write=0 n_wr_bk=54210 bw_util=0.2746
n_activity=204390 dram_eff=0.4547
bk0: 2420a 311109i bk1: 2416a 313583i bk2: 2400a 313790i bk3: 2400a 313188i bk4: 2432a 314623i bk5: 2432a 314558i bk6: 2352a 316058i bk7: 2368a 314984i bk8: 2440a 312539i bk9: 2448a 313130i bk10: 2416a 313920i bk11: 2432a 314305i bk12: 2472a 313018i bk13: 2464a 313320i bk14: 2424a 308395i bk15: 2408a 307210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908172
Row_Buffer_Locality_read = 0.938049
Row_Buffer_Locality_write = 0.844403
Bank_Level_Parallism = 2.477594
Bank_Level_Parallism_Col = 2.201436
Bank_Level_Parallism_Ready = 1.265231
write_to_read_ratio_blp_rw_average = 0.545949
GrpLevelPara = 1.831972 

BW Util details:
bwutil = 0.274568 
total_CMD = 338473 
util_bw = 92934 
Wasted_Col = 81314 
Wasted_Row = 13315 
Idle = 150910 

BW Util Bottlenecks: 
RCDc_limit = 15291 
RCDWRc_limit = 15507 
WTRc_limit = 37327 
RTWc_limit = 42719 
CCDLc_limit = 57844 
rwq = 0 
CCDLc_limit_alone = 48619 
WTRc_limit_alone = 31433 
RTWc_limit_alone = 39388 

Commands details: 
total_CMD = 338473 
n_nop = 239454 
Read = 38724 
Write = 0 
L2_Alloc = 0 
L2_WB = 54210 
n_act = 5222 
n_pre = 5206 
n_ref = 0 
n_req = 56867 
total_req = 92934 

Dual Bus Interface Util: 
issued_total_row = 10428 
issued_total_col = 92934 
Row_Bus_Util =  0.030809 
CoL_Bus_Util = 0.274568 
Either_Row_CoL_Bus_Util = 0.292546 
Issued_on_Two_Bus_Simul_Util = 0.012831 
issued_two_Eff = 0.043860 
queue_avg = 5.726554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.72655
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239134 n_act=5216 n_pre=5200 n_ref_event=0 n_req=56893 n_rd=38724 n_rd_L2_A=0 n_write=0 n_wr_bk=54303 bw_util=0.2748
n_activity=210453 dram_eff=0.442
bk0: 2424a 313176i bk1: 2416a 315304i bk2: 2404a 315120i bk3: 2392a 315112i bk4: 2432a 315250i bk5: 2432a 316326i bk6: 2360a 316262i bk7: 2368a 315688i bk8: 2440a 315216i bk9: 2432a 316045i bk10: 2416a 315363i bk11: 2424a 314225i bk12: 2464a 313753i bk13: 2480a 314694i bk14: 2424a 308936i bk15: 2416a 308810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908319
Row_Buffer_Locality_read = 0.937377
Row_Buffer_Locality_write = 0.846387
Bank_Level_Parallism = 2.307525
Bank_Level_Parallism_Col = 2.037946
Bank_Level_Parallism_Ready = 1.222817
write_to_read_ratio_blp_rw_average = 0.552502
GrpLevelPara = 1.746773 

BW Util details:
bwutil = 0.274843 
total_CMD = 338473 
util_bw = 93027 
Wasted_Col = 84795 
Wasted_Row = 14237 
Idle = 146414 

BW Util Bottlenecks: 
RCDc_limit = 15941 
RCDWRc_limit = 15919 
WTRc_limit = 34062 
RTWc_limit = 40423 
CCDLc_limit = 57797 
rwq = 0 
CCDLc_limit_alone = 50155 
WTRc_limit_alone = 29462 
RTWc_limit_alone = 37381 

Commands details: 
total_CMD = 338473 
n_nop = 239134 
Read = 38724 
Write = 0 
L2_Alloc = 0 
L2_WB = 54303 
n_act = 5216 
n_pre = 5200 
n_ref = 0 
n_req = 56893 
total_req = 93027 

Dual Bus Interface Util: 
issued_total_row = 10416 
issued_total_col = 93027 
Row_Bus_Util =  0.030774 
CoL_Bus_Util = 0.274843 
Either_Row_CoL_Bus_Util = 0.293492 
Issued_on_Two_Bus_Simul_Util = 0.012125 
issued_two_Eff = 0.041313 
queue_avg = 5.130938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.13094
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239114 n_act=5225 n_pre=5209 n_ref_event=0 n_req=56866 n_rd=38724 n_rd_L2_A=0 n_write=0 n_wr_bk=54239 bw_util=0.2747
n_activity=210750 dram_eff=0.4411
bk0: 2424a 312503i bk1: 2400a 314650i bk2: 2400a 315163i bk3: 2392a 315077i bk4: 2432a 314792i bk5: 2432a 315774i bk6: 2368a 315393i bk7: 2384a 315923i bk8: 2440a 314901i bk9: 2432a 314823i bk10: 2416a 315824i bk11: 2424a 314262i bk12: 2464a 314724i bk13: 2480a 315069i bk14: 2424a 308712i bk15: 2412a 309671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908117
Row_Buffer_Locality_read = 0.937791
Row_Buffer_Locality_write = 0.844780
Bank_Level_Parallism = 2.314210
Bank_Level_Parallism_Col = 2.054616
Bank_Level_Parallism_Ready = 1.224369
write_to_read_ratio_blp_rw_average = 0.557695
GrpLevelPara = 1.746482 

BW Util details:
bwutil = 0.274654 
total_CMD = 338473 
util_bw = 92963 
Wasted_Col = 84197 
Wasted_Row = 15205 
Idle = 146108 

BW Util Bottlenecks: 
RCDc_limit = 15916 
RCDWRc_limit = 16048 
WTRc_limit = 34151 
RTWc_limit = 40423 
CCDLc_limit = 58124 
rwq = 0 
CCDLc_limit_alone = 50287 
WTRc_limit_alone = 29298 
RTWc_limit_alone = 37439 

Commands details: 
total_CMD = 338473 
n_nop = 239114 
Read = 38724 
Write = 0 
L2_Alloc = 0 
L2_WB = 54239 
n_act = 5225 
n_pre = 5209 
n_ref = 0 
n_req = 56866 
total_req = 92963 

Dual Bus Interface Util: 
issued_total_row = 10434 
issued_total_col = 92963 
Row_Bus_Util =  0.030827 
CoL_Bus_Util = 0.274654 
Either_Row_CoL_Bus_Util = 0.293551 
Issued_on_Two_Bus_Simul_Util = 0.011930 
issued_two_Eff = 0.040641 
queue_avg = 5.023302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.0233
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239346 n_act=5160 n_pre=5144 n_ref_event=0 n_req=56851 n_rd=38684 n_rd_L2_A=0 n_write=0 n_wr_bk=54290 bw_util=0.2747
n_activity=209042 dram_eff=0.4448
bk0: 2424a 312658i bk1: 2404a 315030i bk2: 2400a 314446i bk3: 2392a 314631i bk4: 2432a 315923i bk5: 2432a 316093i bk6: 2352a 315951i bk7: 2384a 315532i bk8: 2440a 315445i bk9: 2440a 314737i bk10: 2408a 316360i bk11: 2424a 314201i bk12: 2448a 315486i bk13: 2464a 313873i bk14: 2424a 308823i bk15: 2416a 309278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909236
Row_Buffer_Locality_read = 0.938347
Row_Buffer_Locality_write = 0.847251
Bank_Level_Parallism = 2.318263
Bank_Level_Parallism_Col = 2.055188
Bank_Level_Parallism_Ready = 1.238099
write_to_read_ratio_blp_rw_average = 0.563637
GrpLevelPara = 1.752579 

BW Util details:
bwutil = 0.274687 
total_CMD = 338473 
util_bw = 92974 
Wasted_Col = 84517 
Wasted_Row = 14011 
Idle = 146971 

BW Util Bottlenecks: 
RCDc_limit = 15596 
RCDWRc_limit = 15674 
WTRc_limit = 33346 
RTWc_limit = 42183 
CCDLc_limit = 58063 
rwq = 0 
CCDLc_limit_alone = 50205 
WTRc_limit_alone = 28931 
RTWc_limit_alone = 38740 

Commands details: 
total_CMD = 338473 
n_nop = 239346 
Read = 38684 
Write = 0 
L2_Alloc = 0 
L2_WB = 54290 
n_act = 5160 
n_pre = 5144 
n_ref = 0 
n_req = 56851 
total_req = 92974 

Dual Bus Interface Util: 
issued_total_row = 10304 
issued_total_col = 92974 
Row_Bus_Util =  0.030443 
CoL_Bus_Util = 0.274687 
Either_Row_CoL_Bus_Util = 0.292865 
Issued_on_Two_Bus_Simul_Util = 0.012264 
issued_two_Eff = 0.041876 
queue_avg = 5.027145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.02715
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239355 n_act=5069 n_pre=5053 n_ref_event=0 n_req=56875 n_rd=38732 n_rd_L2_A=0 n_write=0 n_wr_bk=54279 bw_util=0.2748
n_activity=208142 dram_eff=0.4469
bk0: 2432a 311892i bk1: 2432a 314437i bk2: 2400a 314890i bk3: 2392a 315852i bk4: 2432a 313694i bk5: 2432a 315639i bk6: 2360a 315783i bk7: 2368a 314924i bk8: 2448a 316200i bk9: 2464a 315563i bk10: 2416a 316444i bk11: 2416a 313626i bk12: 2432a 313622i bk13: 2468a 314609i bk14: 2424a 310097i bk15: 2416a 307936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910875
Row_Buffer_Locality_read = 0.939275
Row_Buffer_Locality_write = 0.850245
Bank_Level_Parallism = 2.351566
Bank_Level_Parallism_Col = 2.090021
Bank_Level_Parallism_Ready = 1.235134
write_to_read_ratio_blp_rw_average = 0.553387
GrpLevelPara = 1.771694 

BW Util details:
bwutil = 0.274796 
total_CMD = 338473 
util_bw = 93011 
Wasted_Col = 83610 
Wasted_Row = 13565 
Idle = 148287 

BW Util Bottlenecks: 
RCDc_limit = 15290 
RCDWRc_limit = 15475 
WTRc_limit = 36368 
RTWc_limit = 40992 
CCDLc_limit = 58343 
rwq = 0 
CCDLc_limit_alone = 49952 
WTRc_limit_alone = 31335 
RTWc_limit_alone = 37634 

Commands details: 
total_CMD = 338473 
n_nop = 239355 
Read = 38732 
Write = 0 
L2_Alloc = 0 
L2_WB = 54279 
n_act = 5069 
n_pre = 5053 
n_ref = 0 
n_req = 56875 
total_req = 93011 

Dual Bus Interface Util: 
issued_total_row = 10122 
issued_total_col = 93011 
Row_Bus_Util =  0.029905 
CoL_Bus_Util = 0.274796 
Either_Row_CoL_Bus_Util = 0.292839 
Issued_on_Two_Bus_Simul_Util = 0.011862 
issued_two_Eff = 0.040507 
queue_avg = 4.919329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.91933
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239260 n_act=5168 n_pre=5152 n_ref_event=0 n_req=56940 n_rd=38768 n_rd_L2_A=0 n_write=0 n_wr_bk=54255 bw_util=0.2748
n_activity=209386 dram_eff=0.4443
bk0: 2432a 312329i bk1: 2432a 315222i bk2: 2400a 315795i bk3: 2400a 315440i bk4: 2432a 315231i bk5: 2432a 315133i bk6: 2368a 316568i bk7: 2384a 316111i bk8: 2448a 315023i bk9: 2456a 314591i bk10: 2424a 315409i bk11: 2392a 315014i bk12: 2480a 313155i bk13: 2456a 314144i bk14: 2416a 310243i bk15: 2416a 307271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909238
Row_Buffer_Locality_read = 0.938403
Row_Buffer_Locality_write = 0.847017
Bank_Level_Parallism = 2.337696
Bank_Level_Parallism_Col = 2.068521
Bank_Level_Parallism_Ready = 1.239027
write_to_read_ratio_blp_rw_average = 0.557634
GrpLevelPara = 1.757954 

BW Util details:
bwutil = 0.274831 
total_CMD = 338473 
util_bw = 93023 
Wasted_Col = 84094 
Wasted_Row = 13596 
Idle = 147760 

BW Util Bottlenecks: 
RCDc_limit = 15652 
RCDWRc_limit = 15850 
WTRc_limit = 34093 
RTWc_limit = 42428 
CCDLc_limit = 58318 
rwq = 0 
CCDLc_limit_alone = 49873 
WTRc_limit_alone = 29114 
RTWc_limit_alone = 38962 

Commands details: 
total_CMD = 338473 
n_nop = 239260 
Read = 38768 
Write = 0 
L2_Alloc = 0 
L2_WB = 54255 
n_act = 5168 
n_pre = 5152 
n_ref = 0 
n_req = 56940 
total_req = 93023 

Dual Bus Interface Util: 
issued_total_row = 10320 
issued_total_col = 93023 
Row_Bus_Util =  0.030490 
CoL_Bus_Util = 0.274831 
Either_Row_CoL_Bus_Util = 0.293119 
Issued_on_Two_Bus_Simul_Util = 0.012202 
issued_two_Eff = 0.041628 
queue_avg = 4.812141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.81214
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239079 n_act=5229 n_pre=5213 n_ref_event=0 n_req=56928 n_rd=38800 n_rd_L2_A=0 n_write=0 n_wr_bk=54251 bw_util=0.2749
n_activity=210738 dram_eff=0.4415
bk0: 2432a 311229i bk1: 2432a 313873i bk2: 2408a 315348i bk3: 2408a 315424i bk4: 2432a 316719i bk5: 2432a 315964i bk6: 2368a 316576i bk7: 2384a 316603i bk8: 2440a 314850i bk9: 2472a 314745i bk10: 2424a 314989i bk11: 2400a 314354i bk12: 2480a 313165i bk13: 2456a 313400i bk14: 2416a 311162i bk15: 2416a 308943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908147
Row_Buffer_Locality_read = 0.937603
Row_Buffer_Locality_write = 0.845101
Bank_Level_Parallism = 2.313103
Bank_Level_Parallism_Col = 2.054554
Bank_Level_Parallism_Ready = 1.233388
write_to_read_ratio_blp_rw_average = 0.553718
GrpLevelPara = 1.766232 

BW Util details:
bwutil = 0.274914 
total_CMD = 338473 
util_bw = 93051 
Wasted_Col = 84588 
Wasted_Row = 14809 
Idle = 146025 

BW Util Bottlenecks: 
RCDc_limit = 15811 
RCDWRc_limit = 16308 
WTRc_limit = 35697 
RTWc_limit = 39829 
CCDLc_limit = 58179 
rwq = 0 
CCDLc_limit_alone = 50337 
WTRc_limit_alone = 30738 
RTWc_limit_alone = 36946 

Commands details: 
total_CMD = 338473 
n_nop = 239079 
Read = 38800 
Write = 0 
L2_Alloc = 0 
L2_WB = 54251 
n_act = 5229 
n_pre = 5213 
n_ref = 0 
n_req = 56928 
total_req = 93051 

Dual Bus Interface Util: 
issued_total_row = 10442 
issued_total_col = 93051 
Row_Bus_Util =  0.030850 
CoL_Bus_Util = 0.274914 
Either_Row_CoL_Bus_Util = 0.293654 
Issued_on_Two_Bus_Simul_Util = 0.012110 
issued_two_Eff = 0.041240 
queue_avg = 5.028788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.02879
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239052 n_act=5272 n_pre=5256 n_ref_event=0 n_req=56919 n_rd=38748 n_rd_L2_A=0 n_write=0 n_wr_bk=54262 bw_util=0.2748
n_activity=211154 dram_eff=0.4405
bk0: 2432a 313908i bk1: 2432a 313738i bk2: 2404a 315309i bk3: 2400a 315519i bk4: 2432a 315517i bk5: 2436a 315143i bk6: 2376a 316169i bk7: 2368a 316501i bk8: 2408a 315528i bk9: 2480a 314102i bk10: 2408a 316125i bk11: 2396a 315845i bk12: 2472a 314065i bk13: 2480a 313391i bk14: 2416a 310237i bk15: 2408a 309652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907377
Row_Buffer_Locality_read = 0.936281
Row_Buffer_Locality_write = 0.845743
Bank_Level_Parallism = 2.285849
Bank_Level_Parallism_Col = 2.022474
Bank_Level_Parallism_Ready = 1.211870
write_to_read_ratio_blp_rw_average = 0.555866
GrpLevelPara = 1.748654 

BW Util details:
bwutil = 0.274793 
total_CMD = 338473 
util_bw = 93010 
Wasted_Col = 85523 
Wasted_Row = 14716 
Idle = 145224 

BW Util Bottlenecks: 
RCDc_limit = 16611 
RCDWRc_limit = 16135 
WTRc_limit = 34073 
RTWc_limit = 41483 
CCDLc_limit = 57943 
rwq = 0 
CCDLc_limit_alone = 50153 
WTRc_limit_alone = 29414 
RTWc_limit_alone = 38352 

Commands details: 
total_CMD = 338473 
n_nop = 239052 
Read = 38748 
Write = 0 
L2_Alloc = 0 
L2_WB = 54262 
n_act = 5272 
n_pre = 5256 
n_ref = 0 
n_req = 56919 
total_req = 93010 

Dual Bus Interface Util: 
issued_total_row = 10528 
issued_total_col = 93010 
Row_Bus_Util =  0.031104 
CoL_Bus_Util = 0.274793 
Either_Row_CoL_Bus_Util = 0.293734 
Issued_on_Two_Bus_Simul_Util = 0.012163 
issued_two_Eff = 0.041410 
queue_avg = 5.007026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.00703
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239063 n_act=5225 n_pre=5209 n_ref_event=0 n_req=56877 n_rd=38736 n_rd_L2_A=0 n_write=0 n_wr_bk=54217 bw_util=0.2746
n_activity=210783 dram_eff=0.441
bk0: 2432a 312433i bk1: 2432a 313775i bk2: 2400a 315857i bk3: 2400a 315525i bk4: 2432a 315166i bk5: 2440a 315097i bk6: 2376a 316312i bk7: 2368a 315941i bk8: 2416a 314657i bk9: 2480a 313883i bk10: 2400a 316866i bk11: 2392a 315982i bk12: 2472a 313795i bk13: 2472a 313189i bk14: 2416a 309396i bk15: 2408a 310497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908135
Row_Buffer_Locality_read = 0.936700
Row_Buffer_Locality_write = 0.847142
Bank_Level_Parallism = 2.306327
Bank_Level_Parallism_Col = 2.046247
Bank_Level_Parallism_Ready = 1.219702
write_to_read_ratio_blp_rw_average = 0.552198
GrpLevelPara = 1.755761 

BW Util details:
bwutil = 0.274625 
total_CMD = 338473 
util_bw = 92953 
Wasted_Col = 85159 
Wasted_Row = 14434 
Idle = 145927 

BW Util Bottlenecks: 
RCDc_limit = 16409 
RCDWRc_limit = 16128 
WTRc_limit = 35306 
RTWc_limit = 41375 
CCDLc_limit = 58073 
rwq = 0 
CCDLc_limit_alone = 49844 
WTRc_limit_alone = 30153 
RTWc_limit_alone = 38299 

Commands details: 
total_CMD = 338473 
n_nop = 239063 
Read = 38736 
Write = 0 
L2_Alloc = 0 
L2_WB = 54217 
n_act = 5225 
n_pre = 5209 
n_ref = 0 
n_req = 56877 
total_req = 92953 

Dual Bus Interface Util: 
issued_total_row = 10434 
issued_total_col = 92953 
Row_Bus_Util =  0.030827 
CoL_Bus_Util = 0.274625 
Either_Row_CoL_Bus_Util = 0.293701 
Issued_on_Two_Bus_Simul_Util = 0.011750 
issued_two_Eff = 0.040006 
queue_avg = 5.112201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.1122
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239000 n_act=5317 n_pre=5301 n_ref_event=0 n_req=56889 n_rd=38733 n_rd_L2_A=0 n_write=0 n_wr_bk=54216 bw_util=0.2746
n_activity=212228 dram_eff=0.438
bk0: 2432a 312616i bk1: 2432a 315398i bk2: 2400a 315415i bk3: 2408a 315519i bk4: 2432a 315068i bk5: 2436a 315160i bk6: 2368a 315857i bk7: 2360a 315321i bk8: 2416a 315691i bk9: 2488a 313815i bk10: 2404a 315402i bk11: 2388a 315390i bk12: 2472a 312950i bk13: 2469a 313262i bk14: 2420a 309382i bk15: 2408a 310233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906537
Row_Buffer_Locality_read = 0.936437
Row_Buffer_Locality_write = 0.842752
Bank_Level_Parallism = 2.293489
Bank_Level_Parallism_Col = 2.024735
Bank_Level_Parallism_Ready = 1.219594
write_to_read_ratio_blp_rw_average = 0.555471
GrpLevelPara = 1.735458 

BW Util details:
bwutil = 0.274613 
total_CMD = 338473 
util_bw = 92949 
Wasted_Col = 86506 
Wasted_Row = 14999 
Idle = 144019 

BW Util Bottlenecks: 
RCDc_limit = 16663 
RCDWRc_limit = 16556 
WTRc_limit = 34872 
RTWc_limit = 41665 
CCDLc_limit = 59346 
rwq = 0 
CCDLc_limit_alone = 51225 
WTRc_limit_alone = 29780 
RTWc_limit_alone = 38636 

Commands details: 
total_CMD = 338473 
n_nop = 239000 
Read = 38733 
Write = 0 
L2_Alloc = 0 
L2_WB = 54216 
n_act = 5317 
n_pre = 5301 
n_ref = 0 
n_req = 56889 
total_req = 92949 

Dual Bus Interface Util: 
issued_total_row = 10618 
issued_total_col = 92949 
Row_Bus_Util =  0.031370 
CoL_Bus_Util = 0.274613 
Either_Row_CoL_Bus_Util = 0.293888 
Issued_on_Two_Bus_Simul_Util = 0.012095 
issued_two_Eff = 0.041157 
queue_avg = 5.065039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.06504
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239034 n_act=5270 n_pre=5254 n_ref_event=0 n_req=56936 n_rd=38744 n_rd_L2_A=0 n_write=0 n_wr_bk=54272 bw_util=0.2748
n_activity=212275 dram_eff=0.4382
bk0: 2432a 312939i bk1: 2432a 314663i bk2: 2400a 315625i bk3: 2416a 314701i bk4: 2432a 314892i bk5: 2436a 315870i bk6: 2368a 315937i bk7: 2360a 315853i bk8: 2412a 314966i bk9: 2480a 314243i bk10: 2408a 315295i bk11: 2392a 315704i bk12: 2472a 313577i bk13: 2472a 312511i bk14: 2424a 310764i bk15: 2408a 310490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907440
Row_Buffer_Locality_read = 0.936945
Row_Buffer_Locality_write = 0.844602
Bank_Level_Parallism = 2.289604
Bank_Level_Parallism_Col = 2.026215
Bank_Level_Parallism_Ready = 1.223832
write_to_read_ratio_blp_rw_average = 0.550867
GrpLevelPara = 1.739694 

BW Util details:
bwutil = 0.274811 
total_CMD = 338473 
util_bw = 93016 
Wasted_Col = 86147 
Wasted_Row = 14964 
Idle = 144346 

BW Util Bottlenecks: 
RCDc_limit = 16508 
RCDWRc_limit = 16149 
WTRc_limit = 35832 
RTWc_limit = 40132 
CCDLc_limit = 59220 
rwq = 0 
CCDLc_limit_alone = 51029 
WTRc_limit_alone = 30660 
RTWc_limit_alone = 37113 

Commands details: 
total_CMD = 338473 
n_nop = 239034 
Read = 38744 
Write = 0 
L2_Alloc = 0 
L2_WB = 54272 
n_act = 5270 
n_pre = 5254 
n_ref = 0 
n_req = 56936 
total_req = 93016 

Dual Bus Interface Util: 
issued_total_row = 10524 
issued_total_col = 93016 
Row_Bus_Util =  0.031093 
CoL_Bus_Util = 0.274811 
Either_Row_CoL_Bus_Util = 0.293787 
Issued_on_Two_Bus_Simul_Util = 0.012116 
issued_two_Eff = 0.041241 
queue_avg = 5.078467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.07847
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=238972 n_act=5206 n_pre=5190 n_ref_event=0 n_req=56995 n_rd=38796 n_rd_L2_A=0 n_write=0 n_wr_bk=54251 bw_util=0.2749
n_activity=213504 dram_eff=0.4358
bk0: 2432a 313801i bk1: 2432a 314631i bk2: 2400a 315587i bk3: 2416a 315800i bk4: 2432a 316473i bk5: 2432a 315705i bk6: 2368a 316083i bk7: 2368a 315537i bk8: 2428a 315443i bk9: 2472a 314049i bk10: 2424a 315916i bk11: 2408a 314512i bk12: 2480a 313108i bk13: 2472a 314362i bk14: 2424a 311067i bk15: 2408a 308823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908659
Row_Buffer_Locality_read = 0.937365
Row_Buffer_Locality_write = 0.847464
Bank_Level_Parallism = 2.268723
Bank_Level_Parallism_Col = 2.013154
Bank_Level_Parallism_Ready = 1.214300
write_to_read_ratio_blp_rw_average = 0.551380
GrpLevelPara = 1.723585 

BW Util details:
bwutil = 0.274902 
total_CMD = 338473 
util_bw = 93047 
Wasted_Col = 86630 
Wasted_Row = 14999 
Idle = 143797 

BW Util Bottlenecks: 
RCDc_limit = 16436 
RCDWRc_limit = 16088 
WTRc_limit = 34763 
RTWc_limit = 40672 
CCDLc_limit = 59400 
rwq = 0 
CCDLc_limit_alone = 51383 
WTRc_limit_alone = 29908 
RTWc_limit_alone = 37510 

Commands details: 
total_CMD = 338473 
n_nop = 238972 
Read = 38796 
Write = 0 
L2_Alloc = 0 
L2_WB = 54251 
n_act = 5206 
n_pre = 5190 
n_ref = 0 
n_req = 56995 
total_req = 93047 

Dual Bus Interface Util: 
issued_total_row = 10396 
issued_total_col = 93047 
Row_Bus_Util =  0.030714 
CoL_Bus_Util = 0.274902 
Either_Row_CoL_Bus_Util = 0.293970 
Issued_on_Two_Bus_Simul_Util = 0.011646 
issued_two_Eff = 0.039618 
queue_avg = 5.006860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.00686
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239101 n_act=5236 n_pre=5220 n_ref_event=0 n_req=56978 n_rd=38756 n_rd_L2_A=0 n_write=0 n_wr_bk=54333 bw_util=0.275
n_activity=210217 dram_eff=0.4428
bk0: 2432a 313132i bk1: 2432a 312933i bk2: 2392a 315206i bk3: 2416a 315215i bk4: 2432a 314002i bk5: 2432a 315084i bk6: 2368a 316603i bk7: 2360a 316446i bk8: 2436a 314866i bk9: 2448a 314023i bk10: 2424a 314742i bk11: 2408a 314721i bk12: 2472a 312770i bk13: 2472a 313223i bk14: 2424a 309194i bk15: 2408a 308613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908105
Row_Buffer_Locality_read = 0.937635
Row_Buffer_Locality_write = 0.845297
Bank_Level_Parallism = 2.347897
Bank_Level_Parallism_Col = 2.075097
Bank_Level_Parallism_Ready = 1.245142
write_to_read_ratio_blp_rw_average = 0.553931
GrpLevelPara = 1.763407 

BW Util details:
bwutil = 0.275026 
total_CMD = 338473 
util_bw = 93089 
Wasted_Col = 85318 
Wasted_Row = 14009 
Idle = 146057 

BW Util Bottlenecks: 
RCDc_limit = 15758 
RCDWRc_limit = 16008 
WTRc_limit = 35608 
RTWc_limit = 41814 
CCDLc_limit = 59673 
rwq = 0 
CCDLc_limit_alone = 51084 
WTRc_limit_alone = 30518 
RTWc_limit_alone = 38315 

Commands details: 
total_CMD = 338473 
n_nop = 239101 
Read = 38756 
Write = 0 
L2_Alloc = 0 
L2_WB = 54333 
n_act = 5236 
n_pre = 5220 
n_ref = 0 
n_req = 56978 
total_req = 93089 

Dual Bus Interface Util: 
issued_total_row = 10456 
issued_total_col = 93089 
Row_Bus_Util =  0.030892 
CoL_Bus_Util = 0.275026 
Either_Row_CoL_Bus_Util = 0.293589 
Issued_on_Two_Bus_Simul_Util = 0.012329 
issued_two_Eff = 0.041994 
queue_avg = 5.229117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.22912
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239029 n_act=5264 n_pre=5248 n_ref_event=0 n_req=56975 n_rd=38780 n_rd_L2_A=0 n_write=0 n_wr_bk=54235 bw_util=0.2748
n_activity=210542 dram_eff=0.4418
bk0: 2432a 313106i bk1: 2432a 313798i bk2: 2392a 316621i bk3: 2408a 315284i bk4: 2432a 314902i bk5: 2432a 315491i bk6: 2368a 316139i bk7: 2368a 316140i bk8: 2440a 314576i bk9: 2456a 313697i bk10: 2424a 314971i bk11: 2412a 315739i bk12: 2464a 313034i bk13: 2472a 312333i bk14: 2424a 309718i bk15: 2424a 310328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907609
Row_Buffer_Locality_read = 0.937958
Row_Buffer_Locality_write = 0.842924
Bank_Level_Parallism = 2.317814
Bank_Level_Parallism_Col = 2.055089
Bank_Level_Parallism_Ready = 1.240295
write_to_read_ratio_blp_rw_average = 0.563759
GrpLevelPara = 1.754698 

BW Util details:
bwutil = 0.274808 
total_CMD = 338473 
util_bw = 93015 
Wasted_Col = 84779 
Wasted_Row = 14916 
Idle = 145763 

BW Util Bottlenecks: 
RCDc_limit = 15986 
RCDWRc_limit = 16343 
WTRc_limit = 34296 
RTWc_limit = 41841 
CCDLc_limit = 58657 
rwq = 0 
CCDLc_limit_alone = 50335 
WTRc_limit_alone = 29189 
RTWc_limit_alone = 38626 

Commands details: 
total_CMD = 338473 
n_nop = 239029 
Read = 38780 
Write = 0 
L2_Alloc = 0 
L2_WB = 54235 
n_act = 5264 
n_pre = 5248 
n_ref = 0 
n_req = 56975 
total_req = 93015 

Dual Bus Interface Util: 
issued_total_row = 10512 
issued_total_col = 93015 
Row_Bus_Util =  0.031057 
CoL_Bus_Util = 0.274808 
Either_Row_CoL_Bus_Util = 0.293802 
Issued_on_Two_Bus_Simul_Util = 0.012063 
issued_two_Eff = 0.041058 
queue_avg = 5.106396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.1064
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=238906 n_act=5290 n_pre=5274 n_ref_event=0 n_req=57009 n_rd=38805 n_rd_L2_A=0 n_write=0 n_wr_bk=54334 bw_util=0.2752
n_activity=210923 dram_eff=0.4416
bk0: 2432a 311757i bk1: 2432a 314296i bk2: 2392a 315880i bk3: 2416a 315134i bk4: 2432a 315413i bk5: 2432a 315135i bk6: 2368a 315598i bk7: 2368a 316004i bk8: 2440a 314365i bk9: 2464a 313680i bk10: 2421a 314591i bk11: 2416a 315458i bk12: 2472a 313949i bk13: 2472a 313628i bk14: 2424a 310144i bk15: 2424a 309115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907208
Row_Buffer_Locality_read = 0.937276
Row_Buffer_Locality_write = 0.843111
Bank_Level_Parallism = 2.319962
Bank_Level_Parallism_Col = 2.058293
Bank_Level_Parallism_Ready = 1.246653
write_to_read_ratio_blp_rw_average = 0.560838
GrpLevelPara = 1.751728 

BW Util details:
bwutil = 0.275174 
total_CMD = 338473 
util_bw = 93139 
Wasted_Col = 85225 
Wasted_Row = 14928 
Idle = 145181 

BW Util Bottlenecks: 
RCDc_limit = 16066 
RCDWRc_limit = 16472 
WTRc_limit = 34651 
RTWc_limit = 42211 
CCDLc_limit = 58306 
rwq = 0 
CCDLc_limit_alone = 50393 
WTRc_limit_alone = 29875 
RTWc_limit_alone = 39074 

Commands details: 
total_CMD = 338473 
n_nop = 238906 
Read = 38805 
Write = 0 
L2_Alloc = 0 
L2_WB = 54334 
n_act = 5290 
n_pre = 5274 
n_ref = 0 
n_req = 57009 
total_req = 93139 

Dual Bus Interface Util: 
issued_total_row = 10564 
issued_total_col = 93139 
Row_Bus_Util =  0.031211 
CoL_Bus_Util = 0.275174 
Either_Row_CoL_Bus_Util = 0.294165 
Issued_on_Two_Bus_Simul_Util = 0.012220 
issued_two_Eff = 0.041540 
queue_avg = 5.209328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.20933
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=255296 n_act=5579 n_pre=5563 n_ref_event=0 n_req=48770 n_rd=38736 n_rd_L2_A=0 n_write=0 n_wr_bk=37211 bw_util=0.2244
n_activity=193233 dram_eff=0.393
bk0: 2432a 315230i bk1: 2432a 316569i bk2: 2392a 316586i bk3: 2416a 316776i bk4: 2432a 318117i bk5: 2432a 317851i bk6: 2376a 318300i bk7: 2360a 317395i bk8: 2424a 316857i bk9: 2440a 318011i bk10: 2432a 317611i bk11: 2408a 317974i bk12: 2456a 315290i bk13: 2440a 316413i bk14: 2432a 311867i bk15: 2432a 312850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885606
Row_Buffer_Locality_read = 0.933395
Row_Buffer_Locality_write = 0.701116
Bank_Level_Parallism = 2.340124
Bank_Level_Parallism_Col = 2.023605
Bank_Level_Parallism_Ready = 1.229147
write_to_read_ratio_blp_rw_average = 0.517530
GrpLevelPara = 1.720895 

BW Util details:
bwutil = 0.224381 
total_CMD = 338473 
util_bw = 75947 
Wasted_Col = 79265 
Wasted_Row = 15993 
Idle = 167268 

BW Util Bottlenecks: 
RCDc_limit = 18239 
RCDWRc_limit = 17622 
WTRc_limit = 25831 
RTWc_limit = 47155 
CCDLc_limit = 47184 
rwq = 0 
CCDLc_limit_alone = 39776 
WTRc_limit_alone = 22325 
RTWc_limit_alone = 43253 

Commands details: 
total_CMD = 338473 
n_nop = 255296 
Read = 38736 
Write = 0 
L2_Alloc = 0 
L2_WB = 37211 
n_act = 5579 
n_pre = 5563 
n_ref = 0 
n_req = 48770 
total_req = 75947 

Dual Bus Interface Util: 
issued_total_row = 11142 
issued_total_col = 75947 
Row_Bus_Util =  0.032918 
CoL_Bus_Util = 0.224381 
Either_Row_CoL_Bus_Util = 0.245742 
Issued_on_Two_Bus_Simul_Util = 0.011558 
issued_two_Eff = 0.047032 
queue_avg = 3.586576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.58658
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239166 n_act=5246 n_pre=5230 n_ref_event=0 n_req=56934 n_rd=38712 n_rd_L2_A=0 n_write=0 n_wr_bk=54339 bw_util=0.2749
n_activity=205003 dram_eff=0.4539
bk0: 2432a 311238i bk1: 2432a 312376i bk2: 2392a 314561i bk3: 2408a 314770i bk4: 2432a 313357i bk5: 2432a 315737i bk6: 2376a 314468i bk7: 2360a 314901i bk8: 2432a 313285i bk9: 2448a 312356i bk10: 2416a 314664i bk11: 2416a 313545i bk12: 2440a 313866i bk13: 2432a 312580i bk14: 2432a 308443i bk15: 2432a 306819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907858
Row_Buffer_Locality_read = 0.937384
Row_Buffer_Locality_write = 0.845132
Bank_Level_Parallism = 2.481482
Bank_Level_Parallism_Col = 2.212275
Bank_Level_Parallism_Ready = 1.284672
write_to_read_ratio_blp_rw_average = 0.545012
GrpLevelPara = 1.835230 

BW Util details:
bwutil = 0.274914 
total_CMD = 338473 
util_bw = 93051 
Wasted_Col = 80638 
Wasted_Row = 13915 
Idle = 150869 

BW Util Bottlenecks: 
RCDc_limit = 15450 
RCDWRc_limit = 15831 
WTRc_limit = 36762 
RTWc_limit = 41167 
CCDLc_limit = 56671 
rwq = 0 
CCDLc_limit_alone = 47581 
WTRc_limit_alone = 30945 
RTWc_limit_alone = 37894 

Commands details: 
total_CMD = 338473 
n_nop = 239166 
Read = 38712 
Write = 0 
L2_Alloc = 0 
L2_WB = 54339 
n_act = 5246 
n_pre = 5230 
n_ref = 0 
n_req = 56934 
total_req = 93051 

Dual Bus Interface Util: 
issued_total_row = 10476 
issued_total_col = 93051 
Row_Bus_Util =  0.030951 
CoL_Bus_Util = 0.274914 
Either_Row_CoL_Bus_Util = 0.293397 
Issued_on_Two_Bus_Simul_Util = 0.012468 
issued_two_Eff = 0.042494 
queue_avg = 5.502465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.50247
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239137 n_act=5205 n_pre=5189 n_ref_event=0 n_req=56894 n_rd=38684 n_rd_L2_A=0 n_write=0 n_wr_bk=54312 bw_util=0.2748
n_activity=211252 dram_eff=0.4402
bk0: 2432a 312911i bk1: 2432a 314237i bk2: 2392a 315396i bk3: 2408a 314328i bk4: 2432a 315568i bk5: 2432a 316174i bk6: 2376a 315650i bk7: 2352a 316208i bk8: 2444a 315779i bk9: 2432a 315535i bk10: 2416a 315660i bk11: 2416a 314475i bk12: 2456a 313971i bk13: 2432a 311725i bk14: 2416a 310985i bk15: 2416a 308868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908514
Row_Buffer_Locality_read = 0.938269
Row_Buffer_Locality_write = 0.845305
Bank_Level_Parallism = 2.311227
Bank_Level_Parallism_Col = 2.050399
Bank_Level_Parallism_Ready = 1.233032
write_to_read_ratio_blp_rw_average = 0.560630
GrpLevelPara = 1.752894 

BW Util details:
bwutil = 0.274752 
total_CMD = 338473 
util_bw = 92996 
Wasted_Col = 84825 
Wasted_Row = 14714 
Idle = 145938 

BW Util Bottlenecks: 
RCDc_limit = 15689 
RCDWRc_limit = 16356 
WTRc_limit = 34103 
RTWc_limit = 42236 
CCDLc_limit = 57855 
rwq = 0 
CCDLc_limit_alone = 49966 
WTRc_limit_alone = 29475 
RTWc_limit_alone = 38975 

Commands details: 
total_CMD = 338473 
n_nop = 239137 
Read = 38684 
Write = 0 
L2_Alloc = 0 
L2_WB = 54312 
n_act = 5205 
n_pre = 5189 
n_ref = 0 
n_req = 56894 
total_req = 92996 

Dual Bus Interface Util: 
issued_total_row = 10394 
issued_total_col = 92996 
Row_Bus_Util =  0.030709 
CoL_Bus_Util = 0.274752 
Either_Row_CoL_Bus_Util = 0.293483 
Issued_on_Two_Bus_Simul_Util = 0.011977 
issued_two_Eff = 0.040811 
queue_avg = 4.943242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.94324
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338473 n_nop=239156 n_act=5239 n_pre=5223 n_ref_event=0 n_req=56872 n_rd=38680 n_rd_L2_A=0 n_write=0 n_wr_bk=54279 bw_util=0.2746
n_activity=209550 dram_eff=0.4436
bk0: 2432a 312459i bk1: 2432a 313848i bk2: 2392a 315410i bk3: 2408a 315664i bk4: 2432a 314880i bk5: 2432a 315276i bk6: 2368a 315420i bk7: 2352a 315909i bk8: 2432a 314387i bk9: 2424a 315275i bk10: 2424a 315113i bk11: 2416a 314530i bk12: 2464a 314390i bk13: 2440a 312044i bk14: 2416a 309004i bk15: 2416a 309633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907881
Row_Buffer_Locality_read = 0.937978
Row_Buffer_Locality_write = 0.843887
Bank_Level_Parallism = 2.348821
Bank_Level_Parallism_Col = 2.081821
Bank_Level_Parallism_Ready = 1.228681
write_to_read_ratio_blp_rw_average = 0.558046
GrpLevelPara = 1.762587 

BW Util details:
bwutil = 0.274642 
total_CMD = 338473 
util_bw = 92959 
Wasted_Col = 84156 
Wasted_Row = 14129 
Idle = 147229 

BW Util Bottlenecks: 
RCDc_limit = 15961 
RCDWRc_limit = 16272 
WTRc_limit = 35319 
RTWc_limit = 41637 
CCDLc_limit = 58933 
rwq = 0 
CCDLc_limit_alone = 50372 
WTRc_limit_alone = 30127 
RTWc_limit_alone = 38268 

Commands details: 
total_CMD = 338473 
n_nop = 239156 
Read = 38680 
Write = 0 
L2_Alloc = 0 
L2_WB = 54279 
n_act = 5239 
n_pre = 5223 
n_ref = 0 
n_req = 56872 
total_req = 92959 

Dual Bus Interface Util: 
issued_total_row = 10462 
issued_total_col = 92959 
Row_Bus_Util =  0.030909 
CoL_Bus_Util = 0.274642 
Either_Row_CoL_Bus_Util = 0.293427 
Issued_on_Two_Bus_Simul_Util = 0.012125 
issued_two_Eff = 0.041322 
queue_avg = 4.882215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.88222

========= L2 cache stats =========
L2_cache_bank[0]: Access = 161053, Miss = 61545, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 161416, Miss = 61665, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 161167, Miss = 61565, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 161173, Miss = 61699, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 161225, Miss = 61714, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 160845, Miss = 61746, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 161097, Miss = 61701, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 160975, Miss = 61730, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162389, Miss = 61700, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 162345, Miss = 61716, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 162336, Miss = 61719, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 162385, Miss = 61708, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 161843, Miss = 61720, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 162108, Miss = 61691, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 161794, Miss = 61721, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 162007, Miss = 61690, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 162473, Miss = 61701, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 162206, Miss = 61671, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 162499, Miss = 61680, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 162311, Miss = 61669, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 162337, Miss = 61708, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 162012, Miss = 61607, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 162170, Miss = 61707, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 161731, Miss = 61544, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 13
L2_cache_bank[24]: Access = 114781, Miss = 61731, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 114542, Miss = 61552, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 161324, Miss = 61742, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 161069, Miss = 61561, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 161279, Miss = 61750, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 160902, Miss = 61553, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 49
L2_cache_bank[30]: Access = 161158, Miss = 61754, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 160994, Miss = 61548, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 138
L2_cache_bank[32]: Access = 161384, Miss = 61714, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 160968, Miss = 61549, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 151
L2_cache_bank[34]: Access = 161222, Miss = 61730, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 160736, Miss = 61580, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 160916, Miss = 61786, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 160575, Miss = 61560, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 160894, Miss = 61787, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 160596, Miss = 61592, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 162512, Miss = 61733, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 198
L2_cache_bank[41]: Access = 162300, Miss = 61594, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 162353, Miss = 61732, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 162295, Miss = 61584, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 161928, Miss = 61733, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 161807, Miss = 61581, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 161943, Miss = 61735, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 162240, Miss = 61660, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 162332, Miss = 61776, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 162500, Miss = 61674, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 162290, Miss = 61764, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 162437, Miss = 61640, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 162016, Miss = 61763, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 162507, Miss = 61670, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 161934, Miss = 61767, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 162464, Miss = 61688, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 114609, Miss = 61744, Miss_rate = 0.539, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 114964, Miss = 61624, Miss_rate = 0.536, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 161104, Miss = 61673, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 161576, Miss = 61624, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 161167, Miss = 61687, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 161229, Miss = 61587, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 70
L2_cache_bank[62]: Access = 161134, Miss = 61682, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 160862, Miss = 61549, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 10
L2_total_cache_accesses = 10159740
L2_total_cache_misses = 3947070
L2_total_cache_miss_rate = 0.3885
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 629
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 382266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 309788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 629
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 929358
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5830404
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 167421
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2540503
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1621412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8538328
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 629
L2_cache_data_port_util = 0.228
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=10159740
icnt_total_pkts_simt_to_mem=10159740
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10159740
Req_Network_cycles = 450767
Req_Network_injected_packets_per_cycle =      22.5388 
Req_Network_conflicts_per_cycle =      18.2148
Req_Network_conflicts_per_cycle_util =      20.7975
Req_Bank_Level_Parallism =      25.7345
Req_Network_in_buffer_full_per_cycle =       5.8734
Req_Network_in_buffer_avg_util =     121.2114
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3548

Reply_Network_injected_packets_num = 10159740
Reply_Network_cycles = 450767
Reply_Network_injected_packets_per_cycle =       22.5388
Reply_Network_conflicts_per_cycle =       16.7005
Reply_Network_conflicts_per_cycle_util =      19.1214
Reply_Bank_Level_Parallism =      25.8059
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       8.4310
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2817
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 17 min, 52 sec (4672 sec)
gpgpu_simulation_rate = 218285 (inst/sec)
gpgpu_simulation_rate = 96 (cycle/sec)
gpgpu_silicon_slowdown = 11791666x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe1e4dfe3c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe1e4dfe38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1e4dfe30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1e4dfe28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1e4dfe20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1e4dfe18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1e4dfed0..

GPGPU-Sim PTX: cudaLaunch for 0x0x40a1fd (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z19splitRearrange_nvm5iiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x14560 (mri-gridding.4.sm_70.ptx:10319) @%p2 bra BB28_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x145b0 (mri-gridding.4.sm_70.ptx:10332) mov.u32 %r125, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x145d8 (mri-gridding.4.sm_70.ptx:10337) @%p3 bra BB28_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14618 (mri-gridding.4.sm_70.ptx:10348) add.s32 %r62, %r41, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14728 (mri-gridding.4.sm_70.ptx:10382) @%p4 bra BB28_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14778 (mri-gridding.4.sm_70.ptx:10397) add.s32 %r88, %r131, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14750 (mri-gridding.4.sm_70.ptx:10389) @%p5 bra BB28_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14778 (mri-gridding.4.sm_70.ptx:10397) add.s32 %r88, %r131, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x14770 (mri-gridding.4.sm_70.ptx:10394) @%p6 bra BB28_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14778 (mri-gridding.4.sm_70.ptx:10397) add.s32 %r88, %r131, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x147f0 (mri-gridding.4.sm_70.ptx:10412) @%p9 bra BB28_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14868 (mri-gridding.4.sm_70.ptx:10436) setp.eq.s32%p10, %r24, %r23;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x14880 (mri-gridding.4.sm_70.ptx:10439) @%p3 bra BB28_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x149c0 (mri-gridding.4.sm_70.ptx:10498) setp.eq.s32%p1, %r37, %r38;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x149d8 (mri-gridding.4.sm_70.ptx:10503) @!%p1 bra BB28_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a60 (mri-gridding.4.sm_70.ptx:10530) ret;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x149e0 (mri-gridding.4.sm_70.ptx:10504) bra.uni BB28_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x149e8 (mri-gridding.4.sm_70.ptx:10507) mov.u32 %r115, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19splitRearrange_nvm5iiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19splitRearrange_nvm5iiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z19splitRearrange_nvm5iiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z19splitRearrange_nvm5iiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 746598
gpu_sim_insn = 2790337048
gpu_ipc =    3737.4023
gpu_tot_sim_cycle = 1197365
gpu_tot_sim_insn = 3810164808
gpu_tot_ipc =    3182.1248
gpu_tot_issued_cta = 5188
gpu_occupancy = 94.0500% 
gpu_tot_occupancy = 80.9819% 
max_total_param_size = 0
gpu_stall_dramfull = 1394418
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.3099
partiton_level_parallism_total  =      13.6666
partiton_level_parallism_util =       8.4895
partiton_level_parallism_util_total  =      14.5380
L2_BW  =     301.0181 GB/Sec
L2_BW_total  =     495.0587 GB/Sec
gpu_total_sim_rate=267530
############## bottleneck_stats #############
cycles: core 746598, icnt 746598, l2 746598, dram 560608
gpu_ipc	3737.402
gpu_tot_issued_cta = 5188, average cycles = 144
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669166 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 837144 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.458	80
L1D data util	0.230	80	0.242	8
L1D tag util	0.080	80	0.096	72
L2 data util	0.181	64	0.580	15
L2 tag util	0.140	64	0.390	11
n_l2_access	 6708171
icnt s2m util	0.000	0	0.000	11	flits per packet: -nan
icnt m2s util	0.000	0	0.000	11	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.149	32	0.261	7

latency_l1_hit:	520, num_l1_reqs:	26
L1 hit latency:	20
latency_l2_hit:	-803092004, num_l2_reqs:	2790428
L2 hit latency:	1251
latency_dram:	-129374034, num_dram_reqs:	3413733
DRAM latency:	1220

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.875
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	1.017	80	1.066	8

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.210	80	0.220	8
sp pipe util	0.000	0	0.000	8
sfu pipe util	0.000	0	0.000	8
ldst mem cycle	0.046	80	0.049	58

smem port	0.731	80

n_reg_bank	16
reg port	0.203	16	0.461	12
L1D tag util	0.080	80	0.096	72
L1D fill util	0.012	80	0.012	8
n_l1d_mshr	4096
L1D mshr util	0.006	80
n_l1d_missq	16
L1D missq util	0.030	80
L1D hit rate	0.000
L1D miss rate	0.720
L1D rsfail rate	0.280
L2 tag util	0.140	64	0.390	11
L2 fill util	0.014	64	0.014	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.045	64	0.060	16
L2 missq util	0.001	64	0.003	7
L2 hit rate	0.416
L2 miss rate	0.509
L2 rsfail rate	0.075

dram activity	0.293	32	0.513	7

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 5477840, load_transaction_bytes 22575424, icnt_m2s_bytes 0
n_gmem_load_insns 44094, n_gmem_load_accesses 705482
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.162

run 0.059, fetch 0.001, sync 0.480, control 0.006, data 0.452, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 152930, Miss = 131747, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 25796
	L1D_cache_core[1]: Access = 154148, Miss = 131922, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 25276
	L1D_cache_core[2]: Access = 154180, Miss = 131286, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 18218
	L1D_cache_core[3]: Access = 154308, Miss = 131963, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 27944
	L1D_cache_core[4]: Access = 154212, Miss = 132166, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 25075
	L1D_cache_core[5]: Access = 154404, Miss = 132114, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 25410
	L1D_cache_core[6]: Access = 154468, Miss = 132153, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 18330
	L1D_cache_core[7]: Access = 154100, Miss = 131758, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 19123
	L1D_cache_core[8]: Access = 155590, Miss = 133742, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 22261
	L1D_cache_core[9]: Access = 154372, Miss = 132038, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 29025
	L1D_cache_core[10]: Access = 154516, Miss = 132205, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 20148
	L1D_cache_core[11]: Access = 150786, Miss = 129390, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 20229
	L1D_cache_core[12]: Access = 154276, Miss = 132309, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 21725
	L1D_cache_core[13]: Access = 152802, Miss = 130728, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 27206
	L1D_cache_core[14]: Access = 154212, Miss = 131721, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 26668
	L1D_cache_core[15]: Access = 152882, Miss = 131316, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 31152
	L1D_cache_core[16]: Access = 149696, Miss = 128279, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 29382
	L1D_cache_core[17]: Access = 151058, Miss = 129731, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 26224
	L1D_cache_core[18]: Access = 154340, Miss = 132286, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 24267
	L1D_cache_core[19]: Access = 152818, Miss = 131068, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 23631
	L1D_cache_core[20]: Access = 150770, Miss = 129846, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 21323
	L1D_cache_core[21]: Access = 154068, Miss = 131835, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 29362
	L1D_cache_core[22]: Access = 150866, Miss = 129638, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 22500
	L1D_cache_core[23]: Access = 154084, Miss = 132013, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 23650
	L1D_cache_core[24]: Access = 150392, Miss = 129385, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 31201
	L1D_cache_core[25]: Access = 149584, Miss = 129009, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 34725
	L1D_cache_core[26]: Access = 153988, Miss = 132248, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 18948
	L1D_cache_core[27]: Access = 154228, Miss = 132029, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 22742
	L1D_cache_core[28]: Access = 151424, Miss = 129160, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 31732
	L1D_cache_core[29]: Access = 154100, Miss = 132055, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 23586
	L1D_cache_core[30]: Access = 154036, Miss = 132448, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 24187
	L1D_cache_core[31]: Access = 154212, Miss = 132357, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 19509
	L1D_cache_core[32]: Access = 151010, Miss = 129725, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 27695
	L1D_cache_core[33]: Access = 148078, Miss = 126380, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 36315
	L1D_cache_core[34]: Access = 154212, Miss = 132698, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 26796
	L1D_cache_core[35]: Access = 150882, Miss = 129161, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 24880
	L1D_cache_core[36]: Access = 150978, Miss = 129906, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 32180
	L1D_cache_core[37]: Access = 150706, Miss = 129004, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 27808
	L1D_cache_core[38]: Access = 151058, Miss = 129050, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 29062
	L1D_cache_core[39]: Access = 149472, Miss = 128429, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 28102
	L1D_cache_core[40]: Access = 148238, Miss = 126729, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 31946
	L1D_cache_core[41]: Access = 149536, Miss = 127875, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 33316
	L1D_cache_core[42]: Access = 152850, Miss = 130615, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 36831
	L1D_cache_core[43]: Access = 150786, Miss = 129651, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 29940
	L1D_cache_core[44]: Access = 150802, Miss = 129962, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 23477
	L1D_cache_core[45]: Access = 150882, Miss = 129578, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 28682
	L1D_cache_core[46]: Access = 151520, Miss = 129451, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 31250
	L1D_cache_core[47]: Access = 149616, Miss = 128021, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 36885
	L1D_cache_core[48]: Access = 149520, Miss = 128104, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 36175
	L1D_cache_core[49]: Access = 149456, Miss = 127720, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 30994
	L1D_cache_core[50]: Access = 148334, Miss = 126990, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 29672
	L1D_cache_core[51]: Access = 151684, Miss = 129362, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 31401
	L1D_cache_core[52]: Access = 148078, Miss = 126130, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 31241
	L1D_cache_core[53]: Access = 149648, Miss = 128220, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 35484
	L1D_cache_core[54]: Access = 148078, Miss = 126733, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 37426
	L1D_cache_core[55]: Access = 150882, Miss = 129195, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 25108
	L1D_cache_core[56]: Access = 152882, Miss = 130690, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 28608
	L1D_cache_core[57]: Access = 148286, Miss = 126535, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 33802
	L1D_cache_core[58]: Access = 152212, Miss = 131349, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 21143
	L1D_cache_core[59]: Access = 150930, Miss = 130235, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 24545
	L1D_cache_core[60]: Access = 148222, Miss = 126972, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 35773
	L1D_cache_core[61]: Access = 149504, Miss = 128405, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 39901
	L1D_cache_core[62]: Access = 149376, Miss = 127751, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 30214
	L1D_cache_core[63]: Access = 152946, Miss = 131015, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 25367
	L1D_cache_core[64]: Access = 149520, Miss = 127940, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 32902
	L1D_cache_core[65]: Access = 148222, Miss = 127488, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 37195
	L1D_cache_core[66]: Access = 150866, Miss = 129554, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 24511
	L1D_cache_core[67]: Access = 150706, Miss = 129156, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 31677
	L1D_cache_core[68]: Access = 151504, Miss = 129631, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 41195
	L1D_cache_core[69]: Access = 152052, Miss = 130832, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 21021
	L1D_cache_core[70]: Access = 149392, Miss = 127780, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 27034
	L1D_cache_core[71]: Access = 151042, Miss = 129757, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 30059
	L1D_cache_core[72]: Access = 148158, Miss = 126642, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 43208
	L1D_cache_core[73]: Access = 151568, Miss = 130022, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 36268
	L1D_cache_core[74]: Access = 149456, Miss = 127455, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 34806
	L1D_cache_core[75]: Access = 150754, Miss = 129283, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 21139
	L1D_cache_core[76]: Access = 149424, Miss = 128104, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 31059
	L1D_cache_core[77]: Access = 149344, Miss = 128495, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 32883
	L1D_cache_core[78]: Access = 154372, Miss = 132016, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 27117
	L1D_cache_core[79]: Access = 150978, Miss = 130080, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 27229
	L1D_total_cache_accesses = 12119872
	L1D_total_cache_misses = 10387821
	L1D_total_cache_miss_rate = 0.8571
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2271877
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1698504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2322731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1580400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4137
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8060277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 691477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 676
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4025372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8094500

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1580400
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 691477
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
25557, 21868, 25188, 29796, 33116, 37724, 42332, 46940, 25557, 21868, 25188, 29796, 33116, 37724, 42332, 46940, 25557, 21868, 25188, 29796, 33116, 37724, 42332, 46940, 22638, 20112, 23616, 28224, 31728, 36336, 40944, 45552, 22638, 20112, 23616, 28224, 31728, 36336, 40944, 45552, 5124, 9576, 14184, 18792, 23400, 28008, 32616, 37224, 5124, 9576, 14184, 18792, 23400, 28008, 32616, 37224, 5124, 9576, 14184, 18792, 23400, 28008, 32616, 37224, 
gpgpu_n_tot_thrd_icount = 4614987712
gpgpu_n_tot_w_icount = 144218366
gpgpu_n_stall_shd_mem = 70561168
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2326849
gpgpu_n_mem_write_global = 14037052
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8009240
gpgpu_n_store_insn = 27285264
gpgpu_n_shmem_insn = 456227242
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541321
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13308087
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5579435
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:134960362	W0_Idle:13356514	W0_Scoreboard:82104346	W1:1439670	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752135	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1263278	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:118413379
single_issue_nums: WS0:29670172	WS1:32527968	WS2:38021825	WS3:43998401	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18614792 {8:2326849,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 371320416 {8:5942552,40:8094500,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93073960 {40:2326849,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 112296416 {8:14037052,}
maxmflatency = 26435 
max_icnt2mem_latency = 26223 
maxmrqlatency = 7333 
max_icnt2sh_latency = 724 
averagemflatency = 911 
avg_icnt2mem_latency = 644 
avg_mrq_latency = 59 
avg_icnt2sh_latency = 18 
mrq_lat_table:396020 	287180 	254142 	261143 	380848 	750109 	603615 	293026 	61448 	16621 	6596 	658 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5212770 	3225405 	4513088 	2442829 	326579 	428016 	192252 	22962 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	307598 	144450 	182392 	3387490 	2217936 	1686559 	1371983 	1752548 	3370253 	1067002 	293774 	406475 	153949 	21492 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8059356 	2210346 	1828274 	1639634 	1331139 	873868 	359729 	57750 	3805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	171 	940 	653 	162 	147 	149 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64       105        72      7572        64       128        88        80        64        64        64        64        88        80        96        80 
dram[1]:        64        64        64      7301       120       120        80       104        64        64        72        64        96        96       112       104 
dram[2]:        64        64        64      6506        72       120        72       104        64        64        72        72        88        96        72       104 
dram[3]:        64        64        96      7971        64       120        72        96        64        64        64        72        80        96        72       104 
dram[4]:        64        95        96      7466        64       128        88        88        72        64        72        64        72        96        72        64 
dram[5]:        64        82        88      4360        64       128        88        96        72        64        72        64       107        96        72        64 
dram[6]:        64        64        88      3993        64       128        94        96        72        64        72        72       135        96        64       104 
dram[7]:        64        64        88      4483        64       128        96        96        72        64        72        72       134        96        72       104 
dram[8]:        64        66        88      4522        64       120        80        88        64        64        64        72        82        96        72       104 
dram[9]:        64        64        96      4679        72       120        80       104        72        64        64        72        72        96        72       104 
dram[10]:        64        64        96      4416        64       128       104       104        72        64        64        64        80        96       112        64 
dram[11]:        64        64        96       758        64       128        72        88        72        64        72        64        72        96       112        64 
dram[12]:        83        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64       128        96        96        72        64        64        64        88        94        64        64 
dram[14]:        64        64        64        64        72       112       112       112        64        80        64        64        88       144       104        64 
dram[15]:        64        64        64        64        72       112       112       112        64        80        64        64        88       142       104        64 
dram[16]:        64        64        64        64        72       112        96       104        64        80        64        72        96       121       104       104 
dram[17]:        64        64        72        72       128       112       104        96        65        88        64        80        88        95        96        64 
dram[18]:        64        88        72        72        80       120        88        80        65        80        64        64        96        88        96        64 
dram[19]:        64        72        64        72        72        72        88        88        65        64        64        64        96        80        72        64 
dram[20]:        93        64        72        88        72        72        88       104        69        72        64        72        88        80        72        96 
dram[21]:        64        64        72        88        80        72        88       104        72        72        64        80        96        80        96        64 
dram[22]:        64        64        72        88        72       104        88       104        72        64        64        64        96        80        72        64 
dram[23]:        64        64        72        88        80       128        88        96        72        88        64        72        96        80        64        96 
dram[24]:        64        64        72        80        80       128        96        96        72        64        64        88        88        80        72        64 
dram[25]:        64        64        72        72        80       128        72        96        72        64        64        88        96        80        72        96 
dram[26]:        86        64        72        72        80       128        72        88        80        64        64        64        96        88        72        96 
dram[27]:        64        64      9761        72        80       128        88       104        80        64        64        64        88        88        72        64 
dram[28]:        64        64     11124        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64     11118        64       128        96        72        64        64        72        64        64       139        64        64       104 
dram[30]:        64        64      9775        64       128       120        72        96        64        72        64        64       132        80        64       104 
dram[31]:        64        64      8749        64       128       120        80        96        64        64        64        64       108        80        80       104 
maximum service time to same row:
dram[0]:    137683    138282    145654     95041    144135    141861    156574    154190    163539    156334    158164    161820    140566    140747    140326    178879 
dram[1]:    125483     95265    138659     95225    140980    138854    152836    135599    148858    157584    155506    160186    106939    138542    120361    135183 
dram[2]:    118354     82922    139341     75399    140075    139338    153439    137941    148816    156779    155595    160078    109700    138692    129958    137983 
dram[3]:    122237     74496    144184     75575    144307    142948    157460    154185    161061    158552    158873    149682    140196    138401    149960    138192 
dram[4]:     94752     84888    143868     84448    144315    143291    156003    154350    160917    159004    155661    150289    140569    138522    141759    149598 
dram[5]:     95294     95333    143638     85099    143492    144377    153675    141790    160547    160977    155024    151226    139933    139566     94000    150440 
dram[6]:    123128     99037    144858     98746    143199    142464    155399    141420    161772    159547    155081    150314    173990    139114    110435    141165 
dram[7]:    117184     98684    146075     98566    143876    143379    156335    153890    161769    159915    155936    150125    140831    151610    103687    138021 
dram[8]:    105114    113864    146313    114391    144529    142633    158259    153873    164188    159446    158469    150291    174607    138943    114594    149157 
dram[9]:     93868    114246    145447    115121    144420    141833    158608    139746    160982    158011    158842    150258    174690    139447     95126    148477 
dram[10]:     77679    133681    145144    135070    142211    142299    156984    155095    159664    158725    163021    157822    139650    149047     95536    141259 
dram[11]:     75654    133236    143726    133775    144384    141980    158373    154210    164558    158575    162642    155892    140192    152133    100232    140683 
dram[12]:    118865    117015    137550    140460    138167    140723    120510    137156    142932    141944    145620    148299    134707    131678    126856    145209 
dram[13]:    119703    117854    140143    140800    140244    141930    152181    151582    150424    142008    160886    161854    136982    131678    137537    136463 
dram[14]:    139536    139504    142260    144947    142672    144226    153960    154988    149629    144260    163713    159126    172464    173309    139164    143624 
dram[15]:    140866    138496    143189    144043    144010    143167    155164    154019    151023    149653    164490    161632    140792    139419    140207    160824 
dram[16]:    139295    138943    142198    144396    142924    143700    154594    154393    150347    150110    163569    166589    139986    172991    140169    173009 
dram[17]:    136815    126102    137269    135564    138545    139701    136702    150928    147833    158311    164075    166110    121808    129245    126748    138050 
dram[18]:    136923    144049    137417    135772    122237    130027    150713    151004    150808    158293    163832    166524    135518    129338    126748    138025 
dram[19]:    141760    140096    143003    147569    141555    146535    152823    156504    153105    152560    165492    168014    139103    141027    138614    141903 
dram[20]:    141196    138562    144057    145254    143335    143889    153743    155673    152066    149427    167995    166405    140484    139871    139752    139002 
dram[21]:    138217    139124    144258    146162    141059    144416    152631    155124    150627    150079    166516    161377    140514    140598    138755    140223 
dram[22]:    139122    138187    146576    144655    143193    142777    154619    153467    151348    149435    162074    169023    142383    139603    139192    147924 
dram[23]:    139433    137426    146586    143888    143044    142473    154745    152560    151401    148467    165296    167548    142418    142014    139907    147151 
dram[24]:    139006    138177    146657    144523    142965    143161    154568    153812    154361    150535    165507    168759    141488    142725    146400    138097 
dram[25]:    137861    138508    145283    145270    142573    143988    153659    154281    153556    151243    166873    170427    139617    139839    145479    148270 
dram[26]:    137073    139077    143736    146711    142109    146092    153210    140100    152933    152845    160101    161551    138847    138936    138715    142303 
dram[27]:    138738    138397    137197    144563    144799    143604    154658    138799    155693    150414    162948    157163    140632    139488    141338    140373 
dram[28]:    120985    135336    137710    141535    128108    135496    150876    143693    129378    145081    145678    147476    122425    136735    134221    145276 
dram[29]:    119386    135833    139263    141484    144278    136371    154129    152682    152575    148132    159240    164709    124475    137779    143144    145872 
dram[30]:    138553    140810    122640    146164    142741    144560    153601    154620    156664    160221    161830    168242    140913    141135    140973    138894 
dram[31]:    139369    139992    122613    145118    142575    143642    154500    153750    159114    159810    163946    167800    141989    143572    141563    140915 
average row accesses per activate:
dram[0]: 12.558140 12.815657 13.781610 97.061455 12.263959 13.130435 14.005865 13.982405 12.274112 13.048388 13.229111 12.863874 12.604478 11.915294 10.412574  9.500000 
dram[1]: 12.904255 12.138756 13.509859 102.322281 12.358056 12.682415 14.807453 14.900000 12.319797 12.539845 13.061007 13.007915 13.041026 13.928572  9.613430  9.663024 
dram[2]: 11.831776 12.192307 13.359331 100.811653 12.389744 13.024259 13.900875 14.361445 12.267002 13.453038 12.760417 12.867533 12.865482 12.016509  9.744917 10.326172 
dram[3]: 11.505694 12.280871 13.426967 101.008850 13.459610 12.919786 13.063014 13.013624 12.044444 13.000000 12.436548 12.334165 12.316301 12.090476  9.494623  9.825279 
dram[4]: 10.422681 13.174026 14.017595 91.548721 12.649215 11.423168 13.694525 14.342342 12.548717 12.640625 13.402740 12.153087 12.545906 11.683486 10.315891  9.766666 
dram[5]: 11.322870 13.336843 14.250000 99.663765 12.715790 12.649215 13.773913 14.925000 12.678757 13.750709 12.739583 12.918635 12.736181 12.816583  9.630909  9.702206 
dram[6]: 11.092105 11.763341 13.758620 98.703705 12.518135 12.715790 13.797101 14.172107 12.994680 13.371901 12.907652 13.618785 13.046272 12.265700 10.726721  9.671533 
dram[7]: 11.669746 12.396088 13.400560 101.075310 12.550650 12.954424 14.154762 14.130177 12.358586 13.154471 13.329700 12.905759 12.974424 12.584158  9.690476  9.982986 
dram[8]: 10.860515 12.716081 13.179064 96.014137 13.202186 13.024259 14.100890 13.982405 12.255639 12.319797 12.986737 13.042328 13.370370 12.675811  9.878957 10.604418 
dram[9]: 11.096491 13.129534 13.389356 103.838181 12.749340 12.151134 14.356496 14.468085 12.475703 12.698163 13.066667 12.714653 12.817259 13.674731  9.283712  9.981096 
dram[10]: 10.873118 13.050000 12.712766 99.877823 12.202021 12.140703 13.423729 13.900875 12.004938 13.461111 13.542700 12.544529 13.015385 12.484030  9.649728  9.823421 
dram[11]: 12.004750 12.633766 12.989130 24.212654 12.989247 12.682415 13.522727 13.244445 11.791767 13.154471 13.300813 12.386934 11.610092 12.679198  9.869646  9.990548 
dram[12]: 10.294382 11.179487 10.475728 10.693069 10.772277 11.452632 10.600496 11.158442 10.209302 10.421801 10.903704 10.502370 10.892601 10.259009  9.100000  8.082353 
dram[13]: 11.340807 13.067386 13.494382 13.296399 13.130435 14.087463 13.090909 13.900875 12.329114 12.287153 12.984127 12.772020 12.768845 12.690000  9.852612  9.560578 
dram[14]: 11.386517 13.245902 13.737143 13.237569 12.715790 13.385041 14.380665 14.023529 12.917772 12.862433 13.633333 12.305000 12.620347 13.519894  9.910112  9.742173 
dram[15]: 12.119617 13.059460 14.005831 13.201102 12.583333 13.727273 14.148368 14.280597 12.815789 12.434783 13.229111 12.620513 12.090476 13.033248  9.454545 10.273438 
dram[16]: 12.537128 13.249315 13.686609 13.201102 13.130435 14.170088 14.487804 13.906977 12.782152 12.849605 13.207547 11.975669 13.116580 12.612904 10.081749  9.367022 
dram[17]: 11.503402 13.145946 14.255193 14.094118 12.616188 13.688385 14.468085 13.545455 13.550000 13.120644 13.633333 12.285000 12.535980 13.716216 10.919421  9.437500 
dram[18]: 11.340045 12.867724 13.765043 13.913043 12.682415 13.348066 14.232836 13.988304 12.412213 12.960212 13.395096 12.538462 12.886364 13.997237  9.761992  9.006803 
dram[19]: 11.223947 12.190476 13.219780 13.698006 13.094851 13.348066 13.622857 13.215469 12.616580 13.248649 12.414142 12.722078 11.506787 11.754061  9.867042 10.003780 
dram[20]: 12.675000 12.069479 13.895954 13.296399 12.453609 12.861702 13.803468 14.275449 12.217172 12.305764 12.531969 12.484694 12.179856 12.030661  9.620000  9.569620 
dram[21]: 11.030435 11.805825 14.297619 14.328359 12.453609 12.703412 14.088495 14.275449 12.206549 12.687339 13.257453 12.603093 12.484030 12.515970  9.790741 10.223301 
dram[22]: 11.147253 12.376591 13.125683 14.141176 12.682415 12.930481 13.820290 13.370787 12.619792 12.419192 12.816754 12.592784 11.483070 12.219277  9.697081  9.826492 
dram[23]: 11.636782 12.221106 13.686609 14.206490 13.094851 12.827586 14.946709 13.717579 12.642298 12.654639 12.760417 12.767624 11.737328 11.988317 10.530815 10.317025 
dram[24]: 11.985816 12.221106 13.054348 12.946237 13.238357 12.989247 13.900875 12.886486 12.084578 12.224439 12.735751 12.579487 12.700748 11.697039 10.363458  9.534173 
dram[25]: 11.102844 12.568476 13.396648 13.720798 12.358056 13.311295 14.064897 14.124629 12.445013 12.539845 11.990244 13.295393 12.911167 12.817955  9.774491 10.287378 
dram[26]: 10.323829 11.950860 13.322222 13.543662 12.171285 12.919786 12.748663 13.281337 12.236181 11.946210 11.198177 13.058511 11.353468 11.849885  9.707496  9.908068 
dram[27]: 11.174393 12.408163 90.027725 13.760000 13.202186 12.749340 13.740634 13.622857 12.583980 12.947090 12.123457 12.472081 11.613273 11.416481 10.085227  9.884112 
dram[28]: 10.380091 10.171694 92.196007 10.423077 10.537530 10.852868 10.660049 10.594059  9.851352 10.378250 10.428235 10.883950  9.755889 10.399093  8.368512  8.856881 
dram[29]: 11.386517 12.282828 104.711609 13.355556 12.358056 12.919786 13.303621 14.208955 12.124688 12.443877 12.632391 12.931579 13.432361 11.714286 10.035985  9.779411 
dram[30]: 11.129670 12.069479 95.794495 13.936232 13.766382 13.385041 13.724138 14.017699 13.032085 12.828496 13.139037 13.000000 12.768262 11.643021 10.183044 10.017014 
dram[31]: 11.592677 12.129676 101.104691 14.224852 13.238357 13.311295 13.820290 14.227545 13.543176 13.048388 12.718347 12.346734 12.830808 11.659818  9.763401 10.146436 
average row locality = 3311427/209310 = 15.820683
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3712      3712      3672      3672      3712      3712      3656      3648      3712      3728      3760      3760      3800      3800      3776      3768 
dram[1]:      3704      3712      3672      3672      3712      3712      3648      3648      3728      3752      3776      3776      3812      3800      3776      3760 
dram[2]:      3696      3712      3672      3688      3712      3712      3648      3648      3744      3744      3752      3800      3800      3816      3760      3760 
dram[3]:      3696      3712      3656      3688      3712      3712      3648      3656      3752      3736      3752      3792      3792      3808      3760      3760 
dram[4]:      3696      3712      3656      3688      3712      3712      3632      3656      3768      3728      3744      3768      3784      3832      3776      3752 
dram[5]:      3696      3704      3664      3688      3712      3712      3632      3656      3768      3728      3744      3768      3792      3832      3776      3752 
dram[6]:      3696      3704      3664      3688      3712      3712      3640      3656      3760      3728      3744      3776      3800      3808      3776      3752 
dram[7]:      3696      3704      3660      3684      3712      3712      3636      3656      3768      3728      3744      3776      3800      3808      3776      3752 
dram[8]:      3696      3700      3660      3680      3712      3712      3632      3648      3764      3728      3748      3776      3792      3808      3768      3752 
dram[9]:      3696      3696      3656      3680      3712      3704      3632      3640      3752      3712      3752      3792      3784      3816      3768      3760 
dram[10]:      3696      3696      3656      3680      3712      3712      3632      3648      3736      3720      3768      3776      3800      3808      3776      3760 
dram[11]:      3696      3712      3656      3680      3712      3712      3640      3648      3744      3728      3760      3776      3792      3792      3776      3760 
dram[12]:      3696      3688      3672      3680      3712      3712      3632      3656      3744      3752      3760      3776      3816      3808      3768      3744 
dram[13]:      3700      3696      3680      3680      3712      3712      3632      3648      3744      3752      3760      3776      3816      3808      3768      3752 
dram[14]:      3704      3696      3684      3672      3712      3712      3640      3648      3744      3736      3760      3768      3808      3824      3768      3760 
dram[15]:      3704      3680      3680      3672      3712      3712      3648      3664      3744      3736      3760      3768      3808      3824      3768      3756 
dram[16]:      3704      3684      3680      3672      3712      3712      3632      3664      3744      3744      3752      3768      3792      3808      3768      3760 
dram[17]:      3712      3712      3680      3672      3712      3712      3640      3648      3752      3768      3760      3760      3776      3812      3768      3760 
dram[18]:      3712      3712      3680      3680      3712      3712      3648      3664      3752      3760      3768      3736      3824      3800      3760      3760 
dram[19]:      3712      3712      3688      3688      3712      3712      3648      3664      3744      3776      3768      3744      3824      3800      3760      3760 
dram[20]:      3712      3712      3684      3680      3712      3716      3656      3648      3712      3784      3752      3740      3816      3824      3760      3752 
dram[21]:      3712      3712      3680      3680      3712      3720      3656      3648      3720      3784      3744      3736      3816      3816      3760      3752 
dram[22]:      3712      3712      3680      3688      3712      3716      3648      3640      3720      3792      3748      3732      3816      3810      3764      3752 
dram[23]:      3712      3712      3680      3696      3712      3716      3648      3640      3716      3784      3752      3736      3816      3816      3768      3752 
dram[24]:      3712      3712      3680      3696      3712      3712      3648      3648      3732      3776      3768      3752      3824      3816      3768      3752 
dram[25]:      3712      3712      3672      3696      3712      3712      3648      3640      3740      3752      3768      3752      3816      3816      3768      3752 
dram[26]:      3712      3712      3672      3688      3712      3712      3648      3648      3744      3760      3768      3756      3808      3816      3768      3768 
dram[27]:      3712      3712      3672      3696      3712      3712      3648      3648      3744      3768      3762      3760      3816      3816      3768      3768 
dram[28]:      3712      3712      3672      3696      3712      3712      3656      3640      3728      3744      3776      3752      3800      3784      3776      3776 
dram[29]:      3712      3712      3672      3688      3712      3712      3656      3640      3736      3752      3760      3760      3784      3776      3776      3776 
dram[30]:      3712      3712      3672      3688      3712      3712      3656      3632      3748      3736      3760      3760      3800      3776      3760      3760 
dram[31]:      3712      3712      3672      3688      3712      3712      3648      3632      3736      3728      3768      3760      3808      3784      3760      3756 
total dram reads = 1908312
bank skew: 3832/3632 = 1.06
chip skew: 59714/59552 = 1.00
number of total write accesses:
dram[0]:      3632      4182      3536    116246      3520      3520      3520      3520      3536      3544      3608      3620      3776      3781      4065      4084 
dram[1]:      3632      4264      3536    117950      3520      3520      3520      3520      3544      3544      3608      3620      3795      3773      4069      4110 
dram[2]:      4347      4268      3536    115393      3520      3520      3520      3520      3544      3544      3608      3620      3782      3791      4085      4073 
dram[3]:      4279      4261      3536    120575      3520      3520      3520      3520      3544      3544      3608      3620      3774      3776      4091      4070 
dram[4]:      4261      4268      3536    118296      3520      3520      3520      3520      3544      3544      3608      3620      3786      3766      4132      4088 
dram[5]:      4285      4262      3536    121233      3520      3520      3520      3520      3544      3544      3608      3620      3792      3772      4073      4061 
dram[6]:      4236      4256      3536    118867      3520      3520      3520      3520      3544      3544      3608      3620      3784      3789      4063      4128 
dram[7]:      4249      4317      3536    123504      3520      3520      3520      3520      3544      3544      3608      3620      3777      3784      4041      4089 
dram[8]:      4263      4285      3536    121572      3520      3520      3520      3520      3544      3544      3608      3620      3770      3794      4093      4064 
dram[9]:      4286      4342      3536    122411      3520      3520      3520      3520      3544      3544      3608      3620      3770      3784      4092      4056 
dram[10]:      4266      3937      3536    118580      3520      3520      3520      3520      3544      3544      3608      3620      3801      3796      4091      4090 
dram[11]:      4260      3648      3536     15583      3520      3520      3520      3520      3544      3544      3608      3620      3767      3770      4046      4094 
dram[12]:      3328      2688      2576      2560      2560      2560      2560      2560      2584      2584      2624      2624      2742      2741      3146      3169 
dram[13]:      4220      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3777      3774      4059      4097 
dram[14]:      4254      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3793      3783      4075      4113 
dram[15]:      4311      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3779      3780      4103      4033 
dram[16]:      4279      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3782      3786      4099      4062 
dram[17]:      4276      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3793      3778      4054      4088 
dram[18]:      4206      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3791      3780      4098      4078 
dram[19]:      4250      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3774      3772      4082      4084 
dram[20]:      4221      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3774      3774      4080      4111 
dram[21]:      4228      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3762      3800      4096      4084 
dram[22]:      4239      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3777      3761      4134      4036 
dram[23]:      4203      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3796      3835      4079      4081 
dram[24]:      4221      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3785      3824      4030      4125 
dram[25]:      4192      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3799      3848      4077      4097 
dram[26]:      4220      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3765      3821      4092      4058 
dram[27]:      4186      3648    109187      3520      3520      3520      3520      3520      3544      3544      3605      3620      3763      3825      4135      4085 
dram[28]:      3312      2688    112232      2560      2560      2560      2560      2560      2584      2584      2624      2624      2758      2823      3139      3127 
dram[29]:      4211      3648    119220      3520      3520      3520      3520      3520      3544      3544      3620      3620      3791      3832      4085      4095 
dram[30]:      4139      3648    116153      3520      3520      3520      3520      3520      3544      3544      3620      3620      3786      3830      4071      4102 
dram[31]:      4215      3648    118996      3520      3520      3520      3520      3520      3544      3544      3620      3620      3778      3853      4062      4063 
total dram writes = 3712111
bank skew: 123504/2560 = 48.24
chip skew: 179693/43606 = 4.12
average mf latency per bank:
dram[0]:      11541      2161      2189      2928      2125      2299      2164      2332      2199      2283      2139      2304      2384      2433      2696      2942
dram[1]:      12963      2242      2352      2119      2301      2367      2301      2415      2355      2385      2316      2422      2517      2515      2819      2986
dram[2]:      18853      2223      2385      1853      2292      2364      2357      2424      2369      2376      2349      2422      2530      2526      2896      2966
dram[3]:      18785      2050      2237      2558      2156      2199      2232      2227      2245      2203      2185      2192      2362      2364      2788      2768
dram[4]:      15168      2210      2285      2697      2209      2368      2232      2374      2257      2347      2207      2329      2372      2530      2827      2938
dram[5]:      13436      2147      2319      2592      2262      2329      2275      2338      2281      2313      2222      2275      2424      2435      2821      2847
dram[6]:       9746      2068      2289      2420      2267      2288      2274      2288      2300      2259      2226      2239      2439      2392      2842      2789
dram[7]:       8495      2086      2234      1915      2193      2289      2214      2303      2240      2306      2186      2278      2395      2460      2727      2854
dram[8]:       8628      2092      2292      1695      2246      2285      2257      2296      2273      2283      2231      2268      2466      2477      2822      2830
dram[9]:       8307      2153      2338      1629      2266      2311      2298      2319      2265      2271      2218      2263      2469      2462      2883      2826
dram[10]:      10320      2242      2353      1544      2276      2281      2320      2327      2295      2264      2254      2257      2510      2411      2957      2867
dram[11]:       9923      2270      2253      2154      2165      2240      2208      2287      2215      2238      2176      2216      2422      2334      2793      2777
dram[12]:       8724      1731      1814      1739      1706      1686      1781      1759      1735      1693      1697      1680      1986      1847      2367      2407
dram[13]:       7581      2285      2363      2340      2244      2280      2314      2300      2275      2268      2234      2280      2484      2392      2818      2849
dram[14]:       6740      2166      2262      2194      2175      2169      2206      2183      2221      2182      2140      2186      2343      2320      2738      2727
dram[15]:       6142      2231      2169      2237      2116      2219      2144      2238      2143      2217      2063      2196      2264      2343      2622      2791
dram[16]:       2660      2200      2181      2216      2113      2187      2169      2203      2152      2189      2090      2186      2303      2322      2673      2741
dram[17]:       2107      2304      2326      2316      2261      2325      2312      2290      2285      2299      2267      2320      2452      2453      2793      2835
dram[18]:       2138      2319      2359      2310      2272      2339      2331      2285      2288      2344      2269      2331      2408      2447      2748      2864
dram[19]:       2050      2071      2276      2104      2196      2136      2298      2133      2238      2096      2227      2094      2394      2275      2759      2659
dram[20]:       2096      2220      2294      2232      2231      2224      2297      2232      2258      2230      2218      2211      2376      2408      2765      2749
dram[21]:       2063      2192      2285      2236      2242      2225      2303      2213      2255      2200      2231      2192      2392      2395      2805      2739
dram[22]:       2054      2129      2284      2158      2228      2187      2267      2191      2236      2172      2204      2160      2367      2359      2749      2667
dram[23]:       2074      2168      2265      2189      2210      2227      2253      2230      2217      2211      2167      2198      2350      2492      2772      2761
dram[24]:       2016      2243      2226      2239      2154      2262      2205      2263      2167      2250      2121      2239      2310      2537      2663      2791
dram[25]:       2141      2219      2352      2222      2251      2195      2303      2221      2231      2187      2201      2158      2373      2457      2876      2764
dram[26]:       2176      2213      2398      2239      2291      2219      2361      2231      2280      2170      2261      2162      2398      2443      2930      2713
dram[27]:       2125      2255      4086      2262      2278      2236      2351      2262      2283      2238      2236      2226      2394      2491      2917      2767
dram[28]:       1671      1775      4771      1832      1800      1751      1870      1793      1763      1755      1781      1678      1961      2091      2558      2430
dram[29]:       2185      2331      4141      2407      2339      2313      2383      2334      2290      2327      2336      2293      2518      2627      2921      2925
dram[30]:       2148      2268      3706      2283      2268      2182      2299      2229      2220      2224      2256      2189      2416      2512      2864      2794
dram[31]:       2098      2248      3242      2276      2249      2179      2273      2210      2189      2215      2221      2187      2381      2507      2842      2702
maximum mf latency per bank:
dram[0]:      20514     10444      8989     16566      9592     11349      9719     11283      9784     10304      9737     11184      8990     12642     10273     10853
dram[1]:      20505     10162     10031     16184     10144      9979     10123     10403     10090     10280      9817     10357     20625     10181     10353     10942
dram[2]:      22129     10006     10105     12691     10140     10044     10166     10171     10187     10096      9974     10218     20626     10226     10712     10020
dram[3]:      22122     10883     10004     17798     10148     13532     10163     13386     10146     12089     10128     10695      9459     14078     11296     12635
dram[4]:      22116     11547     10375     18290     11035     13749     10250     13735     10320     12342      8940     11471      9012     14718     11127     13285
dram[5]:      20182     10517     10984     16666     12031     10439     10324     11619     11024     11360     10588     10088      9986     12689     11821     11372
dram[6]:      20179      8240     10982     14000     10134      9976     10122     10139     10112     10017     11668      9197     10379     10091     10845      9447
dram[7]:      23015     10358      9356     13336      9377     12255      9493     11189      9433     11159     10314     10695      8815     13641      9064     11131
dram[8]:      22256     10131      9552     11785      9647     13270      9660     11950      9351     10859     10432     10583      9086     14479      9532     11137
dram[9]:      15087     11395      9465     13764      9889     13127      9838     12999      9591     10316     11022     12401      9446     13299      9462     13032
dram[10]:      14450     10693     10333     12576      9821     12021     10035     10931      9940      9577     11738     11036     10180     12074     12414     11953
dram[11]:      11146     10075      9645     10889      9603     11994      9852     10963      9735     11728     10025      9321      8564     11098      8765     10875
dram[12]:      11483      8597     19981      8702     11451      9632     12396     10084     10502     10980     10717     10100     11348      8671     11775      9923
dram[13]:      11483      8634     20006      8732      9730      9763     10758     10089      9958     10824      9910     10102      9507      8744     10213      8376
dram[14]:      11482     10063     10348     10175     10612      9595      9958     10593     11615     10905     10390     10574     10112     10386     11731      9699
dram[15]:       8184     10857      8798     10526      9978     10367      9989     10449     10007     11950      9639     10496      7961     12157      9499     10779
dram[16]:       8762     10488      8922      9829      9997      9826     10015     10356     10362     11493      9708     10352      9742     11312     11235     10238
dram[17]:       7848     10529     10036      9770     10145     11651     10183     10066     10090     10104      9806     10368      8258      9396     12464      9831
dram[18]:       8754     10340     10104      9939     10140     11766     11385     10170     10188     10096      9974     10356      8585      9900     11765      9960
dram[19]:      11951      8193     12796      9591     12454      9878     12160      9992     13314      9919     12412      9548     12884      9187     12010      9052
dram[20]:      10439     10680     10571     11563     10326     12085     10907     11406     10424     11475     10850     11134     10987     10647     10772     11238
dram[21]:      10576     11384     10431     12079     10276     12153     10897     12314     11010     11333     10674     11125     11143     11789     11115     11863
dram[22]:      10794      8780     10309      9688     11334      9981     10123     10144     10112     10017     10624      9673     10865     10940     10592      9191
dram[23]:      11282     10530     10511     10414     11862     11856     10904     11128     10648     11698     11315     10787     11363     11517     11173     11247
dram[24]:       8934     11072      9287     11724      9305     10911      9345     12085      9351     11559      8901     11981      8992     11884      9008     11278
dram[25]:      11458      9371     12076      9497     11206     10477     10613     10512     10826      9802     11328     10276     10818     11009     10848      9940
dram[26]:      13810      8533     14151      9135     14158      9627     12544      9926     12608      9636     13005      9509     12666      9468     12611      9458
dram[27]:       9603      9005     25943      9795     10299     10294     10011      9806     10410     10307     10527      9683      9432      9853     10199     10127
dram[28]:       9423      8155     26435      9439      9893      9315     10110      9786     10211     10017     12336     10481      9893      9427     21108     11106
dram[29]:       8591      8520     25937      9729     10007      9437     10143      9836     10141     10663     10449      9886      9447     11956     19610      9571
dram[30]:      10239      9880     22375     10180     10461     10356     10239      9641     10112     10456     10347     10368     11340     10044      9771     11011
dram[31]:       9237     12250     22084     12470     10210     12619     10317     11956     10181     13402     10134     12708     10146     12617      9621     13250
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=660174 n_act=6525 n_pre=6509 n_ref_event=0 n_req=126305 n_rd=59600 n_rd_L2_A=0 n_write=0 n_wr_bk=171690 bw_util=0.2573
n_activity=495632 dram_eff=0.4667
bk0: 3712a 855700i bk1: 3712a 855403i bk2: 3672a 857329i bk3: 3672a 684615i bk4: 3712a 854485i bk5: 3712a 855795i bk6: 3656a 859240i bk7: 3648a 853550i bk8: 3712a 851117i bk9: 3728a 849547i bk10: 3760a 851423i bk11: 3760a 853297i bk12: 3800a 855512i bk13: 3800a 854832i bk14: 3776a 841054i bk15: 3768a 845942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948339
Row_Buffer_Locality_read = 0.945117
Row_Buffer_Locality_write = 0.951218
Bank_Level_Parallism = 2.233922
Bank_Level_Parallism_Col = 2.090091
Bank_Level_Parallism_Ready = 1.170807
write_to_read_ratio_blp_rw_average = 0.603792
GrpLevelPara = 1.765049 

BW Util details:
bwutil = 0.257252 
total_CMD = 899081 
util_bw = 231290 
Wasted_Col = 213441 
Wasted_Row = 17577 
Idle = 436773 

BW Util Bottlenecks: 
RCDc_limit = 20914 
RCDWRc_limit = 18207 
WTRc_limit = 155888 
RTWc_limit = 52916 
CCDLc_limit = 202449 
rwq = 0 
CCDLc_limit_alone = 169997 
WTRc_limit_alone = 127566 
RTWc_limit_alone = 48786 

Commands details: 
total_CMD = 899081 
n_nop = 660174 
Read = 59600 
Write = 0 
L2_Alloc = 0 
L2_WB = 171690 
n_act = 6525 
n_pre = 6509 
n_ref = 0 
n_req = 126305 
total_req = 231290 

Dual Bus Interface Util: 
issued_total_row = 13034 
issued_total_col = 231290 
Row_Bus_Util =  0.014497 
CoL_Bus_Util = 0.257252 
Either_Row_CoL_Bus_Util = 0.265724 
Issued_on_Two_Bus_Simul_Util = 0.006025 
issued_two_Eff = 0.022674 
queue_avg = 7.469518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.46952
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=658267 n_act=6499 n_pre=6483 n_ref_event=0 n_req=129827 n_rd=59660 n_rd_L2_A=0 n_write=0 n_wr_bk=173525 bw_util=0.2594
n_activity=516127 dram_eff=0.4518
bk0: 3704a 857910i bk1: 3712a 857360i bk2: 3672a 858437i bk3: 3672a 682540i bk4: 3712a 858058i bk5: 3712a 859907i bk6: 3648a 860362i bk7: 3648a 861525i bk8: 3728a 858352i bk9: 3752a 857774i bk10: 3776a 859032i bk11: 3776a 858956i bk12: 3812a 858718i bk13: 3800a 862009i bk14: 3776a 850193i bk15: 3760a 848880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949941
Row_Buffer_Locality_read = 0.946011
Row_Buffer_Locality_write = 0.953283
Bank_Level_Parallism = 2.057589
Bank_Level_Parallism_Col = 1.909233
Bank_Level_Parallism_Ready = 1.156288
write_to_read_ratio_blp_rw_average = 0.641827
GrpLevelPara = 1.634138 

BW Util details:
bwutil = 0.259359 
total_CMD = 899081 
util_bw = 233185 
Wasted_Col = 218142 
Wasted_Row = 17722 
Idle = 430032 

BW Util Bottlenecks: 
RCDc_limit = 20878 
RCDWRc_limit = 18281 
WTRc_limit = 119059 
RTWc_limit = 58204 
CCDLc_limit = 195082 
rwq = 0 
CCDLc_limit_alone = 169759 
WTRc_limit_alone = 98695 
RTWc_limit_alone = 53245 

Commands details: 
total_CMD = 899081 
n_nop = 658267 
Read = 59660 
Write = 0 
L2_Alloc = 0 
L2_WB = 173525 
n_act = 6499 
n_pre = 6483 
n_ref = 0 
n_req = 129827 
total_req = 233185 

Dual Bus Interface Util: 
issued_total_row = 12982 
issued_total_col = 233185 
Row_Bus_Util =  0.014439 
CoL_Bus_Util = 0.259359 
Either_Row_CoL_Bus_Util = 0.267845 
Issued_on_Two_Bus_Simul_Util = 0.005954 
issued_two_Eff = 0.022229 
queue_avg = 6.318235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.31823
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=660303 n_act=6553 n_pre=6537 n_ref_event=0 n_req=126367 n_rd=59664 n_rd_L2_A=0 n_write=0 n_wr_bk=171671 bw_util=0.2573
n_activity=492326 dram_eff=0.4699
bk0: 3696a 852753i bk1: 3712a 855555i bk2: 3672a 854674i bk3: 3688a 687462i bk4: 3712a 853722i bk5: 3712a 855542i bk6: 3648a 857246i bk7: 3648a 855413i bk8: 3744a 857895i bk9: 3744a 855542i bk10: 3752a 856718i bk11: 3800a 857100i bk12: 3800a 856929i bk13: 3816a 857164i bk14: 3760a 846840i bk15: 3760a 849341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948143
Row_Buffer_Locality_read = 0.945210
Row_Buffer_Locality_write = 0.950767
Bank_Level_Parallism = 2.182385
Bank_Level_Parallism_Col = 2.027898
Bank_Level_Parallism_Ready = 1.173402
write_to_read_ratio_blp_rw_average = 0.620858
GrpLevelPara = 1.717596 

BW Util details:
bwutil = 0.257302 
total_CMD = 899081 
util_bw = 231335 
Wasted_Col = 211311 
Wasted_Row = 16378 
Idle = 440057 

BW Util Bottlenecks: 
RCDc_limit = 20480 
RCDWRc_limit = 17869 
WTRc_limit = 138024 
RTWc_limit = 54405 
CCDLc_limit = 198153 
rwq = 0 
CCDLc_limit_alone = 168479 
WTRc_limit_alone = 112589 
RTWc_limit_alone = 50166 

Commands details: 
total_CMD = 899081 
n_nop = 660303 
Read = 59664 
Write = 0 
L2_Alloc = 0 
L2_WB = 171671 
n_act = 6553 
n_pre = 6537 
n_ref = 0 
n_req = 126367 
total_req = 231335 

Dual Bus Interface Util: 
issued_total_row = 13090 
issued_total_col = 231335 
Row_Bus_Util =  0.014559 
CoL_Bus_Util = 0.257302 
Either_Row_CoL_Bus_Util = 0.265580 
Issued_on_Two_Bus_Simul_Util = 0.006281 
issued_two_Eff = 0.023650 
queue_avg = 7.498071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.49807
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=654829 n_act=6739 n_pre=6723 n_ref_event=0 n_req=131491 n_rd=59632 n_rd_L2_A=0 n_write=0 n_wr_bk=176758 bw_util=0.2629
n_activity=521430 dram_eff=0.4533
bk0: 3696a 854380i bk1: 3712a 849357i bk2: 3656a 858107i bk3: 3688a 677568i bk4: 3712a 857262i bk5: 3712a 854868i bk6: 3648a 857835i bk7: 3656a 859697i bk8: 3752a 856913i bk9: 3736a 858415i bk10: 3752a 859346i bk11: 3792a 858577i bk12: 3792a 856104i bk13: 3808a 855001i bk14: 3760a 843210i bk15: 3760a 846140i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948749
Row_Buffer_Locality_read = 0.942984
Row_Buffer_Locality_write = 0.953534
Bank_Level_Parallism = 2.130141
Bank_Level_Parallism_Col = 1.977855
Bank_Level_Parallism_Ready = 1.157456
write_to_read_ratio_blp_rw_average = 0.633588
GrpLevelPara = 1.702709 

BW Util details:
bwutil = 0.262924 
total_CMD = 899081 
util_bw = 236390 
Wasted_Col = 221700 
Wasted_Row = 17938 
Idle = 423053 

BW Util Bottlenecks: 
RCDc_limit = 22029 
RCDWRc_limit = 18630 
WTRc_limit = 134046 
RTWc_limit = 61518 
CCDLc_limit = 198774 
rwq = 0 
CCDLc_limit_alone = 171707 
WTRc_limit_alone = 112026 
RTWc_limit_alone = 56471 

Commands details: 
total_CMD = 899081 
n_nop = 654829 
Read = 59632 
Write = 0 
L2_Alloc = 0 
L2_WB = 176758 
n_act = 6739 
n_pre = 6723 
n_ref = 0 
n_req = 131491 
total_req = 236390 

Dual Bus Interface Util: 
issued_total_row = 13462 
issued_total_col = 236390 
Row_Bus_Util =  0.014973 
CoL_Bus_Util = 0.262924 
Either_Row_CoL_Bus_Util = 0.271669 
Issued_on_Two_Bus_Simul_Util = 0.006229 
issued_two_Eff = 0.022927 
queue_avg = 7.091746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.09175
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=657231 n_act=6720 n_pre=6704 n_ref_event=0 n_req=127964 n_rd=59616 n_rd_L2_A=0 n_write=0 n_wr_bk=174529 bw_util=0.2604
n_activity=497689 dram_eff=0.4705
bk0: 3696a 850211i bk1: 3712a 845655i bk2: 3656a 851772i bk3: 3688a 681306i bk4: 3712a 852716i bk5: 3712a 849961i bk6: 3632a 856980i bk7: 3656a 858470i bk8: 3768a 854294i bk9: 3728a 854525i bk10: 3744a 853169i bk11: 3768a 854399i bk12: 3784a 857317i bk13: 3832a 853560i bk14: 3776a 837401i bk15: 3752a 842478i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947485
Row_Buffer_Locality_read = 0.941744
Row_Buffer_Locality_write = 0.952493
Bank_Level_Parallism = 2.273543
Bank_Level_Parallism_Col = 2.123600
Bank_Level_Parallism_Ready = 1.165120
write_to_read_ratio_blp_rw_average = 0.612333
GrpLevelPara = 1.802019 

BW Util details:
bwutil = 0.260427 
total_CMD = 899081 
util_bw = 234145 
Wasted_Col = 214295 
Wasted_Row = 17373 
Idle = 433268 

BW Util Bottlenecks: 
RCDc_limit = 21747 
RCDWRc_limit = 18037 
WTRc_limit = 163891 
RTWc_limit = 52120 
CCDLc_limit = 201639 
rwq = 0 
CCDLc_limit_alone = 170758 
WTRc_limit_alone = 136981 
RTWc_limit_alone = 48149 

Commands details: 
total_CMD = 899081 
n_nop = 657231 
Read = 59616 
Write = 0 
L2_Alloc = 0 
L2_WB = 174529 
n_act = 6720 
n_pre = 6704 
n_ref = 0 
n_req = 127964 
total_req = 234145 

Dual Bus Interface Util: 
issued_total_row = 13424 
issued_total_col = 234145 
Row_Bus_Util =  0.014931 
CoL_Bus_Util = 0.260427 
Either_Row_CoL_Bus_Util = 0.268997 
Issued_on_Two_Bus_Simul_Util = 0.006361 
issued_two_Eff = 0.023647 
queue_avg = 8.598262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.59826
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=654502 n_act=6557 n_pre=6541 n_ref_event=0 n_req=131612 n_rd=59624 n_rd_L2_A=0 n_write=0 n_wr_bk=177410 bw_util=0.2636
n_activity=517640 dram_eff=0.4579
bk0: 3696a 851576i bk1: 3704a 855561i bk2: 3664a 854571i bk3: 3688a 676092i bk4: 3712a 854073i bk5: 3712a 851650i bk6: 3632a 855768i bk7: 3656a 859771i bk8: 3768a 854004i bk9: 3728a 857716i bk10: 3744a 854839i bk11: 3768a 854764i bk12: 3792a 856266i bk13: 3832a 859378i bk14: 3776a 845057i bk15: 3752a 847191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950179
Row_Buffer_Locality_read = 0.944553
Row_Buffer_Locality_write = 0.954840
Bank_Level_Parallism = 2.167926
Bank_Level_Parallism_Col = 2.023760
Bank_Level_Parallism_Ready = 1.153029
write_to_read_ratio_blp_rw_average = 0.622643
GrpLevelPara = 1.729130 

BW Util details:
bwutil = 0.263640 
total_CMD = 899081 
util_bw = 237034 
Wasted_Col = 219786 
Wasted_Row = 17657 
Idle = 424604 

BW Util Bottlenecks: 
RCDc_limit = 21103 
RCDWRc_limit = 17891 
WTRc_limit = 147634 
RTWc_limit = 56600 
CCDLc_limit = 200409 
rwq = 0 
CCDLc_limit_alone = 171333 
WTRc_limit_alone = 122833 
RTWc_limit_alone = 52325 

Commands details: 
total_CMD = 899081 
n_nop = 654502 
Read = 59624 
Write = 0 
L2_Alloc = 0 
L2_WB = 177410 
n_act = 6557 
n_pre = 6541 
n_ref = 0 
n_req = 131612 
total_req = 237034 

Dual Bus Interface Util: 
issued_total_row = 13098 
issued_total_col = 237034 
Row_Bus_Util =  0.014568 
CoL_Bus_Util = 0.263640 
Either_Row_CoL_Bus_Util = 0.272032 
Issued_on_Two_Bus_Simul_Util = 0.006176 
issued_two_Eff = 0.022704 
queue_avg = 7.270664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.27066
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=656716 n_act=6548 n_pre=6532 n_ref_event=0 n_req=127730 n_rd=59616 n_rd_L2_A=0 n_write=0 n_wr_bk=175055 bw_util=0.261
n_activity=497834 dram_eff=0.4714
bk0: 3696a 849354i bk1: 3704a 853444i bk2: 3664a 851626i bk3: 3688a 679469i bk4: 3712a 846392i bk5: 3712a 845498i bk6: 3640a 851286i bk7: 3656a 854360i bk8: 3760a 848247i bk9: 3728a 852969i bk10: 3744a 853131i bk11: 3776a 852872i bk12: 3800a 857801i bk13: 3808a 855994i bk14: 3776a 843885i bk15: 3752a 844001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948736
Row_Buffer_Locality_read = 0.945333
Row_Buffer_Locality_write = 0.951713
Bank_Level_Parallism = 2.294358
Bank_Level_Parallism_Col = 2.151082
Bank_Level_Parallism_Ready = 1.170136
write_to_read_ratio_blp_rw_average = 0.607969
GrpLevelPara = 1.825189 

BW Util details:
bwutil = 0.261012 
total_CMD = 899081 
util_bw = 234671 
Wasted_Col = 216143 
Wasted_Row = 16723 
Idle = 431544 

BW Util Bottlenecks: 
RCDc_limit = 21238 
RCDWRc_limit = 18475 
WTRc_limit = 171332 
RTWc_limit = 54885 
CCDLc_limit = 205838 
rwq = 0 
CCDLc_limit_alone = 172057 
WTRc_limit_alone = 141954 
RTWc_limit_alone = 50482 

Commands details: 
total_CMD = 899081 
n_nop = 656716 
Read = 59616 
Write = 0 
L2_Alloc = 0 
L2_WB = 175055 
n_act = 6548 
n_pre = 6532 
n_ref = 0 
n_req = 127730 
total_req = 234671 

Dual Bus Interface Util: 
issued_total_row = 13080 
issued_total_col = 234671 
Row_Bus_Util =  0.014548 
CoL_Bus_Util = 0.261012 
Either_Row_CoL_Bus_Util = 0.269570 
Issued_on_Two_Bus_Simul_Util = 0.005991 
issued_two_Eff = 0.022223 
queue_avg = 8.748397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.7484
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=652142 n_act=6586 n_pre=6570 n_ref_event=0 n_req=132116 n_rd=59612 n_rd_L2_A=0 n_write=0 n_wr_bk=179693 bw_util=0.2662
n_activity=523786 dram_eff=0.4569
bk0: 3696a 853609i bk1: 3704a 852710i bk2: 3660a 854723i bk3: 3684a 671038i bk4: 3712a 854587i bk5: 3712a 859043i bk6: 3636a 857298i bk7: 3656a 857025i bk8: 3768a 849221i bk9: 3728a 850906i bk10: 3744a 851385i bk11: 3776a 852301i bk12: 3800a 853563i bk13: 3808a 854592i bk14: 3776a 844686i bk15: 3752a 845187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950150
Row_Buffer_Locality_read = 0.945179
Row_Buffer_Locality_write = 0.954237
Bank_Level_Parallism = 2.193339
Bank_Level_Parallism_Col = 2.052014
Bank_Level_Parallism_Ready = 1.152968
write_to_read_ratio_blp_rw_average = 0.613699
GrpLevelPara = 1.745467 

BW Util details:
bwutil = 0.266166 
total_CMD = 899081 
util_bw = 239305 
Wasted_Col = 224328 
Wasted_Row = 17614 
Idle = 417834 

BW Util Bottlenecks: 
RCDc_limit = 21533 
RCDWRc_limit = 18288 
WTRc_limit = 156784 
RTWc_limit = 59150 
CCDLc_limit = 208019 
rwq = 0 
CCDLc_limit_alone = 175736 
WTRc_limit_alone = 129166 
RTWc_limit_alone = 54485 

Commands details: 
total_CMD = 899081 
n_nop = 652142 
Read = 59612 
Write = 0 
L2_Alloc = 0 
L2_WB = 179693 
n_act = 6586 
n_pre = 6570 
n_ref = 0 
n_req = 132116 
total_req = 239305 

Dual Bus Interface Util: 
issued_total_row = 13156 
issued_total_col = 239305 
Row_Bus_Util =  0.014633 
CoL_Bus_Util = 0.266166 
Either_Row_CoL_Bus_Util = 0.274657 
Issued_on_Two_Bus_Simul_Util = 0.006142 
issued_two_Eff = 0.022362 
queue_avg = 7.360965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.36097
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=654087 n_act=6570 n_pre=6554 n_ref_event=0 n_req=128727 n_rd=59576 n_rd_L2_A=0 n_write=0 n_wr_bk=177773 bw_util=0.264
n_activity=504352 dram_eff=0.4706
bk0: 3696a 847762i bk1: 3700a 850777i bk2: 3660a 851358i bk3: 3680a 673478i bk4: 3712a 850551i bk5: 3712a 854940i bk6: 3632a 856610i bk7: 3648a 852124i bk8: 3764a 847970i bk9: 3728a 848140i bk10: 3748a 848938i bk11: 3776a 849456i bk12: 3792a 852305i bk13: 3808a 850472i bk14: 3768a 841467i bk15: 3752a 841231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948962
Row_Buffer_Locality_read = 0.944407
Row_Buffer_Locality_write = 0.952886
Bank_Level_Parallism = 2.312968
Bank_Level_Parallism_Col = 2.171970
Bank_Level_Parallism_Ready = 1.159407
write_to_read_ratio_blp_rw_average = 0.592196
GrpLevelPara = 1.836514 

BW Util details:
bwutil = 0.263991 
total_CMD = 899081 
util_bw = 237349 
Wasted_Col = 219530 
Wasted_Row = 17163 
Idle = 425039 

BW Util Bottlenecks: 
RCDc_limit = 21477 
RCDWRc_limit = 18394 
WTRc_limit = 180045 
RTWc_limit = 54746 
CCDLc_limit = 212982 
rwq = 0 
CCDLc_limit_alone = 175073 
WTRc_limit_alone = 146521 
RTWc_limit_alone = 50361 

Commands details: 
total_CMD = 899081 
n_nop = 654087 
Read = 59576 
Write = 0 
L2_Alloc = 0 
L2_WB = 177773 
n_act = 6570 
n_pre = 6554 
n_ref = 0 
n_req = 128727 
total_req = 237349 

Dual Bus Interface Util: 
issued_total_row = 13124 
issued_total_col = 237349 
Row_Bus_Util =  0.014597 
CoL_Bus_Util = 0.263991 
Either_Row_CoL_Bus_Util = 0.272494 
Issued_on_Two_Bus_Simul_Util = 0.006094 
issued_two_Eff = 0.022364 
queue_avg = 8.818992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.81899
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 14): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=653151 n_act=6587 n_pre=6571 n_ref_event=0 n_req=131467 n_rd=59552 n_rd_L2_A=0 n_write=0 n_wr_bk=178673 bw_util=0.265
n_activity=521664 dram_eff=0.4567
bk0: 3696a 854267i bk1: 3696a 857854i bk2: 3656a 856194i bk3: 3680a 673855i bk4: 3712a 853471i bk5: 3704a 854472i bk6: 3632a 854689i bk7: 3640a 857264i bk8: 3752a 855252i bk9: 3712a 856973i bk10: 3752a 855666i bk11: 3792a 857432i bk12: 3784a 855509i bk13: 3816a 852729i bk14: 3768a 841875i bk15: 3760a 843066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949896
Row_Buffer_Locality_read = 0.944888
Row_Buffer_Locality_write = 0.954043
Bank_Level_Parallism = 2.162280
Bank_Level_Parallism_Col = 2.013876
Bank_Level_Parallism_Ready = 1.151071
write_to_read_ratio_blp_rw_average = 0.621762
GrpLevelPara = 1.718489 

BW Util details:
bwutil = 0.264965 
total_CMD = 899081 
util_bw = 238225 
Wasted_Col = 223563 
Wasted_Row = 17426 
Idle = 419867 

BW Util Bottlenecks: 
RCDc_limit = 21170 
RCDWRc_limit = 18329 
WTRc_limit = 149084 
RTWc_limit = 58251 
CCDLc_limit = 207409 
rwq = 0 
CCDLc_limit_alone = 175268 
WTRc_limit_alone = 121756 
RTWc_limit_alone = 53438 

Commands details: 
total_CMD = 899081 
n_nop = 653151 
Read = 59552 
Write = 0 
L2_Alloc = 0 
L2_WB = 178673 
n_act = 6587 
n_pre = 6571 
n_ref = 0 
n_req = 131467 
total_req = 238225 

Dual Bus Interface Util: 
issued_total_row = 13158 
issued_total_col = 238225 
Row_Bus_Util =  0.014635 
CoL_Bus_Util = 0.264965 
Either_Row_CoL_Bus_Util = 0.273535 
Issued_on_Two_Bus_Simul_Util = 0.006065 
issued_two_Eff = 0.022173 
queue_avg = 7.157521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.15752
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 17): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=657351 n_act=6651 n_pre=6635 n_ref_event=0 n_req=127427 n_rd=59576 n_rd_L2_A=0 n_write=0 n_wr_bk=174493 bw_util=0.2603
n_activity=500607 dram_eff=0.4676
bk0: 3696a 853081i bk1: 3696a 858829i bk2: 3656a 856889i bk3: 3680a 681275i bk4: 3712a 850932i bk5: 3712a 853246i bk6: 3632a 854393i bk7: 3648a 854966i bk8: 3736a 856037i bk9: 3720a 856624i bk10: 3768a 853576i bk11: 3776a 857049i bk12: 3800a 850912i bk13: 3808a 849350i bk14: 3776a 843288i bk15: 3760a 841135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947805
Row_Buffer_Locality_read = 0.943400
Row_Buffer_Locality_write = 0.951674
Bank_Level_Parallism = 2.225478
Bank_Level_Parallism_Col = 2.076152
Bank_Level_Parallism_Ready = 1.159782
write_to_read_ratio_blp_rw_average = 0.603289
GrpLevelPara = 1.774324 

BW Util details:
bwutil = 0.260343 
total_CMD = 899081 
util_bw = 234069 
Wasted_Col = 216814 
Wasted_Row = 16945 
Idle = 431253 

BW Util Bottlenecks: 
RCDc_limit = 21608 
RCDWRc_limit = 18474 
WTRc_limit = 156243 
RTWc_limit = 53456 
CCDLc_limit = 205728 
rwq = 0 
CCDLc_limit_alone = 172376 
WTRc_limit_alone = 127090 
RTWc_limit_alone = 49257 

Commands details: 
total_CMD = 899081 
n_nop = 657351 
Read = 59576 
Write = 0 
L2_Alloc = 0 
L2_WB = 174493 
n_act = 6651 
n_pre = 6635 
n_ref = 0 
n_req = 127427 
total_req = 234069 

Dual Bus Interface Util: 
issued_total_row = 13286 
issued_total_col = 234069 
Row_Bus_Util =  0.014777 
CoL_Bus_Util = 0.260343 
Either_Row_CoL_Bus_Util = 0.268863 
Issued_on_Two_Bus_Simul_Util = 0.006256 
issued_two_Eff = 0.023270 
queue_avg = 8.132507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=8.13251
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 4): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=760512 n_act=6658 n_pre=6642 n_ref_event=0 n_req=87935 n_rd=59584 n_rd_L2_A=0 n_write=0 n_wr_bk=71100 bw_util=0.1454
n_activity=327486 dram_eff=0.3991
bk0: 3696a 865345i bk1: 3712a 867240i bk2: 3656a 868610i bk3: 3680a 849341i bk4: 3712a 870200i bk5: 3712a 869072i bk6: 3640a 870364i bk7: 3648a 870193i bk8: 3744a 868434i bk9: 3728a 869570i bk10: 3760a 870515i bk11: 3776a 867329i bk12: 3792a 866589i bk13: 3792a 868053i bk14: 3776a 860855i bk15: 3760a 861029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924285
Row_Buffer_Locality_read = 0.943290
Row_Buffer_Locality_write = 0.884343
Bank_Level_Parallism = 2.261676
Bank_Level_Parallism_Col = 2.023252
Bank_Level_Parallism_Ready = 1.252686
write_to_read_ratio_blp_rw_average = 0.528040
GrpLevelPara = 1.684720 

BW Util details:
bwutil = 0.145353 
total_CMD = 899081 
util_bw = 130684 
Wasted_Col = 118896 
Wasted_Row = 20349 
Idle = 629152 

BW Util Bottlenecks: 
RCDc_limit = 22834 
RCDWRc_limit = 18459 
WTRc_limit = 43768 
RTWc_limit = 57649 
CCDLc_limit = 80391 
rwq = 0 
CCDLc_limit_alone = 69782 
WTRc_limit_alone = 37973 
RTWc_limit_alone = 52835 

Commands details: 
total_CMD = 899081 
n_nop = 760512 
Read = 59584 
Write = 0 
L2_Alloc = 0 
L2_WB = 71100 
n_act = 6658 
n_pre = 6642 
n_ref = 0 
n_req = 87935 
total_req = 130684 

Dual Bus Interface Util: 
issued_total_row = 13300 
issued_total_col = 130684 
Row_Bus_Util =  0.014793 
CoL_Bus_Util = 0.145353 
Either_Row_CoL_Bus_Util = 0.154123 
Issued_on_Two_Bus_Simul_Util = 0.006023 
issued_two_Eff = 0.039078 
queue_avg = 2.659528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65953
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=787182 n_act=6890 n_pre=6874 n_ref_event=0 n_req=71236 n_rd=59616 n_rd_L2_A=0 n_write=0 n_wr_bk=43606 bw_util=0.1148
n_activity=268682 dram_eff=0.3842
bk0: 3696a 866721i bk1: 3688a 870178i bk2: 3672a 870012i bk3: 3680a 871121i bk4: 3712a 871427i bk5: 3712a 872543i bk6: 3632a 871496i bk7: 3656a 871035i bk8: 3744a 870745i bk9: 3752a 871375i bk10: 3760a 870636i bk11: 3776a 870272i bk12: 3816a 869083i bk13: 3808a 869291i bk14: 3768a 863737i bk15: 3744a 861642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903279
Row_Buffer_Locality_read = 0.941626
Row_Buffer_Locality_write = 0.706540
Bank_Level_Parallism = 2.413943
Bank_Level_Parallism_Col = 2.134673
Bank_Level_Parallism_Ready = 1.316289
write_to_read_ratio_blp_rw_average = 0.437740
GrpLevelPara = 1.715590 

BW Util details:
bwutil = 0.114808 
total_CMD = 899081 
util_bw = 103222 
Wasted_Col = 101389 
Wasted_Row = 21251 
Idle = 673219 

BW Util Bottlenecks: 
RCDc_limit = 25234 
RCDWRc_limit = 18720 
WTRc_limit = 32332 
RTWc_limit = 56971 
CCDLc_limit = 65092 
rwq = 0 
CCDLc_limit_alone = 55482 
WTRc_limit_alone = 27520 
RTWc_limit_alone = 52173 

Commands details: 
total_CMD = 899081 
n_nop = 787182 
Read = 59616 
Write = 0 
L2_Alloc = 0 
L2_WB = 43606 
n_act = 6890 
n_pre = 6874 
n_ref = 0 
n_req = 71236 
total_req = 103222 

Dual Bus Interface Util: 
issued_total_row = 13764 
issued_total_col = 103222 
Row_Bus_Util =  0.015309 
CoL_Bus_Util = 0.114808 
Either_Row_CoL_Bus_Util = 0.124459 
Issued_on_Two_Bus_Simul_Util = 0.005658 
issued_two_Eff = 0.045461 
queue_avg = 2.077692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07769
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=772926 n_act=6394 n_pre=6378 n_ref_event=0 n_req=79006 n_rd=59636 n_rd_L2_A=0 n_write=0 n_wr_bk=59027 bw_util=0.132
n_activity=278045 dram_eff=0.4268
bk0: 3700a 864820i bk1: 3696a 868566i bk2: 3680a 868205i bk3: 3680a 868506i bk4: 3712a 869341i bk5: 3712a 870120i bk6: 3632a 870985i bk7: 3648a 869946i bk8: 3744a 867370i bk9: 3752a 867997i bk10: 3760a 868799i bk11: 3776a 868191i bk12: 3816a 866930i bk13: 3808a 866907i bk14: 3768a 861346i bk15: 3752a 859673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919069
Row_Buffer_Locality_read = 0.945922
Row_Buffer_Locality_write = 0.836397
Bank_Level_Parallism = 2.447185
Bank_Level_Parallism_Col = 2.199366
Bank_Level_Parallism_Ready = 1.293065
write_to_read_ratio_blp_rw_average = 0.470225
GrpLevelPara = 1.790794 

BW Util details:
bwutil = 0.131983 
total_CMD = 899081 
util_bw = 118663 
Wasted_Col = 102854 
Wasted_Row = 18187 
Idle = 659377 

BW Util Bottlenecks: 
RCDc_limit = 21629 
RCDWRc_limit = 16903 
WTRc_limit = 42071 
RTWc_limit = 52604 
CCDLc_limit = 74086 
rwq = 0 
CCDLc_limit_alone = 63125 
WTRc_limit_alone = 35427 
RTWc_limit_alone = 48287 

Commands details: 
total_CMD = 899081 
n_nop = 772926 
Read = 59636 
Write = 0 
L2_Alloc = 0 
L2_WB = 59027 
n_act = 6394 
n_pre = 6378 
n_ref = 0 
n_req = 79006 
total_req = 118663 

Dual Bus Interface Util: 
issued_total_row = 12772 
issued_total_col = 118663 
Row_Bus_Util =  0.014206 
CoL_Bus_Util = 0.131983 
Either_Row_CoL_Bus_Util = 0.140316 
Issued_on_Two_Bus_Simul_Util = 0.005873 
issued_two_Eff = 0.041853 
queue_avg = 2.686275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.68628
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=772810 n_act=6307 n_pre=6291 n_ref_event=0 n_req=79034 n_rd=59636 n_rd_L2_A=0 n_write=0 n_wr_bk=59118 bw_util=0.1321
n_activity=284121 dram_eff=0.418
bk0: 3704a 866252i bk1: 3696a 869910i bk2: 3684a 870574i bk3: 3672a 870112i bk4: 3712a 870328i bk5: 3712a 871253i bk6: 3640a 871012i bk7: 3648a 870381i bk8: 3744a 870165i bk9: 3736a 871064i bk10: 3760a 870465i bk11: 3768a 868661i bk12: 3808a 868449i bk13: 3824a 869233i bk14: 3768a 862352i bk15: 3760a 862483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920199
Row_Buffer_Locality_read = 0.946643
Row_Buffer_Locality_write = 0.838901
Bank_Level_Parallism = 2.308628
Bank_Level_Parallism_Col = 2.057342
Bank_Level_Parallism_Ready = 1.249625
write_to_read_ratio_blp_rw_average = 0.475739
GrpLevelPara = 1.715630 

BW Util details:
bwutil = 0.132084 
total_CMD = 899081 
util_bw = 118754 
Wasted_Col = 106051 
Wasted_Row = 18472 
Idle = 655804 

BW Util Bottlenecks: 
RCDc_limit = 21533 
RCDWRc_limit = 17200 
WTRc_limit = 38883 
RTWc_limit = 49404 
CCDLc_limit = 74940 
rwq = 0 
CCDLc_limit_alone = 65449 
WTRc_limit_alone = 33346 
RTWc_limit_alone = 45450 

Commands details: 
total_CMD = 899081 
n_nop = 772810 
Read = 59636 
Write = 0 
L2_Alloc = 0 
L2_WB = 59118 
n_act = 6307 
n_pre = 6291 
n_ref = 0 
n_req = 79034 
total_req = 118754 

Dual Bus Interface Util: 
issued_total_row = 12598 
issued_total_col = 118754 
Row_Bus_Util =  0.014012 
CoL_Bus_Util = 0.132084 
Either_Row_CoL_Bus_Util = 0.140445 
Issued_on_Two_Bus_Simul_Util = 0.005651 
issued_two_Eff = 0.040239 
queue_avg = 2.480263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48026
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=772707 n_act=6318 n_pre=6302 n_ref_event=0 n_req=79010 n_rd=59636 n_rd_L2_A=0 n_write=0 n_wr_bk=59106 bw_util=0.1321
n_activity=284847 dram_eff=0.4169
bk0: 3704a 866603i bk1: 3680a 869307i bk2: 3680a 870511i bk3: 3672a 870182i bk4: 3712a 869542i bk5: 3712a 870271i bk6: 3648a 870842i bk7: 3664a 871022i bk8: 3744a 869632i bk9: 3736a 869483i bk10: 3760a 870943i bk11: 3768a 868684i bk12: 3808a 868847i bk13: 3824a 869389i bk14: 3768a 861112i bk15: 3756a 862689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920035
Row_Buffer_Locality_read = 0.947045
Row_Buffer_Locality_write = 0.836895
Bank_Level_Parallism = 2.318068
Bank_Level_Parallism_Col = 2.077097
Bank_Level_Parallism_Ready = 1.264734
write_to_read_ratio_blp_rw_average = 0.479310
GrpLevelPara = 1.718827 

BW Util details:
bwutil = 0.132070 
total_CMD = 899081 
util_bw = 118742 
Wasted_Col = 105570 
Wasted_Row = 19532 
Idle = 655237 

BW Util Bottlenecks: 
RCDc_limit = 21488 
RCDWRc_limit = 17261 
WTRc_limit = 38935 
RTWc_limit = 49863 
CCDLc_limit = 74904 
rwq = 0 
CCDLc_limit_alone = 65550 
WTRc_limit_alone = 33402 
RTWc_limit_alone = 46042 

Commands details: 
total_CMD = 899081 
n_nop = 772707 
Read = 59636 
Write = 0 
L2_Alloc = 0 
L2_WB = 59106 
n_act = 6318 
n_pre = 6302 
n_ref = 0 
n_req = 79010 
total_req = 118742 

Dual Bus Interface Util: 
issued_total_row = 12620 
issued_total_col = 118742 
Row_Bus_Util =  0.014037 
CoL_Bus_Util = 0.132070 
Either_Row_CoL_Bus_Util = 0.140559 
Issued_on_Two_Bus_Simul_Util = 0.005548 
issued_two_Eff = 0.039470 
queue_avg = 2.415004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.415
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=772947 n_act=6285 n_pre=6269 n_ref_event=0 n_req=78991 n_rd=59596 n_rd_L2_A=0 n_write=0 n_wr_bk=59108 bw_util=0.132
n_activity=282984 dram_eff=0.4195
bk0: 3704a 866010i bk1: 3684a 869515i bk2: 3680a 869410i bk3: 3672a 869608i bk4: 3712a 870904i bk5: 3712a 871350i bk6: 3632a 871204i bk7: 3664a 870153i bk8: 3744a 870153i bk9: 3744a 869957i bk10: 3752a 871183i bk11: 3768a 867961i bk12: 3792a 869756i bk13: 3808a 867673i bk14: 3768a 861436i bk15: 3760a 861532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920434
Row_Buffer_Locality_read = 0.946993
Row_Buffer_Locality_write = 0.838824
Bank_Level_Parallism = 2.334324
Bank_Level_Parallism_Col = 2.085950
Bank_Level_Parallism_Ready = 1.272653
write_to_read_ratio_blp_rw_average = 0.483729
GrpLevelPara = 1.726505 

BW Util details:
bwutil = 0.132028 
total_CMD = 899081 
util_bw = 118704 
Wasted_Col = 105844 
Wasted_Row = 18127 
Idle = 656406 

BW Util Bottlenecks: 
RCDc_limit = 21131 
RCDWRc_limit = 16968 
WTRc_limit = 38292 
RTWc_limit = 51574 
CCDLc_limit = 74808 
rwq = 0 
CCDLc_limit_alone = 65275 
WTRc_limit_alone = 33097 
RTWc_limit_alone = 47236 

Commands details: 
total_CMD = 899081 
n_nop = 772947 
Read = 59596 
Write = 0 
L2_Alloc = 0 
L2_WB = 59108 
n_act = 6285 
n_pre = 6269 
n_ref = 0 
n_req = 78991 
total_req = 118704 

Dual Bus Interface Util: 
issued_total_row = 12554 
issued_total_col = 118704 
Row_Bus_Util =  0.013963 
CoL_Bus_Util = 0.132028 
Either_Row_CoL_Bus_Util = 0.140292 
Issued_on_Two_Bus_Simul_Util = 0.005699 
issued_two_Eff = 0.040623 
queue_avg = 2.424272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42427
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=772943 n_act=6215 n_pre=6199 n_ref_event=0 n_req=79016 n_rd=59644 n_rd_L2_A=0 n_write=0 n_wr_bk=59089 bw_util=0.1321
n_activity=281814 dram_eff=0.4213
bk0: 3712a 865296i bk1: 3712a 868687i bk2: 3680a 869785i bk3: 3672a 871021i bk4: 3712a 868790i bk5: 3712a 871068i bk6: 3640a 871016i bk7: 3648a 869778i bk8: 3752a 871007i bk9: 3768a 870362i bk10: 3760a 871045i bk11: 3760a 867782i bk12: 3776a 867830i bk13: 3812a 869284i bk14: 3768a 864236i bk15: 3760a 861006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921345
Row_Buffer_Locality_read = 0.947740
Row_Buffer_Locality_write = 0.840078
Bank_Level_Parallism = 2.341167
Bank_Level_Parallism_Col = 2.097502
Bank_Level_Parallism_Ready = 1.267415
write_to_read_ratio_blp_rw_average = 0.478180
GrpLevelPara = 1.735468 

BW Util details:
bwutil = 0.132060 
total_CMD = 899081 
util_bw = 118733 
Wasted_Col = 104975 
Wasted_Row = 18188 
Idle = 657185 

BW Util Bottlenecks: 
RCDc_limit = 20914 
RCDWRc_limit = 17011 
WTRc_limit = 40755 
RTWc_limit = 50507 
CCDLc_limit = 74575 
rwq = 0 
CCDLc_limit_alone = 64801 
WTRc_limit_alone = 35180 
RTWc_limit_alone = 46308 

Commands details: 
total_CMD = 899081 
n_nop = 772943 
Read = 59644 
Write = 0 
L2_Alloc = 0 
L2_WB = 59089 
n_act = 6215 
n_pre = 6199 
n_ref = 0 
n_req = 79016 
total_req = 118733 

Dual Bus Interface Util: 
issued_total_row = 12414 
issued_total_col = 118733 
Row_Bus_Util =  0.013807 
CoL_Bus_Util = 0.132060 
Either_Row_CoL_Bus_Util = 0.140297 
Issued_on_Two_Bus_Simul_Util = 0.005571 
issued_two_Eff = 0.039710 
queue_avg = 2.369401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3694
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=772829 n_act=6354 n_pre=6338 n_ref_event=0 n_req=79080 n_rd=59680 n_rd_L2_A=0 n_write=0 n_wr_bk=59053 bw_util=0.1321
n_activity=282885 dram_eff=0.4197
bk0: 3712a 865712i bk1: 3712a 869614i bk2: 3680a 870313i bk3: 3680a 870657i bk4: 3712a 870248i bk5: 3712a 870346i bk6: 3648a 871427i bk7: 3664a 870675i bk8: 3752a 869710i bk9: 3760a 869344i bk10: 3768a 869623i bk11: 3736a 869368i bk12: 3824a 867140i bk13: 3800a 868759i bk14: 3760a 863066i bk15: 3760a 859891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919651
Row_Buffer_Locality_read = 0.946498
Row_Buffer_Locality_write = 0.837062
Bank_Level_Parallism = 2.344724
Bank_Level_Parallism_Col = 2.092350
Bank_Level_Parallism_Ready = 1.270456
write_to_read_ratio_blp_rw_average = 0.481468
GrpLevelPara = 1.731924 

BW Util details:
bwutil = 0.132060 
total_CMD = 899081 
util_bw = 118733 
Wasted_Col = 105566 
Wasted_Row = 18153 
Idle = 656629 

BW Util Bottlenecks: 
RCDc_limit = 21470 
RCDWRc_limit = 17317 
WTRc_limit = 38603 
RTWc_limit = 52349 
CCDLc_limit = 74638 
rwq = 0 
CCDLc_limit_alone = 64667 
WTRc_limit_alone = 32990 
RTWc_limit_alone = 47991 

Commands details: 
total_CMD = 899081 
n_nop = 772829 
Read = 59680 
Write = 0 
L2_Alloc = 0 
L2_WB = 59053 
n_act = 6354 
n_pre = 6338 
n_ref = 0 
n_req = 79080 
total_req = 118733 

Dual Bus Interface Util: 
issued_total_row = 12692 
issued_total_col = 118733 
Row_Bus_Util =  0.014117 
CoL_Bus_Util = 0.132060 
Either_Row_CoL_Bus_Util = 0.140423 
Issued_on_Two_Bus_Simul_Util = 0.005754 
issued_two_Eff = 0.040974 
queue_avg = 2.349717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34972
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=772561 n_act=6481 n_pre=6465 n_ref_event=0 n_req=79061 n_rd=59712 n_rd_L2_A=0 n_write=0 n_wr_bk=59062 bw_util=0.1321
n_activity=286240 dram_eff=0.4149
bk0: 3712a 864153i bk1: 3712a 867481i bk2: 3688a 869898i bk3: 3688a 870656i bk4: 3712a 871059i bk5: 3712a 870816i bk6: 3648a 870281i bk7: 3664a 870825i bk8: 3744a 869126i bk9: 3776a 869541i bk10: 3768a 869286i bk11: 3744a 869033i bk12: 3824a 866720i bk13: 3800a 867314i bk14: 3760a 862948i bk15: 3760a 861634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918025
Row_Buffer_Locality_read = 0.944534
Row_Buffer_Locality_write = 0.836219
Bank_Level_Parallism = 2.338562
Bank_Level_Parallism_Col = 2.092584
Bank_Level_Parallism_Ready = 1.271617
write_to_read_ratio_blp_rw_average = 0.474873
GrpLevelPara = 1.737738 

BW Util details:
bwutil = 0.132106 
total_CMD = 899081 
util_bw = 118774 
Wasted_Col = 106761 
Wasted_Row = 19738 
Idle = 653808 

BW Util Bottlenecks: 
RCDc_limit = 22463 
RCDWRc_limit = 17631 
WTRc_limit = 40921 
RTWc_limit = 50241 
CCDLc_limit = 75661 
rwq = 0 
CCDLc_limit_alone = 65779 
WTRc_limit_alone = 35029 
RTWc_limit_alone = 46251 

Commands details: 
total_CMD = 899081 
n_nop = 772561 
Read = 59712 
Write = 0 
L2_Alloc = 0 
L2_WB = 59062 
n_act = 6481 
n_pre = 6465 
n_ref = 0 
n_req = 79061 
total_req = 118774 

Dual Bus Interface Util: 
issued_total_row = 12946 
issued_total_col = 118774 
Row_Bus_Util =  0.014399 
CoL_Bus_Util = 0.132106 
Either_Row_CoL_Bus_Util = 0.140721 
Issued_on_Two_Bus_Simul_Util = 0.005784 
issued_two_Eff = 0.041100 
queue_avg = 2.482080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48208
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=772665 n_act=6476 n_pre=6460 n_ref_event=0 n_req=79059 n_rd=59660 n_rd_L2_A=0 n_write=0 n_wr_bk=59060 bw_util=0.132
n_activity=280358 dram_eff=0.4235
bk0: 3712a 867747i bk1: 3712a 867803i bk2: 3684a 870091i bk3: 3680a 869794i bk4: 3712a 870649i bk5: 3716a 869842i bk6: 3656a 870248i bk7: 3648a 871479i bk8: 3712a 870194i bk9: 3784a 868560i bk10: 3752a 869671i bk11: 3740a 869213i bk12: 3816a 867603i bk13: 3824a 867585i bk14: 3760a 862564i bk15: 3752a 861214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918086
Row_Buffer_Locality_read = 0.944485
Row_Buffer_Locality_write = 0.836899
Bank_Level_Parallism = 2.347812
Bank_Level_Parallism_Col = 2.090356
Bank_Level_Parallism_Ready = 1.262172
write_to_read_ratio_blp_rw_average = 0.482266
GrpLevelPara = 1.740406 

BW Util details:
bwutil = 0.132046 
total_CMD = 899081 
util_bw = 118720 
Wasted_Col = 105506 
Wasted_Row = 18595 
Idle = 656260 

BW Util Bottlenecks: 
RCDc_limit = 22419 
RCDWRc_limit = 17410 
WTRc_limit = 38568 
RTWc_limit = 52850 
CCDLc_limit = 73358 
rwq = 0 
CCDLc_limit_alone = 63927 
WTRc_limit_alone = 33251 
RTWc_limit_alone = 48736 

Commands details: 
total_CMD = 899081 
n_nop = 772665 
Read = 59660 
Write = 0 
L2_Alloc = 0 
L2_WB = 59060 
n_act = 6476 
n_pre = 6460 
n_ref = 0 
n_req = 79059 
total_req = 118720 

Dual Bus Interface Util: 
issued_total_row = 12936 
issued_total_col = 118720 
Row_Bus_Util =  0.014388 
CoL_Bus_Util = 0.132046 
Either_Row_CoL_Bus_Util = 0.140606 
Issued_on_Two_Bus_Simul_Util = 0.005828 
issued_two_Eff = 0.041450 
queue_avg = 2.434170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43417
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=772620 n_act=6395 n_pre=6379 n_ref_event=0 n_req=79023 n_rd=59648 n_rd_L2_A=0 n_write=0 n_wr_bk=59070 bw_util=0.132
n_activity=284932 dram_eff=0.4167
bk0: 3712a 865507i bk1: 3712a 867851i bk2: 3680a 871081i bk3: 3680a 871023i bk4: 3712a 870137i bk5: 3720a 868917i bk6: 3656a 870563i bk7: 3648a 869839i bk8: 3720a 869152i bk9: 3784a 868175i bk10: 3744a 870789i bk11: 3736a 869235i bk12: 3816a 868156i bk13: 3816a 867093i bk14: 3760a 861973i bk15: 3752a 862914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919074
Row_Buffer_Locality_read = 0.945430
Row_Buffer_Locality_write = 0.837936
Bank_Level_Parallism = 2.344035
Bank_Level_Parallism_Col = 2.092375
Bank_Level_Parallism_Ready = 1.261991
write_to_read_ratio_blp_rw_average = 0.475227
GrpLevelPara = 1.729426 

BW Util details:
bwutil = 0.132044 
total_CMD = 899081 
util_bw = 118718 
Wasted_Col = 106654 
Wasted_Row = 18615 
Idle = 655094 

BW Util Bottlenecks: 
RCDc_limit = 22152 
RCDWRc_limit = 17570 
WTRc_limit = 41056 
RTWc_limit = 51801 
CCDLc_limit = 75727 
rwq = 0 
CCDLc_limit_alone = 65470 
WTRc_limit_alone = 34937 
RTWc_limit_alone = 47663 

Commands details: 
total_CMD = 899081 
n_nop = 772620 
Read = 59648 
Write = 0 
L2_Alloc = 0 
L2_WB = 59070 
n_act = 6395 
n_pre = 6379 
n_ref = 0 
n_req = 79023 
total_req = 118718 

Dual Bus Interface Util: 
issued_total_row = 12774 
issued_total_col = 118718 
Row_Bus_Util =  0.014208 
CoL_Bus_Util = 0.132044 
Either_Row_CoL_Bus_Util = 0.140656 
Issued_on_Two_Bus_Simul_Util = 0.005596 
issued_two_Eff = 0.039783 
queue_avg = 2.509761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50976
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=772517 n_act=6502 n_pre=6486 n_ref_event=0 n_req=79029 n_rd=59642 n_rd_L2_A=0 n_write=0 n_wr_bk=59047 bw_util=0.132
n_activity=283003 dram_eff=0.4194
bk0: 3712a 865779i bk1: 3712a 869685i bk2: 3680a 870303i bk3: 3688a 870274i bk4: 3712a 869926i bk5: 3716a 869893i bk6: 3648a 870181i bk7: 3640a 869558i bk8: 3720a 870054i bk9: 3792a 867848i bk10: 3748a 869817i bk11: 3732a 868797i bk12: 3816a 868272i bk13: 3810a 867739i bk14: 3764a 861898i bk15: 3752a 862530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917726
Row_Buffer_Locality_read = 0.945039
Row_Buffer_Locality_write = 0.833703
Bank_Level_Parallism = 2.332350
Bank_Level_Parallism_Col = 2.071375
Bank_Level_Parallism_Ready = 1.253435
write_to_read_ratio_blp_rw_average = 0.480472
GrpLevelPara = 1.715253 

BW Util details:
bwutil = 0.132011 
total_CMD = 899081 
util_bw = 118689 
Wasted_Col = 107233 
Wasted_Row = 19226 
Idle = 653933 

BW Util Bottlenecks: 
RCDc_limit = 22626 
RCDWRc_limit = 18030 
WTRc_limit = 40044 
RTWc_limit = 52140 
CCDLc_limit = 76002 
rwq = 0 
CCDLc_limit_alone = 66057 
WTRc_limit_alone = 34132 
RTWc_limit_alone = 48107 

Commands details: 
total_CMD = 899081 
n_nop = 772517 
Read = 59642 
Write = 0 
L2_Alloc = 0 
L2_WB = 59047 
n_act = 6502 
n_pre = 6486 
n_ref = 0 
n_req = 79029 
total_req = 118689 

Dual Bus Interface Util: 
issued_total_row = 12988 
issued_total_col = 118689 
Row_Bus_Util =  0.014446 
CoL_Bus_Util = 0.132011 
Either_Row_CoL_Bus_Util = 0.140770 
Issued_on_Two_Bus_Simul_Util = 0.005687 
issued_two_Eff = 0.040399 
queue_avg = 2.523295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5233
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=772659 n_act=6349 n_pre=6333 n_ref_event=0 n_req=79078 n_rd=59656 n_rd_L2_A=0 n_write=0 n_wr_bk=59094 bw_util=0.1321
n_activity=286901 dram_eff=0.4139
bk0: 3712a 866111i bk1: 3712a 869222i bk2: 3680a 870830i bk3: 3696a 869615i bk4: 3712a 870051i bk5: 3716a 870419i bk6: 3648a 871168i bk7: 3640a 870768i bk8: 3716a 870453i bk9: 3784a 868813i bk10: 3752a 869600i bk11: 3736a 869355i bk12: 3816a 867679i bk13: 3816a 866924i bk14: 3768a 864097i bk15: 3752a 863686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919712
Row_Buffer_Locality_read = 0.946460
Row_Buffer_Locality_write = 0.837555
Bank_Level_Parallism = 2.299109
Bank_Level_Parallism_Col = 2.051535
Bank_Level_Parallism_Ready = 1.251419
write_to_read_ratio_blp_rw_average = 0.473135
GrpLevelPara = 1.702624 

BW Util details:
bwutil = 0.132079 
total_CMD = 899081 
util_bw = 118750 
Wasted_Col = 107896 
Wasted_Row = 19355 
Idle = 653080 

BW Util Bottlenecks: 
RCDc_limit = 22201 
RCDWRc_limit = 17397 
WTRc_limit = 41250 
RTWc_limit = 49297 
CCDLc_limit = 76949 
rwq = 0 
CCDLc_limit_alone = 66900 
WTRc_limit_alone = 35136 
RTWc_limit_alone = 45362 

Commands details: 
total_CMD = 899081 
n_nop = 772659 
Read = 59656 
Write = 0 
L2_Alloc = 0 
L2_WB = 59094 
n_act = 6349 
n_pre = 6333 
n_ref = 0 
n_req = 79078 
total_req = 118750 

Dual Bus Interface Util: 
issued_total_row = 12682 
issued_total_col = 118750 
Row_Bus_Util =  0.014106 
CoL_Bus_Util = 0.132079 
Either_Row_CoL_Bus_Util = 0.140612 
Issued_on_Two_Bus_Simul_Util = 0.005572 
issued_two_Eff = 0.039629 
queue_avg = 2.532725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53273
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=772475 n_act=6495 n_pre=6479 n_ref_event=0 n_req=79140 n_rd=59708 n_rd_L2_A=0 n_write=0 n_wr_bk=59085 bw_util=0.1321
n_activity=287273 dram_eff=0.4135
bk0: 3712a 867164i bk1: 3712a 868122i bk2: 3680a 870530i bk3: 3696a 870179i bk4: 3712a 871817i bk5: 3712a 870005i bk6: 3648a 870833i bk7: 3648a 870048i bk8: 3732a 870054i bk9: 3776a 868239i bk10: 3768a 870286i bk11: 3752a 868149i bk12: 3824a 866813i bk13: 3816a 866996i bk14: 3768a 864473i bk15: 3752a 860257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917930
Row_Buffer_Locality_read = 0.943894
Row_Buffer_Locality_write = 0.838154
Bank_Level_Parallism = 2.319110
Bank_Level_Parallism_Col = 2.062982
Bank_Level_Parallism_Ready = 1.255259
write_to_read_ratio_blp_rw_average = 0.474758
GrpLevelPara = 1.703772 

BW Util details:
bwutil = 0.132127 
total_CMD = 899081 
util_bw = 118793 
Wasted_Col = 107877 
Wasted_Row = 19317 
Idle = 653094 

BW Util Bottlenecks: 
RCDc_limit = 22757 
RCDWRc_limit = 17427 
WTRc_limit = 40260 
RTWc_limit = 50688 
CCDLc_limit = 76031 
rwq = 0 
CCDLc_limit_alone = 66215 
WTRc_limit_alone = 34613 
RTWc_limit_alone = 46519 

Commands details: 
total_CMD = 899081 
n_nop = 772475 
Read = 59708 
Write = 0 
L2_Alloc = 0 
L2_WB = 59085 
n_act = 6495 
n_pre = 6479 
n_ref = 0 
n_req = 79140 
total_req = 118793 

Dual Bus Interface Util: 
issued_total_row = 12974 
issued_total_col = 118793 
Row_Bus_Util =  0.014430 
CoL_Bus_Util = 0.132127 
Either_Row_CoL_Bus_Util = 0.140817 
Issued_on_Two_Bus_Simul_Util = 0.005740 
issued_two_Eff = 0.040764 
queue_avg = 2.443358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44336
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=772741 n_act=6393 n_pre=6377 n_ref_event=0 n_req=79121 n_rd=59668 n_rd_L2_A=0 n_write=0 n_wr_bk=59113 bw_util=0.1321
n_activity=284629 dram_eff=0.4173
bk0: 3712a 866085i bk1: 3712a 867099i bk2: 3672a 869434i bk3: 3696a 870156i bk4: 3712a 867908i bk5: 3712a 869489i bk6: 3648a 870779i bk7: 3640a 871667i bk8: 3740a 869929i bk9: 3752a 869017i bk10: 3768a 868722i bk11: 3752a 868919i bk12: 3816a 866227i bk13: 3816a 867639i bk14: 3768a 861228i bk15: 3752a 862493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919200
Row_Buffer_Locality_read = 0.946001
Row_Buffer_Locality_write = 0.836992
Bank_Level_Parallism = 2.367417
Bank_Level_Parallism_Col = 2.112859
Bank_Level_Parallism_Ready = 1.283808
write_to_read_ratio_blp_rw_average = 0.476096
GrpLevelPara = 1.737739 

BW Util details:
bwutil = 0.132114 
total_CMD = 899081 
util_bw = 118781 
Wasted_Col = 106780 
Wasted_Row = 18429 
Idle = 655091 

BW Util Bottlenecks: 
RCDc_limit = 21816 
RCDWRc_limit = 17270 
WTRc_limit = 40853 
RTWc_limit = 51416 
CCDLc_limit = 76182 
rwq = 0 
CCDLc_limit_alone = 65910 
WTRc_limit_alone = 34882 
RTWc_limit_alone = 47115 

Commands details: 
total_CMD = 899081 
n_nop = 772741 
Read = 59668 
Write = 0 
L2_Alloc = 0 
L2_WB = 59113 
n_act = 6393 
n_pre = 6377 
n_ref = 0 
n_req = 79121 
total_req = 118781 

Dual Bus Interface Util: 
issued_total_row = 12770 
issued_total_col = 118781 
Row_Bus_Util =  0.014203 
CoL_Bus_Util = 0.132114 
Either_Row_CoL_Bus_Util = 0.140521 
Issued_on_Two_Bus_Simul_Util = 0.005796 
issued_two_Eff = 0.041246 
queue_avg = 2.503356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50336
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=772204 n_act=6699 n_pre=6683 n_ref_event=0 n_req=79116 n_rd=59692 n_rd_L2_A=0 n_write=0 n_wr_bk=59056 bw_util=0.1321
n_activity=288035 dram_eff=0.4123
bk0: 3712a 863949i bk1: 3712a 868059i bk2: 3672a 869989i bk3: 3688a 869892i bk4: 3712a 867517i bk5: 3712a 870452i bk6: 3648a 869127i bk7: 3648a 870610i bk8: 3744a 869148i bk9: 3760a 868185i bk10: 3768a 867400i bk11: 3756a 870636i bk12: 3808a 865706i bk13: 3816a 866494i bk14: 3768a 862218i bk15: 3768a 862880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915327
Row_Buffer_Locality_read = 0.942254
Row_Buffer_Locality_write = 0.832578
Bank_Level_Parallism = 2.350734
Bank_Level_Parallism_Col = 2.101074
Bank_Level_Parallism_Ready = 1.280678
write_to_read_ratio_blp_rw_average = 0.482437
GrpLevelPara = 1.726848 

BW Util details:
bwutil = 0.132077 
total_CMD = 899081 
util_bw = 118748 
Wasted_Col = 108044 
Wasted_Row = 20854 
Idle = 651435 

BW Util Bottlenecks: 
RCDc_limit = 23873 
RCDWRc_limit = 17854 
WTRc_limit = 39791 
RTWc_limit = 52812 
CCDLc_limit = 75888 
rwq = 0 
CCDLc_limit_alone = 65756 
WTRc_limit_alone = 33855 
RTWc_limit_alone = 48616 

Commands details: 
total_CMD = 899081 
n_nop = 772204 
Read = 59692 
Write = 0 
L2_Alloc = 0 
L2_WB = 59056 
n_act = 6699 
n_pre = 6683 
n_ref = 0 
n_req = 79116 
total_req = 118748 

Dual Bus Interface Util: 
issued_total_row = 13382 
issued_total_col = 118748 
Row_Bus_Util =  0.014884 
CoL_Bus_Util = 0.132077 
Either_Row_CoL_Bus_Util = 0.141119 
Issued_on_Two_Bus_Simul_Util = 0.005843 
issued_two_Eff = 0.041402 
queue_avg = 2.561685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56168
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=666850 n_act=6655 n_pre=6639 n_ref_event=0 n_req=119808 n_rd=59714 n_rd_L2_A=0 n_write=0 n_wr_bk=164742 bw_util=0.2497
n_activity=483050 dram_eff=0.4647
bk0: 3712a 850765i bk1: 3712a 856656i bk2: 3672a 693777i bk3: 3696a 860017i bk4: 3712a 858396i bk5: 3712a 858698i bk6: 3648a 856168i bk7: 3648a 854518i bk8: 3744a 853536i bk9: 3768a 851276i bk10: 3762a 858271i bk11: 3760a 854585i bk12: 3816a 853297i bk13: 3816a 852765i bk14: 3768a 845833i bk15: 3768a 840111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944453
Row_Buffer_Locality_read = 0.943447
Row_Buffer_Locality_write = 0.945452
Bank_Level_Parallism = 2.235320
Bank_Level_Parallism_Col = 2.085530
Bank_Level_Parallism_Ready = 1.169191
write_to_read_ratio_blp_rw_average = 0.595405
GrpLevelPara = 1.791574 

BW Util details:
bwutil = 0.249650 
total_CMD = 899081 
util_bw = 224456 
Wasted_Col = 207409 
Wasted_Row = 18377 
Idle = 448839 

BW Util Bottlenecks: 
RCDc_limit = 21817 
RCDWRc_limit = 18584 
WTRc_limit = 149911 
RTWc_limit = 52605 
CCDLc_limit = 193421 
rwq = 0 
CCDLc_limit_alone = 163341 
WTRc_limit_alone = 124078 
RTWc_limit_alone = 48358 

Commands details: 
total_CMD = 899081 
n_nop = 666850 
Read = 59714 
Write = 0 
L2_Alloc = 0 
L2_WB = 164742 
n_act = 6655 
n_pre = 6639 
n_ref = 0 
n_req = 119808 
total_req = 224456 

Dual Bus Interface Util: 
issued_total_row = 13294 
issued_total_col = 224456 
Row_Bus_Util =  0.014786 
CoL_Bus_Util = 0.249650 
Either_Row_CoL_Bus_Util = 0.258298 
Issued_on_Two_Bus_Simul_Util = 0.006138 
issued_two_Eff = 0.023765 
queue_avg = 7.508664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.50866
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=677432 n_act=7189 n_pre=7173 n_ref_event=0 n_req=117798 n_rd=59648 n_rd_L2_A=0 n_write=0 n_wr_bk=153295 bw_util=0.2368
n_activity=477821 dram_eff=0.4457
bk0: 3712a 855146i bk1: 3712a 858509i bk2: 3672a 692040i bk3: 3696a 858798i bk4: 3712a 860487i bk5: 3712a 857579i bk6: 3656a 854916i bk7: 3640a 855166i bk8: 3728a 853850i bk9: 3744a 855553i bk10: 3776a 860351i bk11: 3752a 858186i bk12: 3800a 849872i bk13: 3784a 852399i bk14: 3776a 846086i bk15: 3776a 844515i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938972
Row_Buffer_Locality_read = 0.939629
Row_Buffer_Locality_write = 0.938298
Bank_Level_Parallism = 2.257192
Bank_Level_Parallism_Col = 2.092369
Bank_Level_Parallism_Ready = 1.175540
write_to_read_ratio_blp_rw_average = 0.583482
GrpLevelPara = 1.783743 

BW Util details:
bwutil = 0.236845 
total_CMD = 899081 
util_bw = 212943 
Wasted_Col = 205963 
Wasted_Row = 19533 
Idle = 460642 

BW Util Bottlenecks: 
RCDc_limit = 24211 
RCDWRc_limit = 20135 
WTRc_limit = 141606 
RTWc_limit = 60563 
CCDLc_limit = 185446 
rwq = 0 
CCDLc_limit_alone = 155329 
WTRc_limit_alone = 116479 
RTWc_limit_alone = 55573 

Commands details: 
total_CMD = 899081 
n_nop = 677432 
Read = 59648 
Write = 0 
L2_Alloc = 0 
L2_WB = 153295 
n_act = 7189 
n_pre = 7173 
n_ref = 0 
n_req = 117798 
total_req = 212943 

Dual Bus Interface Util: 
issued_total_row = 14362 
issued_total_col = 212943 
Row_Bus_Util =  0.015974 
CoL_Bus_Util = 0.236845 
Either_Row_CoL_Bus_Util = 0.246528 
Issued_on_Two_Bus_Simul_Util = 0.006291 
issued_two_Eff = 0.025518 
queue_avg = 7.056598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.0566
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=656929 n_act=6639 n_pre=6623 n_ref_event=0 n_req=130190 n_rd=59624 n_rd_L2_A=0 n_write=0 n_wr_bk=174810 bw_util=0.2607
n_activity=513947 dram_eff=0.4561
bk0: 3712a 856754i bk1: 3712a 857170i bk2: 3672a 682203i bk3: 3688a 858653i bk4: 3712a 854206i bk5: 3712a 858135i bk6: 3656a 859269i bk7: 3640a 859782i bk8: 3736a 855863i bk9: 3752a 853422i bk10: 3760a 855559i bk11: 3760a 853167i bk12: 3784a 855727i bk13: 3776a 855241i bk14: 3776a 845779i bk15: 3776a 843424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949005
Row_Buffer_Locality_read = 0.943261
Row_Buffer_Locality_write = 0.953859
Bank_Level_Parallism = 2.159205
Bank_Level_Parallism_Col = 2.013028
Bank_Level_Parallism_Ready = 1.166584
write_to_read_ratio_blp_rw_average = 0.622326
GrpLevelPara = 1.714623 

BW Util details:
bwutil = 0.260748 
total_CMD = 899081 
util_bw = 234434 
Wasted_Col = 215537 
Wasted_Row = 18318 
Idle = 430792 

BW Util Bottlenecks: 
RCDc_limit = 21877 
RCDWRc_limit = 17991 
WTRc_limit = 137350 
RTWc_limit = 55906 
CCDLc_limit = 197853 
rwq = 0 
CCDLc_limit_alone = 167511 
WTRc_limit_alone = 111373 
RTWc_limit_alone = 51541 

Commands details: 
total_CMD = 899081 
n_nop = 656929 
Read = 59624 
Write = 0 
L2_Alloc = 0 
L2_WB = 174810 
n_act = 6639 
n_pre = 6623 
n_ref = 0 
n_req = 130190 
total_req = 234434 

Dual Bus Interface Util: 
issued_total_row = 13262 
issued_total_col = 234434 
Row_Bus_Util =  0.014751 
CoL_Bus_Util = 0.260748 
Either_Row_CoL_Bus_Util = 0.269333 
Issued_on_Two_Bus_Simul_Util = 0.006166 
issued_two_Eff = 0.022895 
queue_avg = 7.040721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.04072
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=660229 n_act=6534 n_pre=6518 n_ref_event=0 n_req=126441 n_rd=59596 n_rd_L2_A=0 n_write=0 n_wr_bk=171657 bw_util=0.2572
n_activity=495583 dram_eff=0.4666
bk0: 3712a 853315i bk1: 3712a 855059i bk2: 3672a 685870i bk3: 3688a 853639i bk4: 3712a 853546i bk5: 3712a 852684i bk6: 3656a 852885i bk7: 3632a 855819i bk8: 3748a 853422i bk9: 3736a 849340i bk10: 3760a 854691i bk11: 3760a 852883i bk12: 3800a 851584i bk13: 3776a 849368i bk14: 3760a 847765i bk15: 3760a 838848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948324
Row_Buffer_Locality_read = 0.945668
Row_Buffer_Locality_write = 0.950692
Bank_Level_Parallism = 2.278746
Bank_Level_Parallism_Col = 2.138024
Bank_Level_Parallism_Ready = 1.173187
write_to_read_ratio_blp_rw_average = 0.600472
GrpLevelPara = 1.815413 

BW Util details:
bwutil = 0.257210 
total_CMD = 899081 
util_bw = 231253 
Wasted_Col = 212086 
Wasted_Row = 17888 
Idle = 437854 

BW Util Bottlenecks: 
RCDc_limit = 20568 
RCDWRc_limit = 18658 
WTRc_limit = 163954 
RTWc_limit = 54248 
CCDLc_limit = 201026 
rwq = 0 
CCDLc_limit_alone = 167803 
WTRc_limit_alone = 134891 
RTWc_limit_alone = 50088 

Commands details: 
total_CMD = 899081 
n_nop = 660229 
Read = 59596 
Write = 0 
L2_Alloc = 0 
L2_WB = 171657 
n_act = 6534 
n_pre = 6518 
n_ref = 0 
n_req = 126441 
total_req = 231253 

Dual Bus Interface Util: 
issued_total_row = 13052 
issued_total_col = 231253 
Row_Bus_Util =  0.014517 
CoL_Bus_Util = 0.257210 
Either_Row_CoL_Bus_Util = 0.265662 
Issued_on_Two_Bus_Simul_Util = 0.006065 
issued_two_Eff = 0.022830 
queue_avg = 7.710404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.7104
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=899081 n_nop=657283 n_act=6547 n_pre=6531 n_ref_event=0 n_req=130222 n_rd=59588 n_rd_L2_A=0 n_write=0 n_wr_bk=174543 bw_util=0.2604
n_activity=516607 dram_eff=0.4532
bk0: 3712a 857899i bk1: 3712a 855678i bk2: 3672a 681107i bk3: 3688a 858551i bk4: 3712a 858003i bk5: 3712a 855590i bk6: 3648a 858549i bk7: 3632a 858306i bk8: 3736a 854112i bk9: 3728a 857628i bk10: 3768a 855634i bk11: 3760a 854013i bk12: 3808a 857866i bk13: 3784a 857309i bk14: 3760a 848424i bk15: 3756a 848226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949724
Row_Buffer_Locality_read = 0.945408
Row_Buffer_Locality_write = 0.953365
Bank_Level_Parallism = 2.120219
Bank_Level_Parallism_Col = 1.973710
Bank_Level_Parallism_Ready = 1.147691
write_to_read_ratio_blp_rw_average = 0.627464
GrpLevelPara = 1.679545 

BW Util details:
bwutil = 0.260411 
total_CMD = 899081 
util_bw = 234131 
Wasted_Col = 218819 
Wasted_Row = 18050 
Idle = 428081 

BW Util Bottlenecks: 
RCDc_limit = 21322 
RCDWRc_limit = 18461 
WTRc_limit = 134674 
RTWc_limit = 57977 
CCDLc_limit = 200234 
rwq = 0 
CCDLc_limit_alone = 170633 
WTRc_limit_alone = 109884 
RTWc_limit_alone = 53166 

Commands details: 
total_CMD = 899081 
n_nop = 657283 
Read = 59588 
Write = 0 
L2_Alloc = 0 
L2_WB = 174543 
n_act = 6547 
n_pre = 6531 
n_ref = 0 
n_req = 130222 
total_req = 234131 

Dual Bus Interface Util: 
issued_total_row = 13078 
issued_total_col = 234131 
Row_Bus_Util =  0.014546 
CoL_Bus_Util = 0.260411 
Either_Row_CoL_Bus_Util = 0.268939 
Issued_on_Two_Bus_Simul_Util = 0.006018 
issued_two_Eff = 0.022378 
queue_avg = 6.577672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.57767

========= L2 cache stats =========
L2_cache_bank[0]: Access = 245201, Miss = 145133, Miss_rate = 0.592, Pending_hits = 135, Reservation_fails = 8405
L2_cache_bank[1]: Access = 421712, Miss = 155272, Miss_rate = 0.368, Pending_hits = 147, Reservation_fails = 10074
L2_cache_bank[2]: Access = 255190, Miss = 155029, Miss_rate = 0.608, Pending_hits = 150, Reservation_fails = 4083
L2_cache_bank[3]: Access = 438853, Miss = 159986, Miss_rate = 0.365, Pending_hits = 163, Reservation_fails = 9225
L2_cache_bank[4]: Access = 260184, Miss = 159991, Miss_rate = 0.615, Pending_hits = 153, Reservation_fails = 6721
L2_cache_bank[5]: Access = 421141, Miss = 155354, Miss_rate = 0.369, Pending_hits = 131, Reservation_fails = 3749
L2_cache_bank[6]: Access = 255377, Miss = 155300, Miss_rate = 0.608, Pending_hits = 162, Reservation_fails = 13287
L2_cache_bank[7]: Access = 438654, Miss = 160017, Miss_rate = 0.365, Pending_hits = 176, Reservation_fails = 12767
L2_cache_bank[8]: Access = 261349, Miss = 159978, Miss_rate = 0.612, Pending_hits = 136, Reservation_fails = 10267
L2_cache_bank[9]: Access = 422640, Miss = 155322, Miss_rate = 0.368, Pending_hits = 167, Reservation_fails = 15259
L2_cache_bank[10]: Access = 256615, Miss = 155316, Miss_rate = 0.605, Pending_hits = 170, Reservation_fails = 17773
L2_cache_bank[11]: Access = 440040, Miss = 159985, Miss_rate = 0.364, Pending_hits = 177, Reservation_fails = 13722
L2_cache_bank[12]: Access = 260803, Miss = 160004, Miss_rate = 0.614, Pending_hits = 144, Reservation_fails = 16324
L2_cache_bank[13]: Access = 422308, Miss = 155265, Miss_rate = 0.368, Pending_hits = 146, Reservation_fails = 8599
L2_cache_bank[14]: Access = 256073, Miss = 155319, Miss_rate = 0.607, Pending_hits = 166, Reservation_fails = 13241
L2_cache_bank[15]: Access = 439591, Miss = 159944, Miss_rate = 0.364, Pending_hits = 160, Reservation_fails = 9643
L2_cache_bank[16]: Access = 261433, Miss = 159984, Miss_rate = 0.612, Pending_hits = 154, Reservation_fails = 15702
L2_cache_bank[17]: Access = 422406, Miss = 155247, Miss_rate = 0.368, Pending_hits = 161, Reservation_fails = 14500
L2_cache_bank[18]: Access = 256779, Miss = 155280, Miss_rate = 0.605, Pending_hits = 168, Reservation_fails = 18641
L2_cache_bank[19]: Access = 439892, Miss = 159922, Miss_rate = 0.364, Pending_hits = 162, Reservation_fails = 12317
L2_cache_bank[20]: Access = 261289, Miss = 159980, Miss_rate = 0.612, Pending_hits = 143, Reservation_fails = 13123
L2_cache_bank[21]: Access = 422092, Miss = 155120, Miss_rate = 0.368, Pending_hits = 155, Reservation_fails = 15504
L2_cache_bank[22]: Access = 256418, Miss = 155276, Miss_rate = 0.606, Pending_hits = 113, Reservation_fails = 7810
L2_cache_bank[23]: Access = 221980, Miss = 86550, Miss_rate = 0.390, Pending_hits = 148, Reservation_fails = 7753
L2_cache_bank[24]: Access = 213707, Miss = 159978, Miss_rate = 0.749, Pending_hits = 94, Reservation_fails = 2536
L2_cache_bank[25]: Access = 125557, Miss = 72008, Miss_rate = 0.574, Pending_hits = 89, Reservation_fails = 1468
L2_cache_bank[26]: Access = 255571, Miss = 155309, Miss_rate = 0.608, Pending_hits = 103, Reservation_fails = 2134
L2_cache_bank[27]: Access = 172084, Miss = 72017, Miss_rate = 0.418, Pending_hits = 94, Reservation_fails = 1114
L2_cache_bank[28]: Access = 260206, Miss = 159999, Miss_rate = 0.615, Pending_hits = 102, Reservation_fails = 5150
L2_cache_bank[29]: Access = 171916, Miss = 72009, Miss_rate = 0.419, Pending_hits = 80, Reservation_fails = 4760
L2_cache_bank[30]: Access = 255406, Miss = 155322, Miss_rate = 0.608, Pending_hits = 110, Reservation_fails = 1975
L2_cache_bank[31]: Access = 172009, Miss = 72004, Miss_rate = 0.419, Pending_hits = 116, Reservation_fails = 4210
L2_cache_bank[32]: Access = 187199, Miss = 86851, Miss_rate = 0.464, Pending_hits = 79, Reservation_fails = 3057
L2_cache_bank[33]: Access = 171984, Miss = 72005, Miss_rate = 0.419, Pending_hits = 102, Reservation_fails = 2142
L2_cache_bank[34]: Access = 172493, Miss = 72322, Miss_rate = 0.419, Pending_hits = 77, Reservation_fails = 1346
L2_cache_bank[35]: Access = 171751, Miss = 72036, Miss_rate = 0.419, Pending_hits = 105, Reservation_fails = 3238
L2_cache_bank[36]: Access = 172187, Miss = 72377, Miss_rate = 0.420, Pending_hits = 78, Reservation_fails = 1087
L2_cache_bank[37]: Access = 171590, Miss = 72016, Miss_rate = 0.420, Pending_hits = 94, Reservation_fails = 2739
L2_cache_bank[38]: Access = 172165, Miss = 72379, Miss_rate = 0.420, Pending_hits = 95, Reservation_fails = 3277
L2_cache_bank[39]: Access = 171612, Miss = 72048, Miss_rate = 0.420, Pending_hits = 95, Reservation_fails = 3121
L2_cache_bank[40]: Access = 173783, Miss = 72327, Miss_rate = 0.416, Pending_hits = 95, Reservation_fails = 1376
L2_cache_bank[41]: Access = 173315, Miss = 72050, Miss_rate = 0.416, Pending_hits = 75, Reservation_fails = 2517
L2_cache_bank[42]: Access = 173624, Miss = 72325, Miss_rate = 0.417, Pending_hits = 89, Reservation_fails = 5120
L2_cache_bank[43]: Access = 173311, Miss = 72040, Miss_rate = 0.416, Pending_hits = 85, Reservation_fails = 6838
L2_cache_bank[44]: Access = 173198, Miss = 72325, Miss_rate = 0.418, Pending_hits = 82, Reservation_fails = 6181
L2_cache_bank[45]: Access = 172820, Miss = 72034, Miss_rate = 0.417, Pending_hits = 95, Reservation_fails = 6421
L2_cache_bank[46]: Access = 173215, Miss = 72329, Miss_rate = 0.418, Pending_hits = 88, Reservation_fails = 7190
L2_cache_bank[47]: Access = 173311, Miss = 72116, Miss_rate = 0.416, Pending_hits = 111, Reservation_fails = 7217
L2_cache_bank[48]: Access = 173604, Miss = 72368, Miss_rate = 0.417, Pending_hits = 85, Reservation_fails = 4755
L2_cache_bank[49]: Access = 173570, Miss = 72130, Miss_rate = 0.416, Pending_hits = 114, Reservation_fails = 3077
L2_cache_bank[50]: Access = 173561, Miss = 72359, Miss_rate = 0.417, Pending_hits = 102, Reservation_fails = 1682
L2_cache_bank[51]: Access = 173509, Miss = 72096, Miss_rate = 0.416, Pending_hits = 97, Reservation_fails = 3928
L2_cache_bank[52]: Access = 173287, Miss = 72356, Miss_rate = 0.418, Pending_hits = 102, Reservation_fails = 5227
L2_cache_bank[53]: Access = 173579, Miss = 72126, Miss_rate = 0.416, Pending_hits = 91, Reservation_fails = 1792
L2_cache_bank[54]: Access = 390375, Miss = 145503, Miss_rate = 0.373, Pending_hits = 154, Reservation_fails = 12981
L2_cache_bank[55]: Access = 173534, Miss = 72144, Miss_rate = 0.416, Pending_hits = 174, Reservation_fails = 16563
L2_cache_bank[56]: Access = 374905, Miss = 155351, Miss_rate = 0.414, Pending_hits = 147, Reservation_fails = 11663
L2_cache_bank[57]: Access = 126034, Miss = 72080, Miss_rate = 0.572, Pending_hits = 182, Reservation_fails = 15936
L2_cache_bank[58]: Access = 438784, Miss = 159960, Miss_rate = 0.365, Pending_hits = 160, Reservation_fails = 7138
L2_cache_bank[59]: Access = 172647, Miss = 72080, Miss_rate = 0.417, Pending_hits = 162, Reservation_fails = 8511
L2_cache_bank[60]: Access = 421463, Miss = 155298, Miss_rate = 0.368, Pending_hits = 143, Reservation_fails = 6812
L2_cache_bank[61]: Access = 172301, Miss = 72043, Miss_rate = 0.418, Pending_hits = 191, Reservation_fails = 16699
L2_cache_bank[62]: Access = 438812, Miss = 159968, Miss_rate = 0.365, Pending_hits = 153, Reservation_fails = 11742
L2_cache_bank[63]: Access = 171902, Miss = 72001, Miss_rate = 0.419, Pending_hits = 163, Reservation_fails = 11430
L2_total_cache_accesses = 16363901
L2_total_cache_misses = 7352663
L2_total_cache_miss_rate = 0.4493
L2_total_cache_pending_hits = 8140
L2_total_cache_reservation_fails = 504639
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 410397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8140
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 477081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 504639
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1431231
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8592701
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 167641
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5276710
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2326849
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14037052
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 146846
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 357793
L2_cache_data_port_util = 0.147
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=16363901
icnt_total_pkts_simt_to_mem=16363901
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16363901
Req_Network_cycles = 1197365
Req_Network_injected_packets_per_cycle =      13.6666 
Req_Network_conflicts_per_cycle =      20.2516
Req_Network_conflicts_per_cycle_util =      21.5122
Req_Bank_Level_Parallism =      14.5173
Req_Network_in_buffer_full_per_cycle =       6.6299
Req_Network_in_buffer_avg_util =      99.9132
Req_Network_out_buffer_full_per_cycle =       0.1398
Req_Network_out_buffer_avg_util =       8.4570

Reply_Network_injected_packets_num = 16363901
Reply_Network_cycles = 1197365
Reply_Network_injected_packets_per_cycle =       13.6666
Reply_Network_conflicts_per_cycle =        7.9791
Reply_Network_conflicts_per_cycle_util =       8.4898
Reply_Bank_Level_Parallism =      14.5413
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.5590
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1708
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 57 min, 22 sec (14242 sec)
gpgpu_simulation_rate = 267530 (inst/sec)
gpgpu_simulation_rate = 84 (cycle/sec)
gpgpu_silicon_slowdown = 13476190x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
