digraph "merge-dfg" {
fir_unroll4_Input5 [offset="0, 28", opcode=input, pattern="-16, 2, 20, 1017", ref_name="fir_unroll4_input", size=4096];
fir_unroll4_Input7 [offset="0, 0", opcode=input, pattern="16, 2, -16, 1017", ref_name="fir_unroll4_coefficients", size=32];
fir_unroll4_MUL8 [opcode=mul];
fir_unroll4_ADD9 [opcode=add];
fir_unroll4_Input14 [offset="0, 24", opcode=input, pattern="-16, 2, 20, 1017", ref_name="fir_unroll4_input", size=4096];
fir_unroll4_Input16 [offset="0, 4", opcode=input, pattern="16, 2, -16, 1017", ref_name="fir_unroll4_coefficients", size=32];
fir_unroll4_MUL17 [opcode=mul];
fir_unroll4_ADD18 [opcode=add];
fir_unroll4_Input23 [offset="0, 20", opcode=input, pattern="-16, 2, 20, 1017", ref_name="fir_unroll4_input", size=4096];
fir_unroll4_Input25 [offset="0, 8", opcode=input, pattern="16, 2, -16, 1017", ref_name="fir_unroll4_coefficients", size=32];
fir_unroll4_MUL26 [opcode=mul];
fir_unroll4_ADD27 [opcode=add];
fir_unroll4_Input31 [offset="0, 16", opcode=input, pattern="-16, 2, 20, 1017", ref_name="fir_unroll4_input", size=4096];
fir_unroll4_Input33 [offset="0, 12", opcode=input, pattern="16, 2, -16, 1017", ref_name="fir_unroll4_coefficients", size=32];
fir_unroll4_MUL34 [opcode=mul];
fir_unroll4_Output46 [offset="16, 12", opcode=output, pattern="0, 2, 4, 1017", ref_name="fir_unroll4_output", size=4080];
fir_unroll4_ACC73 [acc_first=1, acc_params="0, 2, 1, 1017", opcode=acc];
fir_unroll4_Input5 -> fir_unroll4_MUL8  [operand=1];
fir_unroll4_Input7 -> fir_unroll4_MUL8  [operand=0];
fir_unroll4_MUL8 -> fir_unroll4_ADD9  [operand=0];
fir_unroll4_ADD9 -> fir_unroll4_ADD18  [operand=1];
fir_unroll4_Input14 -> fir_unroll4_MUL17  [operand=1];
fir_unroll4_Input16 -> fir_unroll4_MUL17  [operand=0];
fir_unroll4_MUL17 -> fir_unroll4_ADD18  [operand=0];
fir_unroll4_ADD18 -> fir_unroll4_ADD27  [operand=1];
fir_unroll4_Input23 -> fir_unroll4_MUL26  [operand=1];
fir_unroll4_Input25 -> fir_unroll4_MUL26  [operand=0];
fir_unroll4_MUL26 -> fir_unroll4_ADD27  [operand=0];
fir_unroll4_Input31 -> fir_unroll4_MUL34  [operand=1];
fir_unroll4_Input33 -> fir_unroll4_MUL34  [operand=0];
fir_unroll4_MUL34 -> fir_unroll4_ADD9  [operand=1];
fir_unroll4_ADD27 -> fir_unroll4_ACC73  [operand=0];
fir_unroll4_ACC73 -> fir_unroll4_Output46  [operand=0];
"gemm-ncubed_unroll4_Input6" [offset="0, 0", opcode=input, pattern="16, 8, -112, 32, 16, 32", ref_name="gemm-ncubed_unroll4_m1", size=4096];
"gemm-ncubed_unroll4_Input9" [offset="0, 0", opcode=input, pattern="512, 8, -3580, 32, -3708, 32", ref_name="gemm-ncubed_unroll4_m2", size=4096];
"gemm-ncubed_unroll4_MUL10" [opcode=mul];
"gemm-ncubed_unroll4_ADD11" [opcode=add];
"gemm-ncubed_unroll4_Input17" [offset="0, 4", opcode=input, pattern="16, 8, -112, 32, 16, 32", ref_name="gemm-ncubed_unroll4_m1", size=4096];
"gemm-ncubed_unroll4_Input20" [offset="0, 128", opcode=input, pattern="512, 8, -3580, 32, -3708, 32", ref_name="gemm-ncubed_unroll4_m2", size=4096];
"gemm-ncubed_unroll4_MUL21" [opcode=mul];
"gemm-ncubed_unroll4_ADD22" [opcode=add];
"gemm-ncubed_unroll4_Input28" [offset="0, 8", opcode=input, pattern="16, 8, -112, 32, 16, 32", ref_name="gemm-ncubed_unroll4_m1", size=4096];
"gemm-ncubed_unroll4_Input31" [offset="0, 256", opcode=input, pattern="512, 8, -3580, 32, -3708, 32", ref_name="gemm-ncubed_unroll4_m2", size=4096];
"gemm-ncubed_unroll4_MUL32" [opcode=mul];
"gemm-ncubed_unroll4_ADD33" [opcode=add];
"gemm-ncubed_unroll4_Input38" [offset="0, 12", opcode=input, pattern="16, 8, -112, 32, 16, 32", ref_name="gemm-ncubed_unroll4_m1", size=4096];
"gemm-ncubed_unroll4_Input41" [offset="0, 384", opcode=input, pattern="512, 8, -3580, 32, -3708, 32", ref_name="gemm-ncubed_unroll4_m2", size=4096];
"gemm-ncubed_unroll4_MUL42" [opcode=mul];
"gemm-ncubed_unroll4_Output61" [offset="0, 0", opcode=output, pattern="0, 8, 4, 32, 4, 32", ref_name="gemm-ncubed_unroll4_prod", size=4096];
"gemm-ncubed_unroll4_ACC93" [acc_first=1, acc_params="0, 8, 1, 1024", opcode=acc];
"gemm-ncubed_unroll4_Input6" -> "gemm-ncubed_unroll4_MUL10"  [operand=1];
"gemm-ncubed_unroll4_Input9" -> "gemm-ncubed_unroll4_MUL10"  [operand=0];
"gemm-ncubed_unroll4_MUL10" -> "gemm-ncubed_unroll4_ADD11"  [operand=0];
"gemm-ncubed_unroll4_ADD11" -> "gemm-ncubed_unroll4_ADD22"  [operand=1];
"gemm-ncubed_unroll4_Input17" -> "gemm-ncubed_unroll4_MUL21"  [operand=1];
"gemm-ncubed_unroll4_Input20" -> "gemm-ncubed_unroll4_MUL21"  [operand=0];
"gemm-ncubed_unroll4_MUL21" -> "gemm-ncubed_unroll4_ADD22"  [operand=0];
"gemm-ncubed_unroll4_ADD22" -> "gemm-ncubed_unroll4_ADD33"  [operand=1];
"gemm-ncubed_unroll4_Input28" -> "gemm-ncubed_unroll4_MUL32"  [operand=1];
"gemm-ncubed_unroll4_Input31" -> "gemm-ncubed_unroll4_MUL32"  [operand=0];
"gemm-ncubed_unroll4_MUL32" -> "gemm-ncubed_unroll4_ADD33"  [operand=0];
"gemm-ncubed_unroll4_Input38" -> "gemm-ncubed_unroll4_MUL42"  [operand=1];
"gemm-ncubed_unroll4_Input41" -> "gemm-ncubed_unroll4_MUL42"  [operand=0];
"gemm-ncubed_unroll4_MUL42" -> "gemm-ncubed_unroll4_ADD11"  [operand=1];
"gemm-ncubed_unroll4_ADD33" -> "gemm-ncubed_unroll4_ACC93"  [operand=0];
"gemm-ncubed_unroll4_ACC93" -> "gemm-ncubed_unroll4_Output61"  [operand=0];
}
