{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648971523431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648971523431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  3 16:38:43 2022 " "Processing started: Sun Apr  3 16:38:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648971523431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971523431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus_test -c bus_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971523431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648971523547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648971523547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "submission/Server_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file submission/Server_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Server_module-rtl " "Found design unit 1: Server_module-rtl" {  } { { "submission/Server_module.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/Server_module.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527887 ""} { "Info" "ISGN_ENTITY_NAME" "1 Server_module " "Found entity 1: Server_module" {  } { { "submission/Server_module.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/Server_module.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971527887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "submission/server_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file submission/server_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 server_unit-rtl " "Found design unit 1: server_unit-rtl" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527888 ""} { "Info" "ISGN_ENTITY_NAME" "1 server_unit " "Found entity 1: server_unit" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971527888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "submission/soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file submission/soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma-rtl " "Found design unit 1: soma-rtl" {  } { { "submission/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/soma.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527889 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma " "Found entity 1: soma" {  } { { "submission/soma.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/soma.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971527889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "submission/Synapse_Unit copy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file submission/Synapse_Unit copy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synapse_Unit-rtl " "Found design unit 1: Synapse_Unit-rtl" {  } { { "submission/Synapse_Unit copy.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/Synapse_Unit copy.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527889 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synapse_Unit " "Found entity 1: Synapse_Unit" {  } { { "submission/Synapse_Unit copy.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/Synapse_Unit copy.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971527889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "submission/STDP_reg_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file submission/STDP_reg_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STDP_reg_block-rtl " "Found design unit 1: STDP_reg_block-rtl" {  } { { "submission/STDP_reg_block.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/STDP_reg_block.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527889 ""} { "Info" "ISGN_ENTITY_NAME" "1 STDP_reg_block " "Found entity 1: STDP_reg_block" {  } { { "submission/STDP_reg_block.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/STDP_reg_block.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971527889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "submission/STDP_reg_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file submission/STDP_reg_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STDP_reg_module-rtl " "Found design unit 1: STDP_reg_module-rtl" {  } { { "submission/STDP_reg_module.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/STDP_reg_module.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527890 ""} { "Info" "ISGN_ENTITY_NAME" "1 STDP_reg_module " "Found entity 1: STDP_reg_module" {  } { { "submission/STDP_reg_module.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/STDP_reg_module.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971527890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "submission/properties_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file submission/properties_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 properties_pack " "Found design unit 1: properties_pack" {  } { { "submission/properties_pack.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/properties_pack.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527890 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 properties_pack-body " "Found design unit 2: properties_pack-body" {  } { { "submission/properties_pack.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/properties_pack.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971527890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_float/fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file fixed_float/fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "fixed_float/fixed_float_types_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/fixed_float/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971527890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_float/fixed_noresize.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file fixed_float/fixed_noresize.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_noresize " "Found design unit 1: fixed_noresize" {  } { { "fixed_float/fixed_noresize.vhdl" "" { Text "/home/hws_master/np_con/bus_test/fixed_float/fixed_noresize.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_noresize-body " "Found design unit 2: fixed_noresize-body" {  } { { "fixed_float/fixed_noresize.vhdl" "" { Text "/home/hws_master/np_con/bus_test/fixed_float/fixed_noresize.vhdl" 1249 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971527893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_float/fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file fixed_float/fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "fixed_float/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/fixed_float/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "fixed_float/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/fixed_float/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971527899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_float/fixed_synth.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fixed_float/fixed_synth.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_synth-rtl " "Found design unit 1: fixed_synth-rtl" {  } { { "fixed_float/fixed_synth.vhdl" "" { Text "/home/hws_master/np_con/bus_test/fixed_float/fixed_synth.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527900 ""} { "Info" "ISGN_ENTITY_NAME" "1 fixed_synth " "Found entity 1: fixed_synth" {  } { { "fixed_float/fixed_synth.vhdl" "" { Text "/home/hws_master/np_con/bus_test/fixed_float/fixed_synth.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971527900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_new/Server/Server.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src_new/Server/Server.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Server-rtl " "Found design unit 1: Server-rtl" {  } { { "src_new/Server/Server.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/Server/Server.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527900 ""} { "Info" "ISGN_ENTITY_NAME" "1 Server " "Found entity 1: Server" {  } { { "src_new/Server/Server.vhd" "" { Text "/home/hws_master/np_con/bus_test/src_new/Server/Server.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648971527900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971527900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "server_unit " "Elaborating entity \"server_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648971527937 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_float/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/fixed_float/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648971527939 "|server_unit"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_float/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/fixed_float/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648971527939 "|server_unit"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_float/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/fixed_float/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648971527939 "|server_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actReg_address_SY server_unit.vhd(110) " "Verilog HDL or VHDL warning at server_unit.vhd(110): object \"actReg_address_SY\" assigned a value but never read" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648971527939 "|server_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actReg_readEN_SY server_unit.vhd(111) " "Verilog HDL or VHDL warning at server_unit.vhd(111): object \"actReg_readEN_SY\" assigned a value but never read" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648971527939 "|server_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actReg_writeEN_SY server_unit.vhd(112) " "Verilog HDL or VHDL warning at server_unit.vhd(112): object \"actReg_writeEN_SY\" assigned a value but never read" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648971527939 "|server_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "actReg_targetAddr_in_SY server_unit.vhd(113) " "VHDL Signal Declaration warning at server_unit.vhd(113): used implicit default value for signal \"actReg_targetAddr_in_SY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actReg_targetAddr_out_SY server_unit.vhd(114) " "Verilog HDL or VHDL warning at server_unit.vhd(114): object \"actReg_targetAddr_out_SY\" assigned a value but never read" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actReg_data_out_SY server_unit.vhd(115) " "Verilog HDL or VHDL warning at server_unit.vhd(115): object \"actReg_data_out_SY\" assigned a value but never read" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "actReg_data_in_SY server_unit.vhd(116) " "VHDL Signal Declaration warning at server_unit.vhd(116): used implicit default value for signal \"actReg_data_in_SY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 116 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "actReg_response_SY server_unit.vhd(117) " "VHDL Signal Declaration warning at server_unit.vhd(117): used implicit default value for signal \"actReg_response_SY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actReg_address_SO server_unit.vhd(119) " "Verilog HDL or VHDL warning at server_unit.vhd(119): object \"actReg_address_SO\" assigned a value but never read" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actReg_readEN_SO server_unit.vhd(120) " "Verilog HDL or VHDL warning at server_unit.vhd(120): object \"actReg_readEN_SO\" assigned a value but never read" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actReg_writeEN_SO server_unit.vhd(121) " "Verilog HDL or VHDL warning at server_unit.vhd(121): object \"actReg_writeEN_SO\" assigned a value but never read" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "actReg_targetAddr_in_SO server_unit.vhd(122) " "VHDL Signal Declaration warning at server_unit.vhd(122): used implicit default value for signal \"actReg_targetAddr_in_SO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actReg_targetAddr_out_SO server_unit.vhd(123) " "Verilog HDL or VHDL warning at server_unit.vhd(123): object \"actReg_targetAddr_out_SO\" assigned a value but never read" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actReg_data_out_SO server_unit.vhd(124) " "Verilog HDL or VHDL warning at server_unit.vhd(124): object \"actReg_data_out_SO\" assigned a value but never read" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "actReg_data_in_SO server_unit.vhd(125) " "VHDL Signal Declaration warning at server_unit.vhd(125): used implicit default value for signal \"actReg_data_in_SO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "actReg_response_SO server_unit.vhd(126) " "VHDL Signal Declaration warning at server_unit.vhd(126): used implicit default value for signal \"actReg_response_SO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 126 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "queryTarget_SY server_unit.vhd(140) " "Verilog HDL or VHDL warning at server_unit.vhd(140): object \"queryTarget_SY\" assigned a value but never read" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "queryTarget_key_SY server_unit.vhd(141) " "Verilog HDL or VHDL warning at server_unit.vhd(141): object \"queryTarget_key_SY\" assigned a value but never read" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "queryTarget_waitrequest_SY server_unit.vhd(142) " "VHDL Signal Declaration warning at server_unit.vhd(142): used implicit default value for signal \"queryTarget_waitrequest_SY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 142 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "queryTarget_result_SY server_unit.vhd(143) " "VHDL Signal Declaration warning at server_unit.vhd(143): used implicit default value for signal \"queryTarget_result_SY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "queryTarget_SO server_unit.vhd(145) " "Verilog HDL or VHDL warning at server_unit.vhd(145): object \"queryTarget_SO\" assigned a value but never read" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "queryTarget_key_SO server_unit.vhd(146) " "Verilog HDL or VHDL warning at server_unit.vhd(146): object \"queryTarget_key_SO\" assigned a value but never read" {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "queryTarget_waitrequest_SO server_unit.vhd(147) " "VHDL Signal Declaration warning at server_unit.vhd(147): used implicit default value for signal \"queryTarget_waitrequest_SO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 147 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "queryTarget_result_SO server_unit.vhd(148) " "VHDL Signal Declaration warning at server_unit.vhd(148): used implicit default value for signal \"queryTarget_result_SO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "submission/server_unit.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 148 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648971527940 "|server_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Server_module Server_module:SYNAPSE_SERVER " "Elaborating entity \"Server_module\" for hierarchy \"Server_module:SYNAPSE_SERVER\"" {  } { { "submission/server_unit.vhd" "SYNAPSE_SERVER" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648971527941 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "fixed_float/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/fixed_float/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648971527942 "|server_unit|Server_module:SYNAPSE_SERVER"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "fixed_float/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/fixed_float/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648971527942 "|server_unit|Server_module:SYNAPSE_SERVER"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "fixed_float/fixed_pkg_c.vhdl" "" { Text "/home/hws_master/np_con/bus_test/fixed_float/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1648971527942 "|server_unit|Server_module:SYNAPSE_SERVER"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "avm_initModule_byteenable Server_module.vhd(75) " "VHDL Signal Declaration warning at Server_module.vhd(75): used implicit default value for signal \"avm_initModule_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "submission/Server_module.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/Server_module.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648971527945 "|server_unit|Server_module:SYNAPSE_SERVER"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00\" 2 32 Server_module.vhd(203) " "VHDL Expression error at Server_module.vhd(203): expression \"\"00\"\" has 2 elements ; expected 32 elements." {  } { { "submission/Server_module.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/Server_module.vhd" 203 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1648971527946 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"11\" 2 32 Server_module.vhd(208) " "VHDL Expression error at Server_module.vhd(208): expression \"\"11\"\" has 2 elements ; expected 32 elements." {  } { { "submission/Server_module.vhd" "" { Text "/home/hws_master/np_con/bus_test/submission/Server_module.vhd" 208 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1648971527946 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Server_module:SYNAPSE_SERVER " "Can't elaborate user hierarchy \"Server_module:SYNAPSE_SERVER\"" {  } { { "submission/server_unit.vhd" "SYNAPSE_SERVER" { Text "/home/hws_master/np_con/bus_test/submission/server_unit.vhd" 152 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648971527947 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 32 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648971528006 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr  3 16:38:47 2022 " "Processing ended: Sun Apr  3 16:38:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648971528006 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648971528006 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648971528006 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971528006 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 32 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 32 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648971528569 ""}
