# Digital-Vlsi

This is the code for all the assignments for the course HDL design using verilog.

List of assignments :
1. Half adder (using behavioural , data flow and structural
2. Full adder
3. Four bit full adder
4. Four bit subtractor using full adder
5. Multipler 2x1 and 4x1
6. D flip flop (also with set and reset)
7. Asyncronus D flip flop
8. 8:3 Encoder
9. Priority Encoder
10.Left Right Shift Register
11.Universal Shift Register
12.Up Down Counter
