Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Sat Apr 18 14:59:58 2015
| Host         : COM1599 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file pulse_test_control_sets_placed.rpt
| Design       : pulse_test
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   102 |
| Minimum Number of register sites lost to control set restrictions |   301 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             484 |          139 |
| No           | No                    | Yes                    |             110 |           36 |
| No           | Yes                   | No                     |             361 |          101 |
| Yes          | No                    | No                     |             502 |          199 |
| Yes          | No                    | Yes                    |             135 |           26 |
| Yes          | Yes                   | No                     |             107 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal           |                                                                                    Enable Signal                                                                                   |                                                                                   Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/bscan_inst/UPDATE   |                                                                                                                                                                                    | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                       |                1 |              1 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                          |                1 |              1 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                            |                1 |              1 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  clk6MHzGen/U0/clk_out2           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                |                                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  clk6MHzGen/U0/clk_out2           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  clk6MHzGen/U0/clk_out2           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  dbg_hub/inst/idrck               |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                1 |              2 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                       |                                                                                                                                                                                     |                1 |              2 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                1 |              2 |
|  xlnx_opt_                        |                                                                                                                                                                                    |                                                                                                                                                                                     |                2 |              2 |
|  dbg_hub/inst/idrck               |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                1 |              3 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                1 |              3 |
|  clk6MHzGen/U0/clk_out2           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                     |                                                                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                       |                                                                                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                       |                                                                                                                                                                                     |                1 |              3 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/n_0_cnt[3]_i_1__1                                                                                                        |                1 |              4 |
|  dbg_hub/inst/idrck               |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/I10[0]                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                       |                                                                                                                                                                                     |                1 |              4 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/n_0_cnt[3]_i_1__0                                                                                                        |                1 |              4 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_cnt[3]_i_1__4                                                                                                        |                1 |              4 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                        |                3 |              4 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                             |                1 |              4 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/n_0_cnt[3]_i_1__3                                                                                                        |                1 |              4 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_cnt[3]_i_1__2                                                                                                        |                1 |              4 |
|  clk6MHzGen/U0/clk_out2           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                     |                                                                                                                                                                                     |                2 |              4 |
|  dbg_hub/inst/idrck               |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                               |                1 |              4 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/O14                                                                                                                 |                5 |              5 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                                |                2 |              5 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                    |                2 |              6 |
|  dbg_hub/inst/idrck               |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              6 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                               |                2 |              6 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                               |                1 |              6 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                             |                2 |              7 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                               |                2 |              7 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  dbg_hub/inst/idrck               |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                    |                3 |              8 |
|  clk6MHzGen/U0/n_0_clkout2_buf_en |                                                                                                                                                                                    |                                                                                                                                                                                     |                2 |              8 |
|  clk6MHzGen/U0/n_0_clkout1_buf_en |                                                                                                                                                                                    |                                                                                                                                                                                     |                2 |              8 |
|  clk6MHzGen/U0/clk_out2           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2[0]                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              8 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                      | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                       |                2 |             10 |
|  dbg_hub/inst/idrck               |                                                                                                                                                                                    |                                                                                                                                                                                     |                7 |             11 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  clk6MHzGen/U0/clk_out2           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                3 |             12 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/sel                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O1                                                                                             |                3 |             12 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                    |                3 |             12 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/I1[0]                                                                                                                                  |                                                                                                                                                                                     |                2 |             12 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[11]_i_1                                                                                                             |                                                                                                                                                                                     |                3 |             12 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                 |                                                                                                                                                                                     |                3 |             16 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]              |                                                                                                                                                                                     |                3 |             16 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                     | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                2 |             16 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                3 |             16 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/O1                                                                                                                                |                5 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                             |                                                                                                                                                                                     |                7 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                       |                                                                                                                                                                                     |                5 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                            |                                                                                                                                                                                     |                9 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                            |                                                                                                                                                                                     |               10 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                            |                                                                                                                                                                                     |                8 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                   |                                                                                                                                                                                     |                2 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                           |                                                                                                                                                                                     |               10 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                            |                                                                                                                                                                                     |                9 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                               |                                                                                                                                                                                     |               10 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                             |                                                                                                                                                                                     |                7 |             16 |
|  clk6MHzGen/U0/clk_out2           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O1                                                                                                                                   |                                                                                                                                                                                     |                5 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                           |                                                                                                                                                                                     |               11 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                           |                                                                                                                                                                                     |                7 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                            |                                                                                                                                                                                     |                7 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                            |                                                                                                                                                                                     |                8 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                            |                                                                                                                                                                                     |               11 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                            |                                                                                                                                                                                     |                7 |             16 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/I1[0]                                                                                                                             |                                                                                                                                                                                     |                5 |             16 |
|  dbg_hub/inst/idrck               |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  dbg_hub/inst/idrck               |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                4 |             17 |
|  clk6MHzGen/U0/clk_out2           | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             17 |
|  clk6MHzGen/U0/clk_out2           | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             17 |
|  clk6MHzGen/U0/clk_out2           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                3 |             18 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                3 |             18 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                6 |             18 |
|  clk6MHzGen/U0/clk_out1           |                                                                                                                                                                                    | pulse30Hz/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached                                                                                                                 |                5 |             18 |
|  clk6MHzGen/U0/clk_out2           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 |                                                                                                                                                                                     |                3 |             24 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               |                                                                                                                                                                                     |                3 |             24 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                8 |             25 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                6 |             25 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                5 |             25 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                8 |             25 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |               13 |             27 |
|  clk6MHzGen/U0/clk_out2           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             28 |
|  dbg_hub/inst/idrck               | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                4 |             28 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                         |                                                                                                                                                                                     |               11 |             29 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                    |               11 |             32 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |               10 |             41 |
|  dbg_hub/inst/idrck               |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                       |               15 |             70 |
|  clk6MHzGen/U0/clk_out2           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                             |                                                                                                                                                                                     |               22 |            101 |
|  dbg_hub/inst/idrck               |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                     |               33 |            135 |
|  clk6MHzGen/U0/clk_out2           |                                                                                                                                                                                    |                                                                                                                                                                                     |              130 |            478 |
+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


