<?xml version="1.0" encoding="UTF-8"?>
	<spirit:component xmlns:kactus2="http://funbase.cs.tut.fi/" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd">
		<spirit:vendor>org.example</spirit:vendor>
		<spirit:library>example_lib</spirit:library>
		<spirit:name>pmuap</spirit:name>
		<spirit:version>example_version</spirit:version>
<spirit:memoryMaps>
<spirit:memoryMap>
<spirit:name>some_register_map</spirit:name>
<spirit:displayName>RDL Example Registers</spirit:displayName>
<spirit:addressBlock>
<spirit:name>some_register_map</spirit:name>
<spirit:displayName>ASR Module Registers</spirit:displayName>
<spirit:description>This address map contains some example registers to show how RDL can be utilized in various situations.</spirit:description>
<spirit:baseAddress>0xD4282800</spirit:baseAddress>
<spirit:range>0x2000</spirit:range>
<spirit:width>32</spirit:width>
<spirit:usage> </spirit:usage>
<spirit:volatile>true</spirit:volatile>
<spirit:register>
<spirit:name>PMU_CC_CP</spirit:name>
<spirit:description>CP Clock Control Register</spirit:description>
<spirit:addressOffset>0X000</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CP_RD_ST_CLEAR</spirit:name>
<spirit:description>rd_st clear  cp_rd_status can be cleared by writing logic high on this bit.</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACLK_DYN_FC15</spirit:name>
<spirit:description>dynamic aclk clock change  writing this bit will change the bus clock without going through the core idle, memory controller idle process</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_DYN_FC16</spirit:name>
<spirit:description>dynamic dclk clock change  writing this bit will change the bus clock without going through the core idle, memory controller idle process</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CORE_DYN_FC</spirit:name>
<spirit:description>dynamic core clock change  writing this bit will change the core clock without going through the core idle, memory controller idle process</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_ALLOW_SPD_CHG</spirit:name>
<spirit:description>&lt;var processor: comm&gt; speed change voting  1 = &lt;var processor: comm&gt; allows frequency change</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BUS_FREQ_CHG_REQ19</spirit:name>
<spirit:description>aclk frequency change request. write 1 to vote frequency change.</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDR_FREQ_CHG_REQ20</spirit:name>
<spirit:description>dclk frequency change request. write 1 to vote frequency change</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FREQ_CHG_REQ</spirit:name>
<spirit:description>&lt;var processor: comm&gt; frequency change request. write 1 to vote frequency change.</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC522</spirit:name>
<spirit:description>ap bus interface sync with bus clock  1 = async must set to async</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC423</spirit:name>
<spirit:description>cp bus interface sync with bus interface  1 = async  this field must be set to async.</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC3_124</spirit:name>
<spirit:description>axi bus interface sync with ddr controller  1 = async  this field must be set to async.</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC325</spirit:name>
<spirit:description>axi bus interface sync with ddr clock  1 = async  this field must be set to async.</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC226</spirit:name>
<spirit:description>ap bus interface sync with ddr clock  1 = async  this field must be set to async.</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC127</spirit:name>
<spirit:description>cp bus interface sync with ddr clock  1 = async  this field must be set to async.</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BUS_CLK_DIV28</spirit:name>
<spirit:description>clock divider selection for aclk, aclk = &lt;aclk_selection&gt; in fccr/ (this field +1)</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDR_CLK_DIV29</spirit:name>
<spirit:description>pll1 clock divider configuration for dclk  when fcdclk dclksel is not 3'b00x, dclk source is pll2, pll3, pll4 or pll1_1248 and the divider is bypassed. when dclksel is 3'b00x, pll1_832 or pll1_624 is selected. dclk = &lt;dclk_selection&gt; in fcdclk/ (this fie</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CORE_CLK_DIV31</spirit:name>
<spirit:description>clock divider selection for pclk of &lt;var processor: comm&gt;, pclk = (&lt;var processor: comm&gt; core clock selection in fccr) / (this field +1)</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CC_AP</spirit:name>
<spirit:description>AP Clock Control Register</spirit:description>
<spirit:addressOffset>0X004</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AP_RD_ST_CLEAR</spirit:name>
<spirit:description>rd_st clear  ap_rd_status can be cleared by writing logic high on this bit</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C2_DYN_FC</spirit:name>
<spirit:description>ap cluster2 dynamic clock change  writing this bit will change the core clock without going through the core idle, memory controller idle process</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C2_FREQ_CHG_REQ</spirit:name>
<spirit:description>ap cluster2 frequency change request, the c2_clk_div and c2_aclk div is in pmu_cc3_ap register, should configure it before enable this bit</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACLK_DYN_FC42</spirit:name>
<spirit:description>dynamic aclk clock change  writing this bit will change the bus clock without going through the core idle, memory controller idle process</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_DYN_FC43</spirit:name>
<spirit:description>dynamic dclk clock change  writing this bit will change the bus clock without going through the core idle, memory controller idle process</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C1_DYN_FC</spirit:name>
<spirit:description>ap cluster1 dynamic clock change  writing this bit will change the core clock without going through the core idle, memory controller idle process</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C0_DYN_FC</spirit:name>
<spirit:description>ap cluster0 dynamic clock change  writing this bit will change the core clock without going through the core idle, memory controller idle process</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BUS_FREQ_CHG_REQ46</spirit:name>
<spirit:description>aclk frequency change request</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDR_FREQ_CHG_REQ47</spirit:name>
<spirit:description>dclk frequency change request</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C1_FREQ_CHG_REQ</spirit:name>
<spirit:description>ap cluster1 frequency change request</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C0_FREQ_CHG_REQ</spirit:name>
<spirit:description>ap cluster0 frequency change request</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_ALLOW_SPD_CHG</spirit:name>
<spirit:description>ap speed change voting</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BUS_CLK_DIV52</spirit:name>
<spirit:description>clock divider selection for aclk, aclk = &lt;aclk_selection&gt; in fcaclk/ (this field +1)</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDR_CLK_DIV53</spirit:name>
<spirit:description>pll1 clock divider configuration for dclk  when fcdclk dclksel is not 3'b00x, dclk source is pll2, pll3, pll4 or pll1_1248 and the divider is bypassed. when dclksel is 3'b00x, pll1_832 or pll1_624 is selected. dclk = &lt;dclk_selection&gt; in fcdclk/ (this field +1).</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C1_ACLK_DIV54</spirit:name>
<spirit:description>clock divider selection for cluster1 axi interface clock  c1_aclk is divided from pclk. c1_aclk= pclk / (this field +1)</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C1_CLK_DIV55</spirit:name>
<spirit:description>clock divider selection for cluster1 pclk. if (fcap.c1_pllsel&lt;=3), pclk= (fcap.c1_pllsel selectin clock )/(c1_clk_div +1);  else pclk =fcap.c1_pllsel selectin clock</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C0_ACLK_DIV56</spirit:name>
<spirit:description>clock divider selection for cluster0 axi interface clock  c0_aclk is divided from pclk. c0_aclk= pclk / (this field +1)</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C0_CLK_DIV57</spirit:name>
<spirit:description>clock divider selection for cluster0 pclk. if (fcap.c0_pllsel&lt;=3), pclk= (fcap.c0_pllsel selectin clock )/(c0_clk_div +1);  else pclk =fcap.c0_pllsel selectin clock</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_DM_CC_CP</spirit:name>
<spirit:description>Dummy CP Clock Control Register</spirit:description>
<spirit:addressOffset>0X008</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PM_AP_C2_FC_DONE64</spirit:name>
<spirit:description>ap frequency change done status  0x0 = frequency change is not done  0x1 = frequency change is done</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_AP_C1_FC_DONE65</spirit:name>
<spirit:description>ap frequency change done status  0x0 = frequency change is not done  0x1 = frequency change is done</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_ACLK_FC_DONE66</spirit:name>
<spirit:description>aclk frequency change done status. this bit is set when a frequency change is done while the corresponding fc_req is still in assertion.</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_DCLK_FC_DONE67</spirit:name>
<spirit:description>dclk frequency change done status. this bit is set when a frequency change is done while the corresponding fc_req is still in assertion.</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_AP_C0_FC_DONE68</spirit:name>
<spirit:description>ap frequency change done status. this bit is set when a frequency change is done while the corresponding fc_req is still in assertion.</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_DONE69</spirit:name>
<spirit:description>cp frequency change done status. this bit is set when a frequency change is done while the corresponding fc_req is still in assertion.</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_RD_STATUS70</spirit:name>
<spirit:description>ap read status  indicates that the dummy ap clock register is being read by cp or ap.  reading the status is the beginning of the frequency update process. if this bit is set, it indicates that one of the cores is in the frequency update process and the other core must wait until the other core clears this bit (using the &lt;rd_st clear&gt; field in the ap clock control register) to indicate that the frequency change process has completed.</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_RD_STATUS71</spirit:name>
<spirit:description>cp read status  indicates that the dummy cp clock register is being read by cp or ap.  reading the status is the beginning of the frequency update process. if this bit is set, it indicates that one of the cores is in the frequency update process and the other core must wait until the other core clears this bit (using the &lt;rd_st clear&gt; field in the cp clock control register) to indicate that the frequency change process has completed.</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC572</spirit:name>
<spirit:description>ap bus interface sync with bus clock  1 = async</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC473</spirit:name>
<spirit:description>cp bus interface sync with bus clock  1 = async</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC3_174</spirit:name>
<spirit:description>axi bus interface sync with ddr clock  1 = async</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC375</spirit:name>
<spirit:description>axi bus interface sync with ddr controller  1 = async</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC276</spirit:name>
<spirit:description>ap bus interface sync with ddr controller  1 = async</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC177</spirit:name>
<spirit:description>cp bus interface sync with ddr controller  1 = async</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BUS_CLK_DIV78</spirit:name>
<spirit:description>clock divider selection for aclk  aclk = &lt;aclk_selection&gt; in fccr/ (this field +1)</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDR_CLK_DIV79</spirit:name>
<spirit:description>clock divider selection for dclk  dclk = &lt;dclk_selection&gt; in fccr/ (this field +1)</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CORE_CLK_DIV81</spirit:name>
<spirit:description>clock divider selection for pclk of &lt;var processor: comm&gt;  pclk = (seagull core clock selection in fccr) / (this field +1)</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_DM_CC_AP</spirit:name>
<spirit:description>Dummy AP Clock Control Register</spirit:description>
<spirit:addressOffset>0X00C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PM_AP_C2_FC_DONE88</spirit:name>
<spirit:description>ap frequency change done status  0x0 = frequency change is not done  0x1 = frequency change is done</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_AP_C1_FC_DONE89</spirit:name>
<spirit:description>ap frequency change done status  0x0 = frequency change is not done  0x1 = frequency change is done</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_ACLK_FC_DONE90</spirit:name>
<spirit:description>aclk frequency change done status  0x0 = frequency change is not done  0x1 = frequency change is done</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_DCLK_FC_DONE91</spirit:name>
<spirit:description>dclk frequency change done status  0x0 = frequency change is not done  0x1 = frequency change is done</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_AP_C0_FC_DONE92</spirit:name>
<spirit:description>ap frequency change done status  0x0 = frequency change is not done  0x1 = frequency change is done</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_DONE93</spirit:name>
<spirit:description>cp frequency change done status  0x0 = frequency change is not done  0x1 = frequency change is done</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_RD_STATUS94</spirit:name>
<spirit:description>ap read status  indicates that the dummy ap clock register is being read by cp or ap.  reading the status is the beginning of the frequency update process. if this bit is set, it indicates that one of the cores is in the frequency update process and the other core must wait until the other core clears this bit (using the &lt;rd_st clear&gt; field in the ap clock control register) to indicate that the frequency change process has completed.</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_RD_STATUS95</spirit:name>
<spirit:description>cp read status  indicates that the dummy cp clock register is being read by cp or ap.  reading the status is the beginning of the frequency update process. if this bit is set, it indicates that one of the cores is in the frequency update process and the other core must wait until the other core clears this bit (using the &lt;rd_st clear&gt; field in the cp clock control register) to indicate that the frequency change process has completed.</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC596</spirit:name>
<spirit:description>ap bus interface sync with bus interface</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC497</spirit:name>
<spirit:description>cp bus interface sync with bus interface</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC3_198</spirit:name>
<spirit:description>axi bus interface sync with ddr controller</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC399</spirit:name>
<spirit:description>axi bus interface sync with ddr controller</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC2100</spirit:name>
<spirit:description>ap bus interface sync with ddr controller</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ASYNC1101</spirit:name>
<spirit:description>cp bus interface sync with ddr controller</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BUS_CLK_DIV102</spirit:name>
<spirit:description>clock divider selection for aclk, aclk = &lt;aclk_selection&gt; in fccr/ (this field +1)</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDR_CLK_DIV103</spirit:name>
<spirit:description>clock divider selection for dclk, dclk = &lt;dclk_selection&gt; in fccr/ (this field +1)</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C1_ACLK_DIV104</spirit:name>
<spirit:description>clock divider selection for cluster1 axi interface clock  c1_aclk is divided from pclk. c1_aclk= pclk / (this field +1)</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C1_CLK_DIV105</spirit:name>
<spirit:description>clock divider selection for cluster1 pclk. if (fcap.c1_pllsel&lt;=3), pclk= (fcap.c1_pllsel selectin clock )/(c1_clk_div +1);  else pclk =fcap.c1_pllsel selectin clock</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C0_ACLK_DIV106</spirit:name>
<spirit:description>clock divider selection for cluster0 axi interface clock  c0_aclk is divided from pclk. c0_aclk= pclk / (this field +1)</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C0_CLK_DIV107</spirit:name>
<spirit:description>clock divider selection for cluster0 pclk. if (fcap.c0_pllsel&lt;=3), pclk= (fcap.c0_pllsel selectin clock )/(c0_clk_div +1);  else pclk =fcap.c0_pllsel selectin clock</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_FC_TIMER</spirit:name>
<spirit:description>Frequency Change Timer Register</spirit:description>
<spirit:addressOffset>0X010</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>TIMER</spirit:name>
<spirit:description>frequency change timer  this field defines the frequency change timer value in 26 mhz clock unit</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>29</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TIMER_SEL</spirit:name>
<spirit:description>timer select  this field defines the timer for applying the clock changes for cp and ap.  0x0 = ap pmu internak timer  0x1 = gsm tcu signal  0x2 = wb rtu signal</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TIMER_EN</spirit:name>
<spirit:description>timer enable  this field defines the timer for frequency change sequence.  0 = timer expiration will not be required before applying the new clock divider settings  1 = timer expiration will be required before starting the clock divider settings</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CP_IDLE_CFG</spirit:name>
<spirit:description>CP Idle Configuration Register</spirit:description>
<spirit:addressOffset>0X014</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SEA_SRAM_WAIT</spirit:name>
<spirit:description>sram power up wait cycle  sram power up counter for 20 ns  this field should remain set to the default value and should not be changed.</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SEA_SRAM_VMCVSSM</spirit:name>
<spirit:description>l1/l2 pd vmc and vssm  this field lis the l1/l2 sram's pdlvmc and pdfvssm input. it should remain set to 0.</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SEA_DIS_MC_SW_REQ</spirit:name>
<spirit:description>disable memory controller sw req  this field is used to disable the memory controller entry to idle mode using the memory controller sleep request bits. memory controller will always enter into idle mode based on the hardware state machine request.  0 =</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_SEA_MC_WAKE_EN127</spirit:name>
<spirit:description>wake enable  wake up the memory controller when &lt;var processor: comm&gt; wakes up from core idle mode. memory controller will be woken up before the interrupt to the core is released.  0 = memory controller wake disabled  1 = memory controller wake up</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_L2_PWR_SW</spirit:name>
<spirit:description>l2sr swh  this field is the number of power switches for the l2 power.  0 = 1 power switch  1 = 2 power switches</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_L1_PWR_SW</spirit:name>
<spirit:description>l1sr swh  this field is the number of power switches for the l1 power.  0 = 1 power switch  1 = 2 power switches</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_CORE_PWR_SW</spirit:name>
<spirit:description>swh  this field is the number of power switches for the core power  0x0 = 1 power switch  0x1 = 2 power switches  0x2 = 3 power switches  0x3 = 4 power switches</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_DIS_L2_SLP2</spirit:name>
<spirit:description>disable l2 slp2  this field is used to disable the cp l1/l2 power switch sleep2 power down during core power down mode.  1 = disable cp l2 power switch sleep2</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_DIS_L2_SLP1</spirit:name>
<spirit:description>disable l2 slp1  this field is used to disable the cp l1/l2 power switch sleep1 power down during core power down mode.  1 = disable cp l2 power switch sleep1</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_DIS_SLP2</spirit:name>
<spirit:description>disable slp2  this field is used to disable the cp core power switch sleep2 power down during core power down mode.  1 = disable ap power switch sleep2</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_DIS_SLP1</spirit:name>
<spirit:description>disable slp1  this field is used to disable the &lt;var processor: application&gt; core power switch sleep1 power down during core power down mode.  1 = disable ap power switch sleep1</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SEA_MASK_JTAG_IDLE</spirit:name>
<spirit:description>mask the jtag idle check during core idle entry for &lt;var processor: comm&gt;  1 = mask the jtag idle check for &lt;var processor: comm&gt;</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SEA_L2_CLK_DIS</spirit:name>
<spirit:description>&lt;var processor: comm&gt; l2 clock enable/disable  1 = l2 controller clock is disabled  0 = l2 controller clock is enabled</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SEA_L2_RESETN</spirit:name>
<spirit:description>&lt;var processor: comm&gt; l2 assert reset  0 = l2 controller will be in reset  legacy bits only</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_L2_ISOB</spirit:name>
<spirit:description>cp l2 controller isolation enable  0 = isolation enable (power down mode)  1 = isolation disable (normal mode)  legacy bits only</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_L2_PWR_OFF</spirit:name>
<spirit:description>frc l2 sram off  1 = l2 cache power will be off, but l1 cache is retained</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_SRAM_PWRDWN</spirit:name>
<spirit:description>cp l1+l2 cache sram power down  1 = when the core issues idle (wait for interrupt or wfi command), the core will go into deep sleep mode and sram power will be off. cpu core will auto clear l1 cache.</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_PWRDWN</spirit:name>
<spirit:description>cp power down  1 = when core issue idle (wait for interrupt or wfi command), the core will go into deep sleep mode.</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_DTCM_PDWN_DIS</spirit:name>
<spirit:description>dtcm sram pdwn control disable  this field should be set to 0x0 so that tcm memory pdwn will be asserted automatically</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_WFI_CHECK145</spirit:name>
<spirit:description>debug only - it should be 0 during normal operation
wfi state check mask  1 = status check masked  0 = status check not masked</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_SQU_CLK_GATE_CTRL</spirit:name>
<spirit:description>SQU Dynamic Clock Gate Control Register</spirit:description>
<spirit:addressOffset>0X01C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MP3_MODE_EN</spirit:name>
<spirit:description>1 = enable mp3 sleep mode.  0 = disable mp3 sleep mode</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_REFCLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_REFCLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_BANK4CLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_BANK4CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_BANK3CLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_BANK3CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_BANK2CLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_BANK2CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_BANK1CLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_BANK1CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_BANK0CLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_BANK0CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_S8CLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_S8CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_S4CLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_S4CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_S1CLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_S1CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBISTCLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_FMBISTCLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_ROMCLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_ROMCLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_CLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_JPG_CLK_RES_CTRL</spirit:name>
<spirit:description>JPG Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X020</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>2K_AFBC_CLK_EN</spirit:name>
<spirit:description>2k afbc clock enable   1 = clock enabled  0 = clock disabled</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>4K_AFBC_CLK_EN</spirit:name>
<spirit:description>4k afbc clock enable   1 = clock enabled  0 = clock disabled</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>JPG_CLK_FC_REQ</spirit:name>
<spirit:description>jpg function clk fc request  1 = triggers a frequency change  this field is hardware cleared when the frequency change is done.</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>JPG_CLK_DIV</spirit:name>
<spirit:description>jpg function clock divide ratio  isp_clk = jpg_clk_div / (this field +1)</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>JPG_CLK_SEL</spirit:name>
<spirit:description>jpg function clock source select  0x0 = 624 mhz  0x1 = 499 mhz  0x2 = 832  0x3 = pll3_div3  0x4 = pll4_div2  0x5 = pll5_div2  0x6 = pll3_div2  0x7 = 1248mhz</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>JPG_CLK_EN</spirit:name>
<spirit:description>jpg function clock enable  1 = clock enabled  0 = clock disabled</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>JPG_CLK_RSTN</spirit:name>
<spirit:description>jpg function clock reset  0 = reset</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CSI_CCIC2_CLK_RES_CTRL</spirit:name>
<spirit:description>CSI CCIC2 Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X024</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CCIC3_PHY_CLK_SEL</spirit:name>
<spirit:description>ccic3 phy clock select  0 = 104 mhz  1 = 52 mhz</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC3_PHY_CLK_EN</spirit:name>
<spirit:description>ccic3 phy clock enable  1 = phy clock enabled  0 = phy clock disabled</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC3_PHY_CLK_RST</spirit:name>
<spirit:description>ccic3 phy clock reset  this clock is also used for dphy reset.  0 = reset</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MCLK0_EN</spirit:name>
<spirit:description>cam mclk0 enable</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MCLK_EN</spirit:name>
<spirit:description>cam mclk enable</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISIM_VCLK_OUT_DIV</spirit:name>
<spirit:description>clock divider for isim_vclk_out  the source sensor reference clock is selected by [9:8]. the divider of the sensor reference clock is controlled by this register.  isim_vclk_out = isim_vclk_out_div / (this field +1)  the default value is 312/(11+1) = 26 mhz</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CSI_FNC_CLK_DIV</spirit:name>
<spirit:description>csi controller function clock divide ratio  csi_fnc_clk = csi_fnc_clk_div / (this field +1)</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CSI_CLK_SEL</spirit:name>
<spirit:description>csi controller function clock source select  0x0 = pll3_div4 mhz  0x1 = pll4_div3  0x2 = 624   0x3 = pll3_div3   0x4 = 832 mhz  0x5 = pll4_div2  0x6 = pll3_div2   0x7 = pll2_div2</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CSI_CLK_FC_REQ</spirit:name>
<spirit:description>csi controller function clk fc request  1 = trigger frequency change  this field is cleared when the fc completes.</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MCLK_SEL</spirit:name>
<spirit:description>cam mclkselect  0 = 312 mhz  1 = pll2_div5   2 = 416mhz   3 = pll4_div5</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_PHYCLK_SEL</spirit:name>
<spirit:description>ccic2 phy clock select  0 = 104 mhz  1 = 52 mhz</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAM_MCLK1_EN</spirit:name>
<spirit:description>cam mclk1 enable</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_PHYCLK_EN</spirit:name>
<spirit:description>ccic2 phy clock enable  1 = phy clock enabled  0 = phy clock disabled</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CSI_CLK_EN</spirit:name>
<spirit:description>csi controller function clock enable  1 = peripheral clock enabled  0 = peripheral clock disabled</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_PHYCLK_RST</spirit:name>
<spirit:description>ccic2 phy clock reset  this clock is also used for dphy reset.  0 = reset</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CSI_CLK_RST</spirit:name>
<spirit:description>reset for csi controller function clock  0 = reset</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CCIC1_CLK_GATE_CTRL</spirit:name>
<spirit:description>CMOS Camera Interface Controller 1 Dynamic Clock Gate Control Register</spirit:description>
<spirit:addressOffset>0X028</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CCIC1_GATE_CSI_CLK_STATIC</spirit:name>
<spirit:description>ccic1 csi static clock gate control  0x0 = hardware dynamic control  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_GATE_CLK4X_STATIC</spirit:name>
<spirit:description>ccic1 clk1x static clock gate control  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_GATE_CLK1X_STATIC</spirit:name>
<spirit:description>ccic1 hclk static clock gate control  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_GATE_HCLK_STATIC</spirit:name>
<spirit:description>ccic1 aclk static clock gate control  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_GATE_ACLK_STATIC231</spirit:name>
<spirit:description>ccic1 aclk static clock gate control  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_GATE_ISP_PIP1_CLK1X_STATIC</spirit:name>
<spirit:description>isp pipe1 clk1x static clock gate control  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_GATE_ACLK_STATIC233</spirit:name>
<spirit:description>ccic dma aclk static clock gate contro  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_GATE_AXI_BRIDGE_CLK_STATIC</spirit:name>
<spirit:description>ccic dma (axi bridge 64 to128) hclk static clock gate control  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_GATE_LANE3_CLK_DYNAMIC</spirit:name>
<spirit:description>ccic1 csi lane3 clock dynamic clock gate control  0x0 = hardware dynamic control  0x1 = hardware dynamic control  0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_GATE_LANE2_CLK_DYNAMIC</spirit:name>
<spirit:description>ccic1 csi lane 2 clock dynamic clock gate control  0x0 = hardware dynamic control  0x1 = hardware dynamic control  0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_GATE_LANE1_CLK_DYNAMIC</spirit:name>
<spirit:description>ccic1 csi lane 1 clock dynamic clock gate control  0x0 = hardware dynamic control  0x1 = hardware dynamic control  0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_GATE_LANE0_CLK_DYNAMIC</spirit:name>
<spirit:description>ccic1 csi lane 0 clock dynamic clock gate control  0x0 = hardware dynamic control  0x1 = hardware dynamic control  0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_GATE_CSI_CLK_DYNAMIC</spirit:name>
<spirit:description>ccic1 csi clock dynamic clock gate control  0x0 = hardware dynamic control  0x1 = hardware dynamic control  0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_GATE_AHB_CLK_DYNAMIC</spirit:name>
<spirit:description>ccic1 ahb clock dynamic clock gate control  0x0 = hardware dynamic control  0x1 = hardware dynamic control  0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_GATE_PIP_CLK_DYNAMIC</spirit:name>
<spirit:description>ccic1 pipeline clock dynamic clock gate control  0x0 = hardware dynamic control  0x1 = hardware dynamic control  0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_GATE__AXI_CLK_DYNAMIC</spirit:name>
<spirit:description>ccic1 axi clock dynamic clock gate control  0x0 = hardware dynamic control  0x1 = hardware dynamic control  0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_FBRC0_CLK_GATE_CTRL</spirit:name>
<spirit:description>Fabric0 Dynamic Clock Gate Control Register</spirit:description>
<spirit:addressOffset>0X02C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PM_249</spirit:name>
<spirit:description></spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_DTCCLK_SW_EN</spirit:name>
<spirit:description>axi fabric0 dtc port clock sw mode clock enable  1 = software control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_DTCCLK_GATE_DIS</spirit:name>
<spirit:description>axi fabric0 dtc port clock dynamic gating disable  1 = clock enable in software mode  0 = clock disable in software mode</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_S6CLK_SW_EN</spirit:name>
<spirit:description>axi fabric0 s6 port clock sw mode clock enable  1 = software control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_S6CLK_GATE_DIS</spirit:name>
<spirit:description>axi fabric0 s6 port clock dynamic gating disable  1 = clock enable in software mode  0 = clock disable in software mode</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_S5CLK_SW_EN</spirit:name>
<spirit:description>axi fabric0 s5 port clock sw mode clock enable  1 = software control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_S5CLK_GATE_DIS</spirit:name>
<spirit:description>axi fabric0 s5 port clock dynamic gating disable  1 = clock enable in software mode  0 = clock disable in software mode</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_S4CLK_SW_EN</spirit:name>
<spirit:description>axi fabric0 s4 port clock sw mode clock enable  1 = software control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_S4CLK_GATE_DIS</spirit:name>
<spirit:description>axi fabric0 s4 port clock dynamic gating disable  1 = clock enable in software mode  0 = clock disable in software mode</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_S3CLK_SW_EN</spirit:name>
<spirit:description>axi fabric0 s3 port clock sw mode clock enable  1 = software control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_S3CLK_GATE_DIS</spirit:name>
<spirit:description>axi fabric0 s3 port clock dynamic gating disable  1 = clock enable in software mode  0 = clock disable in software mode</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_S2CLK_SW_EN</spirit:name>
<spirit:description>axi fabric0 s2 port clock sw mode clock enable  1 = software control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_S2CLK_GATE_DIS</spirit:name>
<spirit:description>axi fabric0 s2 port clock dynamic gating disable  1 = clock enable in software mode  0 = clock disable in software mode</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_S1CLK_SW_EN</spirit:name>
<spirit:description>axi fabric0 s1 port clock sw mode clock enable  1 = software control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_S1CLK_GATE_DIS</spirit:name>
<spirit:description>  1 = clock enable in software mode  0 = clock disable in software mode</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_S0CLK_SW_EN</spirit:name>
<spirit:description>  1 = software control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_S0CLK_GATE_DIS</spirit:name>
<spirit:description>  1 = clock enable in software mode  0 = clock disable in software mode</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_M4CLK_SW_EN</spirit:name>
<spirit:description>  1 = software control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_M4CLK_GATE_DIS</spirit:name>
<spirit:description>  1 = clock enable in software mode  0 = clock disable in software mode</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_M3CLK_SW_EN</spirit:name>
<spirit:description>  1 = software control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_M3CLK_GATE_DIS</spirit:name>
<spirit:description>  1 = clock enable in software mode  0 = clock disable in software mode</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_M2CLK_SW_EN</spirit:name>
<spirit:description>  1 = software control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_M2CLK_GATE_DIS</spirit:name>
<spirit:description>  1 = clock enable in software mode  0 = clock disable in software mode</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_M1CLK_SW_EN</spirit:name>
<spirit:description>  1 = software control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_M1CLK_GATE_DIS</spirit:name>
<spirit:description>  1 = clock enable in software mode  0 = clock disable in software mode</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_M0CLK_SW_EN</spirit:name>
<spirit:description>  1 = software control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_M0CLK_GATE_DIS</spirit:name>
<spirit:description>  1 = clock enable in software mode  0 = clock disable in software mode</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_CLK_SW_EN</spirit:name>
<spirit:description>  1 = software control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR0_CLK_GATE_DIS</spirit:name>
<spirit:description>  1 = clock enable in software mode  0 = clock disable in software mode</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_FBRC1_CLK_GATE_CTRL</spirit:name>
<spirit:description>Fabric1 Dynamic Clock Gate Control Register</spirit:description>
<spirit:addressOffset>0X030</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PM_284</spirit:name>
<spirit:description></spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>12</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_S12CLK_SW_EN</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_S12CLK_GATE_DIS</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_S11CLK_SW_EN</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_S11CLK_GATE_DIS</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_S10CLK_SW_EN</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_S10CLK_GATE_DIS</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_M15CLK_SW_EN</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_M15CLK_GATE_DIS</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_M14CLK_SW_EN</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_M14CLK_GATE_DIS</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_M13CLK_SW_EN</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_M13CLK_GATE_DIS</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_M12CLK_SW_EN</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_M12CLK_GATE_DIS</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_M11CLK_SW_EN</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_M11CLK_GATE_DIS</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_M10CLK_SW_EN</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_M10CLK_GATE_DIS</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_CLK_SW_EN</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBCR1_CLK_GATE_DIS</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_USB_CLK_GATE_CTRL</spirit:name>
<spirit:description>USB Dynamic Clock Gate Control Register</spirit:description>
<spirit:addressOffset>0X034</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PM_311</spirit:name>
<spirit:description></spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPH_ACLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPH_ACLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPH_RXCLKA_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPH_RXCLKA_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPH_TXCLKB_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPH_TXCLKB_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPH_RXCLKB_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPH_RXCLKB_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPH_TXCLKA_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPH_TXCLKA_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPH_CLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPH_CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_ACLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_ACLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_RXCLKA_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_RXCLKA_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_TXCLKB_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_TXCLKB_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_RXCLKB_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_RXCLKB_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_TXCLKA_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_TXCLKA_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_CLK_GATE_DIS</spirit:name>
<spirit:description>1 = sw control enable  0 = hardware dynamic gating</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable in sw mode  0 = clock disable in sw mode</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_ISP_CLK_RES_CTRL</spirit:name>
<spirit:description>ISP Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X038</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>ISP_PDWN</spirit:name>
<spirit:description>isp power down control  this field is active high.</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_REPAIR_MEM_CTRL_TRIG</spirit:name>
<spirit:description>isp repairable memory control trigger  1 = triggers isp repairable memory control  this register is hardware cleared when the repair to memory control is done.</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_REPAIR_MEM_CTRL_DONE_BYPASS</spirit:name>
<spirit:description>isp repairable memory control done bypass in isp hardware mode  this field is valid when the isp is in hardware mode (isp_hw_mode = 1).</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_MCU_CLK_EN</spirit:name>
<spirit:description>isp mcu function clock enable  1 = clock enabled  0 = clock disabled</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_MCU_CLK_RSTN</spirit:name>
<spirit:description>isp mcu clock reset  0 = reset</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_MCU_CLK_SEL</spirit:name>
<spirit:description>isp mcu clock divider  0 = 312mhz  1 = 416mhz</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_MCU_CLK_DIV</spirit:name>
<spirit:description>isp mcu clock divider  isp_mcu_clk = clk/ (this field +1)</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_CI_BUS_CLK_FC_REQ</spirit:name>
<spirit:description>isp_ci bus clock fc request  1 = triggers a frequency change  this field is hardware cleared when the frequency change is done.</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_CI_BUS_CLK_SEL</spirit:name>
<spirit:description>isp_ci bus clock select  0x0 =pll1-624 mhz  0x1 = pll1-832 mhz  0x2 = pll1-499m  0x3 =  pll4_div3</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_CI_BUS_CLK_DIV</spirit:name>
<spirit:description>isp_ci bus clock divide ratio  isp_ci_divided_bus_clk = isp_ci_bus_clk / (this field +1)</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_CI_BUS_CLK_EN</spirit:name>
<spirit:description>isp_ci bus clk enable  this field is the dma clk enable for ccic and isp. it controls the first level axi clock gating for ccic and isp. the second level axi clock gating for ccic and isp each have separate gating control registers.&lt; p&gt;1 = clock enabled&lt;</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_CI_BUS_CLK_RST</spirit:name>
<spirit:description>isp_ci bus clk reset  0 = reset&lt;p&gt;this reset will reset all the axi logic in sc2 expect isp axi logic</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_HW_MODE</spirit:name>
<spirit:description>isp hardware on/off control mode  1 = hardware controls isp on/off procedure</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_SLEEP2</spirit:name>
<spirit:description>isp power switch sleep2</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_SLEEP1</spirit:name>
<spirit:description>isp power switch sleep1</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_ISOB</spirit:name>
<spirit:description>isp isolation cell enable</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_CLK_SEL</spirit:name>
<spirit:description>isp function clock source select: [bit9, bit3, bit2]   0x0 = 416 mhz  0x1 = 499 mhz  0x2 = 624   0x3 = pll4_div4   0x4 = pll5_div3   0x5= pll5_div5  0x6 = pll2_div4   0x7 = pll3_div3</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_CLK_FC_REQ</spirit:name>
<spirit:description>isp function clk fc request  1 = triggers a frequency change  this field is hardware cleared when the frequency change is done.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_CLK_DIV</spirit:name>
<spirit:description>isp function clock divide ratio  isp_clk = isp_clk_div / (this field +1)</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_AXI_RESETN</spirit:name>
<spirit:description>isp axi resetn  0 =  reset</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_CLK_EN</spirit:name>
<spirit:description>isp function clock enable  1 = clock enabled  0 = clock disabled</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_CLK_RSTN</spirit:name>
<spirit:description>isp function clock reset  0 = reset</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_PMU_CLK_GATE_CTRL</spirit:name>
<spirit:description>PMU Dynamic Clock Gate Control Register</spirit:description>
<spirit:addressOffset>0X040</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>1248M_D1P_EN</spirit:name>
<spirit:description>1 = clock enable  0 = clock disable. in d0, this bit is not used</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>832M_D1P_EN</spirit:name>
<spirit:description>1 = clock enable  0 = clock disable. in d0, this bit is not used</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>624M_D1P_EN</spirit:name>
<spirit:description>1 = clock enable  0 = clock disable. in d0, this bit is not used</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>499M_D1P_EN</spirit:name>
<spirit:description>1 = clock enable  0 = clock disable. in d0, this bit is not used</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>416M_D1P_EN</spirit:name>
<spirit:description>1 = clock enable  0 = clock disable. in d0, this bit is not used</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>312M_D1P_EN</spirit:name>
<spirit:description>1 = clock enable  0 = clock disable. in d0, this bit is not used</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ULPI_CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable  0 = clock disable</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_32K_CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable  0 = clock disable</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SYS_1M_CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable  0 = clock disable</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SYS_62P4M_CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable  0 = clock disable. if &lt;62p4m_clock_gen_input_312m_clk_sw_en&gt; is 0, this bit is unuseful</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>62P4M_CLOCK_GEN_INPUT_312M_CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable  0 = clock disable</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_13M_3P25M_INPUT_CLK_EN</spirit:name>
<spirit:description>1 = clock enable  0 = clock disable</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ICU_ACLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable    0 = clock disable. this bit is only used when &lt;icu_aclk_en_ctrl_mode&gt;=1</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ICU_ACLK_EN_CTRL_MODE</spirit:name>
<spirit:description>1 = clock enable controlled by sw register bit &lt;icu_aclk_sw_en&gt;    0 = clock enable controlled by hardware dynamic gating</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_PMU_CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable    0 = clock disable. this bit is only used when &lt;ap_pmu_clk_en_ctrl_mode&gt;=1</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_PMU_CLK_EN_CTRL_MODE</spirit:name>
<spirit:description>1 = clock enable controlled by sw register bit &lt;ap_pmu_clk_sw_en&gt;    0 = clock enable controlled by hardware dynamic gating</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_PMU_CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable    0 = clock disable. this bit is only used when &lt;mp_pmu_clk_en_ctrl_mode&gt;=1</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_PMU_CLK_EN_CTRL_MODE</spirit:name>
<spirit:description>1 = clock enable controlled by sw register bit &lt;mp_pmu_clk_sw_en&gt;    0 = clock enable controlled by hardware dynamic gating</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_391</spirit:name>
<spirit:description>reserved for future use</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SYS_ACLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable    0 = clock disable. this bit is only used when &lt;sys_aclk_en_ctrl_mode&gt;=1</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SYS_ACLK_EN_CTRL_MODE</spirit:name>
<spirit:description>1 = clock enable controlled by sw register bit &lt;sys_aclk_sw_en&gt;    0 = clock enable controlled by hardware dynamic gating</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_394</spirit:name>
<spirit:description>reserved for future use</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FC_SM_REF_CLK_SW_EN</spirit:name>
<spirit:description>1 = clock enable    0 = clock disable. this bit is only used when &lt;fc_sm_ref_clk_en_ctl_mode&gt;=1</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FC_SM_REF_CLK_EN_CTL_MODE</spirit:name>
<spirit:description>1 = clock enable controlled by sw register bit &lt;fc_sm_ref_clk_sw_en&gt;    0 = clock enable controlled by hardware dynamic gating</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_LCD_CLK_RES_CTRL1</spirit:name>
<spirit:description>LCD Clock/Reset Control Register1</spirit:description>
<spirit:addressOffset>0X044</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MIPI_BIT_CLK_FC_REQ</spirit:name>
<spirit:description>mipi bit clk fc request  write 1 to trigger a frequency change. this field is hardware cleared when the frequency change completes.</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_PXCLK_FC_REQ</spirit:name>
<spirit:description>lcd pxclk fc request  write 1 to trigger a frequency change. this field is hardware cleared when the frequency change completes.</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_MCLK_FC_REQ</spirit:name>
<spirit:description>lcd mclk fc request  write 1 to trigger a frequency change. this field is hardware cleared when the frequency change completes.</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_ACLK_FC_REQ</spirit:name>
<spirit:description>lcd aclk fc request  write 1 to trigger a frequency change. this field is hardware cleared when the frequency change completes.</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_HW_MODE407</spirit:name>
<spirit:description>hardware control mode for lcd power up and power down</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_SLEEP2</spirit:name>
<spirit:description>lcd power switch sleep2</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_SLEEP1</spirit:name>
<spirit:description>lcd power switch sleep1</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_ISOB</spirit:name>
<spirit:description>lcd isolation wrapper  0 = enable isolation (lcd powr-down mode)  1 = disable isolation (lcd active mode)</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MIPI_BIT_BLANK_MSK</spirit:name>
<spirit:description>mipi bit clk fc wait blank signal mask   0 wait lcd blank signal   1 not wait lcd blank signal</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MIPI_BIT_CLK_SEL</spirit:name>
<spirit:description>mipi bit clk clock select   0x0 = 832mhz mhz  0x1 = 624mhz  0x2 = pll5_div2   0x3 = pll3_div2   0x4 =1248    0x5 = 499    0x6 = pll4_div2    0x7 = pll3_div3</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MIPI_BIT_CLK_DIV</spirit:name>
<spirit:description>mipi bit clock divide ratio  mipi_bit_clk = clock source/ (this field +1)</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MIPI_BIT_CLK_EN</spirit:name>
<spirit:description>mipi bit clk enable   0x0 = disable   0x1 =enable</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MIPI_BIT_CLK_RST</spirit:name>
<spirit:description>mipi bit clk  reset    0x0 = reset    0x1 = no reset</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_ACLK_BLANK_MSK</spirit:name>
<spirit:description>lcd aclk fc wait blank signal mask   0 wait lcd blank signal   1 not wait lcd blank signal</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_ACLK_SEL</spirit:name>
<spirit:description>lcd axi clock select  0x0 = 416 mhz  0x1 = 499 mhz  0x2 = 624 clock  0x3 = pll5_div2</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_ACLK_DIV</spirit:name>
<spirit:description>lcd axi clock divide ratio  lcd_aclk = clock source  / (this field +1)</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_ACLK_EN</spirit:name>
<spirit:description>lcd axi enable   0x0 = disable   0x1 =enable</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_ACLK_QCHAN_MASK</spirit:name>
<spirit:description>lcd axi q-channel mask   0 = not mask, q-channel enable    1 mask, q-channel disabled</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_HCLK_SWAP_CTRL</spirit:name>
<spirit:description>lcd hclk swap  this field is used to control the hclk source of lcd in d1p mode.  0x0 = system fabric clock for lcd hclk source in d1p mode  0x1 = bypass vctxo clock for lcdhclk source in d1p mode</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_HCLK_EN</spirit:name>
<spirit:description>lcd  hclk enable   0x0 = disabled   0x1= enabled</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_SW_RST</spirit:name>
<spirit:description>lcd software reset    0x0 = reset    0x1 = no reset</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DSI_ESCCLK_RESET</spirit:name>
<spirit:description>dsi esc clock reset  0 = reset</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DSI_ESC_EN</spirit:name>
<spirit:description>dsi esc clock enable  1 = ref clock enabled  0 = ref clock disabled</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DSI_ESC_SEL</spirit:name>
<spirit:description>dsi esc clock select  0x0 = 52 mhz  0x1 = 48 mhz  0x2 = 26 mhz  0x3 = 78 mhz</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_LCD_CLK_RES_CTRL2</spirit:name>
<spirit:description>LCD Clock/Reset Control Register2</spirit:description>
<spirit:addressOffset>0X04C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>LCD_PXCLK_BLANK_MSK</spirit:name>
<spirit:description>lcd pxclk fc wait blank signal mask   0 wait lcd blank signal   1 not wait lcd blank signal</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_PXCLK_SEL</spirit:name>
<spirit:description>lcd pxclkclock select   0x0 = 624mhz mhz  0x1 = 499mhz  0x2 = pll5_div3   0x3 = pll3_div4   0x4 =pll4_div4    0x5 = pll1_416</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_PXCLK_DIV</spirit:name>
<spirit:description>lcd pxclk clock divide ratio   lcd_pxclk = clock source/ (this field +1)</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_PXCLK_EN</spirit:name>
<spirit:description>lcd pxclk enable   0x0 = disable   0x1 =enable</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_MCLK_BLANK_MSK</spirit:name>
<spirit:description>lcd mclk fc wait blank signal mask   0 wait lcd blank signal   1 not wait lcd blank signal</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_MCLK_SEL</spirit:name>
<spirit:description>lcd mclkclock select   0x0 = 624mhz mhz  0x1 = 499mhz  0x2 = pll5_div3   0x3 = pll5_div4   0x4 =pll4_div4    0x5 = pll1_416   0x6= pll3_div4 &lt;0x7&gt; pll4_div3</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_MCLK_DIV</spirit:name>
<spirit:description>lcd mclk clock divide ratio   lcd_mclk = clock source/ (this field +1)</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_MCLK_EN</spirit:name>
<spirit:description>lcd mclk enable   0x0 = disable   0x1 =enable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CCIC_CLK_RES_CTRL</spirit:name>
<spirit:description>CCIC Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X050</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CCIC_ISP_HCLK_SWAP_CTRL</spirit:name>
<spirit:description>ccic isp hclk swap  this field is used to control the hclk source of ccic and isp in d1p mode.  0x0 = system fabric clock for ccic and isp hclk source in d1p mode  0x1 = bypass vctxo clock for ccic and isp hclk source in d1p mode</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCICI_CLK4X_SEL</spirit:name>
<spirit:description>cmos camera interface controller clock source select  0x0 = pll3_div4  0x1 = pll4_div3  0x2 = 624  0x3 = pll3_div3   0x4 = 832  0x5= pll4_div2  0x6 = pll3_div2  0x7 = 1248m</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_CCIC_AHB_RST</spirit:name>
<spirit:description>ahb clock reset for ccic and isp  0 = reset</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_CCIC_AHBCLK_EN</spirit:name>
<spirit:description>ahb clock enable for ccic and isp  1 = clock enabled  0 = clock disabled</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CICIC_CLK4X_DIV</spirit:name>
<spirit:description>ci function clock divide ratio  ci_fnc_clk = ci_fnc_clk_div / (this field +1)</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC_CLK4X_FC_REQ</spirit:name>
<spirit:description>ccic function clk4x fc request  write 1 to trigger a frequency change. this field is hardware cleared when the frequency change completes.</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_PHYCLK_SEL</spirit:name>
<spirit:description>ccic1 phy clock select  0 = 104 mhz  1 = 52 mhz</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_PHYCLK_EN</spirit:name>
<spirit:description>ccic1 phy clock enable  1 = phy clock enabled  0 = phy clock disabled</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC_CLK4X_EN</spirit:name>
<spirit:description>cmos camera interface controller peripheral clock enable  1 = peripheral clock enabled  0 = peripheral clock disabled</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC1_PHYCLK_RST</spirit:name>
<spirit:description>ccic1 phy clock reset  this clock is also used for dphy reset.  0 = reset</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC_CLK4X_RST</spirit:name>
<spirit:description>cmos camera interface controller peripheral reset  0 = reset</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_SDH0_CLK_RES_CTRL</spirit:name>
<spirit:description>SDH0 Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X054</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SDH0_CLK_FC_REQ</spirit:name>
<spirit:description>sdh0 clock frequency change request  when this field is written as 1, it will force sdh0_clk_div to work.  this field will be automatically cleared by hardware when clock switch is done.</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH0_CLK_DIV</spirit:name>
<spirit:description>sdh0 clock frequency divisor  0x0 to 0x7 = 
sdh0_clk = sdh0 source clock/(sdh0_clk_div + 1)</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH0_CLK_SEL</spirit:name>
<spirit:description>sdh0 clock source select
  0=416mhz(clk_in_416m_pll1)
  1=624mhz(clk_in_pll1_2x)
  2=clk_in_pll6_div2
  3=400mhz(clk_in_pll6_div4)</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH0_CLK_EN</spirit:name>
<spirit:description>sdh0 peripheral clock enable  1 = peripheral clock enabled  0 = peripheral clock disabled</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH_AXICLK_EN</spirit:name>
<spirit:description>all sdh axi clock enable  this field is used to enable the axi click for all 3 sdh modules.  1 = axi clock enabled  0 = axi clock disabled</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH0_RST</spirit:name>
<spirit:description>sdh0 peripheral reset  0 = reset</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH_AXI_RST</spirit:name>
<spirit:description>all sdh axi reset  this field is used to perform an axi reset for all 3 sdh modules.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_SDH1_CLK_RES_CTRL</spirit:name>
<spirit:description>SDH1 Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X058</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SDH1_CLK_FC_REQ</spirit:name>
<spirit:description>sdh1 clock frequency change request  when this field is written as 1, it will force sdh1_clk_div to work.  this field will be automatically cleared by hardware when clock switch is done.</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH1_CLK_DIV</spirit:name>
<spirit:description>sdh1 clock frequency divisor  0-7 = sdh1_clk = sdh1 source clock/(sdh1_clk_div + 1)</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH1_CLK_SEL</spirit:name>
<spirit:description>sdh1 clock source select
  0=416mhz(clk_in_416m_pll1)
  1=624mhz(clk_in_pll1_2x)
  2=clk_in_pll6_div2
  3=400mhz(clk_in_pll6_div4)</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH1_CLK_EN</spirit:name>
<spirit:description>sdh1 peripheral clock enable  1 = peripheral clock enabled  0 = peripheral clock disabled</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH1_RST</spirit:name>
<spirit:description>sdh1 peripheral reset  0 = reset</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_USB_CLK_RES_CTRL</spirit:name>
<spirit:description>USB Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X05C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>USB_SS_SCALEDOWN_MODE</spirit:name>
<spirit:description>usb simulation scaledown mode, when this signal is enabled during simulation, the core uses scaled-down timing values, resulting in faster simulations.  0 = disable all scale-downs   1 = enable scale-down of all timing values except device mode suspend and resume   2 = enable scale-down of device mode suspend and resume timing values only   3 = enable all above scale-down timing values.</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_BYPASS_DEB_FILTER</spirit:name>
<spirit:description>usb bypass debounce filters for avalid, bvalid, vbusvalid, sessend, iddig signal when enabled  1 =  enabled  0 = disabled</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_AXICLK_EN</spirit:name>
<spirit:description>usb axi clock enable  1 = axi clock enabled  0 = axi clock disabled</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_AXI_RST</spirit:name>
<spirit:description>usb axi reset  0 = reset   1 = de-reset</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_NF_CLK_RES_CTRL</spirit:name>
<spirit:description>NAND Flash Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X060</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>NF_ECC_RES</spirit:name>
<spirit:description>nand flash ecc reset  0 = reset</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NF_ECC_CLK_EN</spirit:name>
<spirit:description>nand flash ecc clock enable  1 = ecc clock enabled  0 = ecc clock disabled</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NF_CLK_SEL</spirit:name>
<spirit:description>nand flash clock select  0 = 156 mhz  1 = 78 mhz</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NF_CLK_EN</spirit:name>
<spirit:description>nand flash peripheral clock enable  1 = peripheral clock enabled  0 = peripheral clock disabled</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NF_AXICLK_EN</spirit:name>
<spirit:description>nand flash axi clock enable  1 = axi clock enabled  0 = axi clock disabled</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NF_RST</spirit:name>
<spirit:description>nand flash peripheral reset  0 = reset</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NF_AXI_RST</spirit:name>
<spirit:description>nand flash axi reset</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_DMA_CLK_RES_CTRL</spirit:name>
<spirit:description>DMA Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X064</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DMA_AXICLK_EN</spirit:name>
<spirit:description>dma axi clock enable  1 = axi clock enabled  0 = axi clock disabled</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DMA_AXI_RST</spirit:name>
<spirit:description>dma axi reset</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_AES_CLK_RES_CTRL</spirit:name>
<spirit:description>AES Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X068</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>WTM_CLK_SEL</spirit:name>
<spirit:description>wtm clock select  1 = 104 mhz  0 = 208 mhz</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WTM_CLK_EN</spirit:name>
<spirit:description>wtm clock enable  1 = wtm clock enabled  0 = wtm clock disabled</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WTM_RST</spirit:name>
<spirit:description>wtm clock reset</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_MCB_CLK_RES_CTRL</spirit:name>
<spirit:description>MCB Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X06C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>ACLK_SW_RST</spirit:name>
<spirit:description>mcb aclk port reset  0 = reset</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_SW_RST</spirit:name>
<spirit:description>mcb dclk domain reset  0 = reset</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CP_IMR</spirit:name>
<spirit:description>PMU CP Interrupt Mask Register</spirit:description>
<spirit:addressOffset>0X070</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AP_C2_FC_INTR_MASK</spirit:name>
<spirit:description>frequency change done by ap cluster2 interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE9_IDLE_WAKE_INTR_MASK564</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core9 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE8_IDLE_WAKE_INTR_MASK565</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core8 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C1_FC_INTR_MASK</spirit:name>
<spirit:description>frequency change done by ap cluster1 interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE7_IDLE_WAKE_INTR_MASK567</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core7 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE6_IDLE_WAKE_INTR_MASK568</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core6 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE5_IDLE_WAKE_INTR_MASK569</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core5 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE4_IDLE_WAKE_INTR_MASK570</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core4 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SP_CORE_IDLE_WAKE_INTR_MASK572</spirit:name>
<spirit:description>debug only: &lt;var processor: &lt;var processor: &lt;var processor: &lt;var processor: &lt;var processor: secure&gt;&gt;&gt;&gt;&gt; core idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE3_IDLE_WAKE_INTR_MASK573</spirit:name>
<spirit:description>debug only:
&lt;var processor: application&gt; core3 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE2_IDLE_WAKE_INTR_MASK574</spirit:name>
<spirit:description>debug only:
&lt;var processor: application&gt; core2 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE1_IDLE_WAKE_INTR_MASK575</spirit:name>
<spirit:description>debug only:
&lt;var processor: application&gt; core1 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE0_IDLE_WAKE_INTR_MASK576</spirit:name>
<spirit:description>debug only:
&lt;var processor: application&gt; core0 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_IDLE_WAKE_INTR_MASK577</spirit:name>
<spirit:description>debug only: cp idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACLK_FC_DONE_INTR_MASK578</spirit:name>
<spirit:description>debug only: aclk frequency change done interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_FC_DONE_INTR_MASK579</spirit:name>
<spirit:description>debug only: dclk frequency change done interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_FC_DONE_INTR_MASK</spirit:name>
<spirit:description>debug only: frequency change done for ap interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_DONE_INTR_MASK581</spirit:name>
<spirit:description>debug only: frequency change done for cp interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C0_FC_INTR_MASK</spirit:name>
<spirit:description>frequency change done by ap cluster0 interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_INTR_MASK583</spirit:name>
<spirit:description>frequency change done by cp interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CP_IRWC</spirit:name>
<spirit:description>PMU CP Interrupt READ/WRITE Clear Register</spirit:description>
<spirit:addressOffset>0X074</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AP_C2_FC_DONE_INTR_IRST591</spirit:name>
<spirit:description>ap cluster2 frequency change done interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE9_IDLE_WAKE_INTR_IRST593</spirit:name>
<spirit:description>&lt;var processor: application&gt; core9 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE8_IDLE_WAKE_INTR_IRST594</spirit:name>
<spirit:description>&lt;var processor: application&gt; core8 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C1_FC_DONE_INTR_IRST595</spirit:name>
<spirit:description>ap cluster1 frequency change done interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE7_IDLE_WAKE_INTR_IRST596</spirit:name>
<spirit:description>&lt;var processor: application&gt; core7 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE6_IDLE_WAKE_INTR_IRST597</spirit:name>
<spirit:description>&lt;var processor: application&gt; core6 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE5_IDLE_WAKE_INTR_IRST598</spirit:name>
<spirit:description>&lt;var processor: application&gt; core5 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE4_IDLE_WAKE_INTR_IRST599</spirit:name>
<spirit:description>&lt;var processor: application&gt; core4 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SP_CORE_IDLE_WAKE_INTR_IRST601</spirit:name>
<spirit:description>&lt;var processor: &lt;var processor: &lt;var processor: &lt;var processor: &lt;var processor: &lt;var processor: secure&gt;&gt;&gt;&gt;&gt;&gt; idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE3_IDLE_WAKE_INTR_IRST602</spirit:name>
<spirit:description>&lt;var processor: application&gt; core3 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE2_IDLE_WAKE_INTR_IRST603</spirit:name>
<spirit:description>&lt;var processor: application&gt; core2 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE1_IDLE_WAKE_INTR_IRST604</spirit:name>
<spirit:description>&lt;var processor: application&gt; core1 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE0_IDLE_WAKE_INTR_IRST605</spirit:name>
<spirit:description>&lt;var processor: application&gt; core0 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_IDLE_WAKE_INTR_IRST606</spirit:name>
<spirit:description>cp idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACLK_FC_DONE_INTR_IRST607</spirit:name>
<spirit:description>aclk frequency change done interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_FC_DONE_INTR_IRST608</spirit:name>
<spirit:description>dclk frequency change done interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C0_FC_DONE_INTR_IRST609</spirit:name>
<spirit:description>ap cluster0 frequency change done interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_DONE_INTR_IRST610</spirit:name>
<spirit:description>cp frequency change done interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_FC_INTR_IRST611</spirit:name>
<spirit:description>ap fc interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_INTR_IRST612</spirit:name>
<spirit:description>cp fc interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CP_ISR</spirit:name>
<spirit:description>PMU CP Interrupt Status Register</spirit:description>
<spirit:addressOffset>0X078</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AP_C2_FC_DONE_INTR_ISR620</spirit:name>
<spirit:description>ap cluster2 frequency change done interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE9_IDLE_WAKE_INTR_ISR622</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 9 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE8_IDLE_WAKE_INTR_ISR623</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 8 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C1_FC_DONE_INTR_ISR624</spirit:name>
<spirit:description>ap cluster1 frequency change done interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE7_IDLE_WAKE_INTR_ISR625</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 7 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE6_IDLE_WAKE_INTR_ISR626</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 6 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE5_IDLE_WAKE_INTR_ISR627</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 5 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE4_IDLE_WAKE_INTR_ISR628</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 4 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SP_CORE_IDLE_WAKE_INTR_ISR630</spirit:name>
<spirit:description>&lt;var processor: &lt;var processor: &lt;var processor: &lt;var processor: &lt;var processor: secure&gt;&gt;&gt;&gt;&gt; idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE3_IDLE_WAKE_INTR_ISR631</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 3 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE2_IDLE_WAKE_INTR_ISR632</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 2 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE1_IDLE_WAKE_INTR_ISR633</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 1 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE0_IDLE_WAKE_INTR_ISR634</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 0 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_IDLE_WAKE_INTR_ISR635</spirit:name>
<spirit:description>cp idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACLK_FC_DONE_INTR_ISR636</spirit:name>
<spirit:description>aclk frequency change done interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_FC_DONE_INTR_ISR637</spirit:name>
<spirit:description>dclk frequency change done interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C0_FC_DONE_INTR_ISR638</spirit:name>
<spirit:description>ap cluster0 frequency change done interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_DONE_INTR_ISR639</spirit:name>
<spirit:description>cp frequency change done interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_FC_ISR640</spirit:name>
<spirit:description>ap fc interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_ISR641</spirit:name>
<spirit:description>cp fc interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_SD_ROT_WAKE_CLR</spirit:name>
<spirit:description>SDIO/Rotary Wake Clear Register</spirit:description>
<spirit:addressOffset>0X07C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RSVD648</spirit:name>
<spirit:description>reserve for future use</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_CHGDET_WK_STATUS</spirit:name>
<spirit:description>usb line charge detect wake up status</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_ID_WK_STATUS</spirit:name>
<spirit:description>usb line id wake up status</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_VBUS_WK_STATUS</spirit:name>
<spirit:description>usb line vbus valid wake up status</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_LINE1_WK_STATUS</spirit:name>
<spirit:description>usb line state1 wake up status</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_LINE0_WK_STATUS</spirit:name>
<spirit:description>usb line state0 wake up status</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RSVD654</spirit:name>
<spirit:description>reserve for future use</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_CHGDET_WK_CLR</spirit:name>
<spirit:description>usb line charge detect wake up clear  1 = clear   this bit is self-cleared by hardware</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_ID_WK_CLR</spirit:name>
<spirit:description>usb line id wake up clear  1 = clear   this bit is self-cleared by hardware</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_VBUS_WK_CLR</spirit:name>
<spirit:description>usb line vbus valid wake up clear  1 = clear   this bit is self-cleared by hardware</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_LINE1_WK_CLR</spirit:name>
<spirit:description>usb line state1 wake up clear  1 = clear   this bit is self-cleared by hardware</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_LINE0_WK_CLR</spirit:name>
<spirit:description>usb line state0 wake up clear  1 = clear   this bit is self-cleared by hardware</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RSVD660</spirit:name>
<spirit:description>reserve for future use</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_CHGDET_WK_MASK</spirit:name>
<spirit:description>usb line charge detect wake up enable  1 = enable</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_ID_WK_MASK</spirit:name>
<spirit:description>usb line id wake up enable  1 = enable</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_VBUS_WK_MASK</spirit:name>
<spirit:description>usb line vbus valid wake up enable  1 = enable</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_LINE1_WK_MASK</spirit:name>
<spirit:description>usb line state1 wake up enable  1 = enable</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_LINE0_WK_MASK</spirit:name>
<spirit:description>usb line state0 wake up enable  1 = enable</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CS_WK_STATUS</spirit:name>
<spirit:description>cs wake up status</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH2_WK_CLR</spirit:name>
<spirit:description>sdh2 wake clear  1 = sdh2 wake event clear  this bit is self-cleared by hardware</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CS_WK_CLR</spirit:name>
<spirit:description>clear of dap power wake up request (dap csyspwrupreq)  1 = clear dap_req wakeup</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CS_WK_MASK</spirit:name>
<spirit:description>dap power wake up enable (dap csyspwrupreq)  1 = enable</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>KB_WK_CLR</spirit:name>
<spirit:description>keypad wake clear  1 = rot wake event clear  this bit is self-cleared by hardware</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ROT_WK_CLR</spirit:name>
<spirit:description>rotary wake clear  1 = rot wake event clear  this bit is self-cleared by hardware</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH1_WK_CLR</spirit:name>
<spirit:description>sdh1 wake clear  1 = sdh1 wake event clear  this bit is self-cleared by hardware</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH0_WK_CLR</spirit:name>
<spirit:description>sdh0 wake clear  1 = sdh0 wake event clear  this bit is self-cleared by hardware</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_PWR_STBL_TIMER</spirit:name>
<spirit:description>Power Stable Timer Register</spirit:description>
<spirit:addressOffset>0X084</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PM_PWR_CLK_PRE683</spirit:name>
<spirit:description>clock prescaler for timer count  0x0 = divide by 1  0x1 = divide by 1  0x2 = divide by 2  all other values use an incremental divider.</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_PWR_UP_STBL_TIMER684</spirit:name>
<spirit:description>power up stable timer  stable time for power up during core idle mode in 26 mhz unit</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_PWR_DWN_STBL_TIMER685</spirit:name>
<spirit:description>power down stable timer  stable time for the power down during core idle mode in 26 mhz unit</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_DEBUG_REG</spirit:name>
<spirit:description></spirit:description>
<spirit:addressOffset>0X088</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MIPI_DSI_DPHY_VDD_DVM_VALID</spirit:name>
<spirit:description>mipi dsi dphy vdd dvm valid check  1 = mipi dsi dphy vdd dvm valid  0 = mipi dsi dphy vdd dvm invalid</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE_GBL_IRQ_MASK_CLR_DIS</spirit:name>
<spirit:description>&lt;var processor: application&gt; core gbl_irq_mask auto clear disable  pmu can auto clear the &lt;var processor: application&gt; core gbl_irq_mask to enable interrupt.  0 = auto clear function enabled  1 = auto clear function disabled</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_GBL_IRQ_MASK_CLR_DIS</spirit:name>
<spirit:description>cp gbl_irq_mask auto clear disable  pmu can auto clear cp gbl_irq_mask to enable interrupt.  0 = auto clear function enabled  1 = auto clear function disabled</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_HOT_RESET_PROT_EN</spirit:name>
<spirit:description>&lt;var processor: comm&gt; silent reset protection enable  1 = enable &lt;var processor: comm&gt; silent reset bus protection feature  0 = no bus protection, silent reset will reset &lt;var processor: comm&gt; right away</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_LCD_BLANK_CHECK</spirit:name>
<spirit:description>mask lcd blank check  this field is used for debug only - mask the lcd blank indication check for ddr frequency change.  1 = mask the lcd blank indication  0 = normal mode with lcd blank check.</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MIPI_CSI_DPHY_4LN_VDD_DVM_VALID</spirit:name>
<spirit:description>mipi csi 4 lane dphy vdd dvm valid check  1 = mipi 4 lane csi dphy vdd dvm valid  0 = mipi 4 lane csi dphy vdd dvm invalid</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MIPI_CSI_DPHY_2LN_VDD_DVM_VALID</spirit:name>
<spirit:description>mipi dphy vdd dvm valid check  1 = mipi csi 2 lane dphy vdd dvm valid  0 = mipi 2 lane csi dphy vdd dvm invalid</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FUNC_PLL_BYPASS</spirit:name>
<spirit:description>func pll bypass  1 = 26 mhz  0 = 624 mhz</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_MC_SW_IDLE_INDICATION</spirit:name>
<spirit:description>mask memory controller software idle indication  debug only - mask the memory controller software idle indication check .  1 = mask the memory controller software idle indication during ap idle process.  0 = normal mode.</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_WFI_FC</spirit:name>
<spirit:description>ap frequency change when in wfi  1 = allow a frequency change when core2 is in wfi  0 = do not allow a frequency change when core2 is in wfi</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_WFI_FC</spirit:name>
<spirit:description>cp frequency change when in wfi  1 = allow frequency change when core1 is in wfi  0 = do not allow a frequency change when core1 is in wfi</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_MC_CLK_ON_CHECK</spirit:name>
<spirit:description>debug only - mask the memory controller clock on indication from the memory controller.  1 = mask the memory controller clock on indication  0 = normal mode.</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_MC_CLK_OFF_CHECK</spirit:name>
<spirit:description>debug only - mask the memory controller clock off indication from the memory controller .  1 = mask the memory controller clock off indication.  0 = normal mode.</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_AP_JTAG_IDLE_INDICATION</spirit:name>
<spirit:description>debug only - mask the ap jtag idle indication check.  1 = mask the ap jtag idle indication.  0 = normal mode.</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_CP_JTAG_IDLE_INDICATION</spirit:name>
<spirit:description>debug only - mask the cp jtag idle indication check.  1 = mask the cp jtag idle indication.  0 = normal mode.</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_MAIN_CLK_ON_CHECK</spirit:name>
<spirit:description>debug only - mask the main clock on indication check during ap idle process. if this bit is set then ap idle sequence will not wait for the acknowledge from main clock on indication.  1 = mask the mc idle indication during ap idle process. 0 = normal mod</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_MAIN_CLK_OFF_CHECK</spirit:name>
<spirit:description>debug only - mask the main clock off indication check during ap idle process. if this bit is set then ap idle sequence will not wait for the acknowledge from main clock off indication.  1 = mask the memory controller idle indication during ap idle proces</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_MC_IDLE_INDICATION</spirit:name>
<spirit:description>debug only - mask the memory controller idle indication check during ap idle process. if this bit is set then ap idle sequence will not wait for the acknowledge from memory controller idle indication.1 = mask the memory controller idle indication during a</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_DMA_IDLE_INDICATION</spirit:name>
<spirit:description>debug only - mask the dma idle indication check during ap idle process. if this bit is set then ap idle sequence will not wait for the acknowledge from dma idle indication.1 = mask the dma idle indication during ap idle process.0 = normal mode.</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_AP_IDLE_IND</spirit:name>
<spirit:description>debug only - mask the ap idle indication check during ap idle process. if this bit is set then ap idle sequence will not wait for the acknowledge from ap idle indication.  1 = mask the ap idle indication during ap idle process.  0 = normal mode.</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_CP_IDLE_IND</spirit:name>
<spirit:description>debug only - mask the cp idle indication check during ap idle process. if this bit is set then ap idle sequence will not wait for the acknowledge from cp idle indication.  1 = mask the cp idle indication during ap idle process.  0 = normal mode.</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_AP_CLK_ON_ACK_FOR_IDLE</spirit:name>
<spirit:description>debug only - mask the ap clock on acknowledge from the ap clock generation unit during core idle process. if this bit is set then core idle sequence will not wait for the acknowledge from ap clock generator.  1 = mask the ap clock on acknowledge during c</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_AP_CLK_OFF_ACK_FOR_IDLE</spirit:name>
<spirit:description>debug only - mask the ap clock off acknowledge from the ap clock generation unit during core idle process. if this bit is set then core idle sequence will not wait for the acknowledge from ap clock generator.  1 = mask the ap clock off acknowledge during</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_CP_CLK_ON_ACK_FOR_IDLE</spirit:name>
<spirit:description>debug only - mask the cp clock on acknowledge from the cp clock generation unit during core idle process. if this bit is set then core idle sequence will not wait for the acknowledge from cp clock generator.  1 = mask the cp clock on acknowledge during c</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_CP_CLK_OFF_ACK_FOR_IDLE</spirit:name>
<spirit:description>debug only - mask the cp clock off acknowledge from the cp clock generation unit during core idle process. if this bit is set then core idle sequence will not wait for the acknowledge from cp clock generator.  1 = mask the cp clock off acknowledge during</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_ACLK_CLK_OFF_ACK</spirit:name>
<spirit:description>debug only - mask the aclk clock off acknowledge from the cp clock generation unit during frequency change process. if this bit is set then frequency change sequence will not wait for the acknowledge from aclk clock generator.  1 = mask the aclk clock of</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_DCLK_CLK_OFF_ACK</spirit:name>
<spirit:description>debug only - mask the dclk clock off acknowledge from the cp clock generation unit during frequency change process. if this bit is set then frequency change sequence will not wait for the acknowledge from dclk clock generator.  1 = mask the dclk clock of</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_AP_CLK_OFF_ACK</spirit:name>
<spirit:description>debug only - mask the ap clock off acknowledge from the cp clock generation unit during frequency change process. if this bit is set then frequency change sequence will not wait for the acknowledge from ap clock generator.  1 = mask the ap clock off ackn</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_CP_CLK_OFF_ACK</spirit:name>
<spirit:description>debug only - mask the cp clock off acknowledge from the cp clock generation unit during frequency change process. if this bit is set then frequency change sequence will not wait for the acknowledge from cp clock generator.  1 = mask the cp clock off ackn</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_MC_HALT</spirit:name>
<spirit:description>debug only - mask the halt acknowledge from the memory controller during frequency change process. if this bit is set then frequency change sequence will not wait for the acknowledge from memory controller halt request.  1 = mask the halt acknowledge wai</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_AP_HALT</spirit:name>
<spirit:description>debug only - mask the halt acknowledge from the ap during frequency change process. if this bit is set then frequency change sequence will not wait for the acknowledge from ap halt request.  1 = mask the halt acknowledge wait during frequency change proc</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_CP_HALT</spirit:name>
<spirit:description>debug only - mask the halt acknowledge from the cp during frequency change process. if this bit is set then frequency change sequence will not wait for the acknowledge from cp halt request.  1 = mask the halt acknowledge wait during frequency change proc</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_SRAM_PWR_DWN</spirit:name>
<spirit:description>Core SRAM Power Down Register</spirit:description>
<spirit:addressOffset>0X08C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CP_L2_LOW_LEAKAGE_EN</spirit:name>
<spirit:description>cp l2 cache ram power down in software mode  1 = sram power down  0 = sram active</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_L2_LOW_LEAKAGE_DIS</spirit:name>
<spirit:description>cp l2 cache ram power down hardware control disable  1 = software control  0 = hardware control</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_L2_LOW_LEAKAGE_EN</spirit:name>
<spirit:description>ap l2 cache ram power down in software mode  1 = sram power down  0 = sram active</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_L2_LOW_LEAKAGE_DIS</spirit:name>
<spirit:description>ap l2 cache ram power down hardware control disable  1 = software control  0 = hardware control</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_SRAM_PDWN_CP</spirit:name>
<spirit:description>squ sram power down from cp  1 = sram power down  0 = sram active</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SQU_SRAM_PDWN_AP</spirit:name>
<spirit:description>squ sram power down from ap  1 = sram power down  0 = sram active</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_L1_LOW_LEAKAGE_EN</spirit:name>
<spirit:description>ap l1 cache ram power down in software mode  1 = sram power down  0 = sram active</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_L1_LOW_LEAKAGE_DIS</spirit:name>
<spirit:description>ap l1 cache ram power down hardware control disable  1 = software control  0 = hardware control</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_L1_LOW_LEAKAGE_EN</spirit:name>
<spirit:description>cp l1 cache ram power down in software mode  1 = sram power down  0 = sram active</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_L1_LOW_LEAKAGE_DIS</spirit:name>
<spirit:description>cp l1 cache ram power down hardware control disable  1 = software control  0 = hardware control</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CORE_STATUS</spirit:name>
<spirit:description>Core Status Register</spirit:description>
<spirit:addressOffset>0X090</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AP_CORE7_C2</spirit:name>
<spirit:description>&lt;var processor: application&gt; core7 in c2 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core7 is in c2 mode.  1 = &lt;var processor: application&gt; core7 is in c2 mode</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE7_C1</spirit:name>
<spirit:description>&lt;var processor: application&gt; core7 in c1 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core7 is in c1 mode.  1 = &lt;var processor: application&gt; core7 is in c1 mode (here c1 means external idle mode)</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE7_WFI_FLAG</spirit:name>
<spirit:description>&lt;var processor: application&gt; core7 wfi flag  this field reflects the wfi flag that is generated by core7. when core7 enters wfi, this field will be set..</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE6_C2</spirit:name>
<spirit:description>&lt;var processor: application&gt; core6 in c2 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core6 is in c2 mode.  1 = &lt;var processor: application&gt; core6 is in c2 mode</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE6_C1</spirit:name>
<spirit:description>&lt;var processor: application&gt; core6 in c1 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core6 is in c1 mode.  1 = &lt;var processor: application&gt; core6 is in c1 mode (here c1 means external idle mode)</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE6_WFI_FLAG</spirit:name>
<spirit:description>&lt;var processor: application&gt; core6 wfi flag  this field reflects the wfi flag that is generated by core6. when core6 enters wfi, this field will be set.</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE5_C2</spirit:name>
<spirit:description>&lt;var processor: application&gt; core5 in c2 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core5 is in c2 mode.  1 = &lt;var processor: application&gt; core5 is in c2 mode</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE5_C1</spirit:name>
<spirit:description>&lt;var processor: application&gt; core5 in c1 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core5 is in c1 mode.  1 = &lt;var processor: application&gt; core5 is in c1 mode (here c1 means external idle mode)</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE5_WFI_FLAG</spirit:name>
<spirit:description>&lt;var processor: application&gt; core5 wfi flag  this field reflects the wfi flag that is generated by core5. when core5 enters wfi, this field will be set.</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE4_C2</spirit:name>
<spirit:description>&lt;var processor: application&gt; core4 in c2 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core4 is in c2 mode.  1 = &lt;var processor: application&gt; core4 is in c2 mode</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE4_C1</spirit:name>
<spirit:description>&lt;var processor: application&gt; core4 in c1 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core4 is in c1 mode.  1 = &lt;var processor: application&gt; core4 is in c1 mode (here c1 means external idle mode)</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE4_WFI_FLAG</spirit:name>
<spirit:description>&lt;var processor: application&gt; core4 wfi flag  this field reflects the wfi flag that is generated by core4. when core4 enters wfi, this field will be set.</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C1_MPSUB_M2</spirit:name>
<spirit:description>&lt;q&gt;&lt;var processor: application mp&gt; cluster1 subsystem idle mode&lt;\q&gt; indication  this field is used to indicate whether or not the &lt;var processor: application mp&gt; subsystem is in m2 mode.  1 = &lt;var processor: application mp&gt; subsystem is in m2 mode</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C1_MPSUB_M1</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; cluster1 subsystem in m1 mode indication  this field is used to indicate whether or not the &lt;var processor: application mp&gt; subsystem is in m1 mode.  1 = &lt;var processor: application mp&gt; subsystem is in m1 mode (here m1 means &lt;var processor: application mp&gt; subsystem external idle mode)</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C1_MPSUB_IDLE_FLAG</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; cluster1  subsystem idle flag  this field reflects the and logic value of scu_idle and l2clkstopped generated in the &lt;var processor: application mp&gt; subsystem.  1 = core0/core1/core2/core3/scu/l2 are all in idle state</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SP_IDLE</spirit:name>
<spirit:description>&lt;var processor: &lt;var processor: &lt;var processor: &lt;var processor: &lt;var processor: secure&gt;&gt;&gt;&gt;&gt; &quot;core idle mode&quot; indication  this field is used to indicate whether or not &lt;var processor: &lt;var processor: &lt;var processor: &lt;var processor: secure&gt;&gt;&gt;&gt; core is in &quot;core idle mode&quot; mode.  1 = &lt;var processor: &lt;var processor: &lt;var processor: &lt;var processor: secure&gt;&gt;&gt;&gt; core is in core idle mode</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE3_C2</spirit:name>
<spirit:description>&lt;var processor: application&gt; core3 in c2 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core3 is in c2 mode.  1 = &lt;var processor: application&gt; core3 is in c2 mode</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE3_C1</spirit:name>
<spirit:description>&lt;var processor: application&gt; core3 in c1 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core3 is in c1 mode.  1 = &lt;var processor: application&gt; core3 is in c1 mode (here c1 means external idle mode)</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE3_WFI_FLAG</spirit:name>
<spirit:description>&lt;var processor: application&gt; core3 wfi flag  this field reflects the wfi flag that is generated by core3. when core3 enters wfi, this field will be set.</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE2_C2</spirit:name>
<spirit:description>&lt;var processor: application&gt; core2 in c2 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core2 is in c2 mode.  1 = &lt;var processor: application&gt; core2 is in c2 mode</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE2_C1</spirit:name>
<spirit:description>&lt;var processor: application&gt; core2 in c1 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core2 is in c1 mode.  1 = &lt;var processor: application&gt; core2 is in c1 mode (here c1 means external idle mode)</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE2_WFI_FLAG</spirit:name>
<spirit:description>&lt;var processor: application&gt; core2 wfi flag  this field reflects the wfi flag that is generated by core2. when core2 enters wfi, this field will be set.</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE1_C2</spirit:name>
<spirit:description>&lt;var processor: application&gt; core1 in c2 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core1 is in c2 mode.  1 = &lt;var processor: application&gt; core1 is in c2 mode</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE1_C1</spirit:name>
<spirit:description>&lt;var processor: application&gt; core1 in c1 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core1 is in c1 mode.  1 = &lt;var processor: application&gt; core1 is in c1 mode (here c1 means external idle mode)</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE1_WFI_FLAG</spirit:name>
<spirit:description>&lt;var processor: application&gt; core1 wfi flag  this field reflects the wfi flag that is generated by core1. when core1 enters wfi, this field will be set.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE0_C2</spirit:name>
<spirit:description>&lt;var processor: application&gt; core0 in c2 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core0 is in c2 mode.  1 = &lt;var processor: application&gt; core0 is in c2 mode</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE0_C1</spirit:name>
<spirit:description>&lt;var processor: application&gt; core0 in c1 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core0 is in c1 mode.  1 = &lt;var processor: application&gt; core0 is in c1 mode (here c1 means external idle mode)</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE0_WFI_FLAG</spirit:name>
<spirit:description>&lt;var processor: application&gt; core0 wfi flag  this field reflects the wfi flag that is generated by core0. when core0 enters wfi, this field will be set.</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C0_MPSUB_M2</spirit:name>
<spirit:description>&lt;q&gt;&lt;var processor: application mp&gt; cluster0 subsystem idle mode&lt;\q&gt; indication  this field is used to indicate whether or not the &lt;var processor: application mp&gt; subsystem is in m2 mode.  1 = &lt;var processor: application mp&gt; subsystem is in m2 mode</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C0_MPSUB_M1</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; cluster0 subsystem in m1 mode indication  this field is used to indicate whether or not the &lt;var processor: application mp&gt; subsystem is in m1 mode.  1 = &lt;var processor: application mp&gt; subsystem is in m1 mode (here m1 means &lt;var processor: application mp&gt; subsystem external idle mode)</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C0_MPSUB_IDLE_FLAG</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; cluster0  subsystem idle flag  this field reflects the and logic value of scu_idle and l2clkstopped generated in the &lt;var processor: application mp&gt; subsystem.  1 = core0/core1/core2/core3/scu/l2 are all in idle state</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_RES_FRM_SLP_CLR</spirit:name>
<spirit:description>Resume from Sleep Clear Register</spirit:description>
<spirit:addressOffset>0X094</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CLR_RSM_FRM_SLP</spirit:name>
<spirit:description>clear resume from sleep indication  1 = clear the status signal in ciu sys_boot_cntr[14]</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_AP_IMR</spirit:name>
<spirit:description>PMU AP Interrupt Mask Register</spirit:description>
<spirit:addressOffset>0X098</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AP_C2_FC_DONE_INTR_MASK</spirit:name>
<spirit:description>debug only: frequency change done for ap cluster2 interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE9_IDLE_WAKE_INTR_MASK800</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core9 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE8_IDLE_WAKE_INTR_MASK801</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core8 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C1_FC_DONE_INTR_MASK</spirit:name>
<spirit:description>debug only: frequency change done for ap cluster1 interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE7_IDLE_WAKE_INTR_MASK803</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core7 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE6_IDLE_WAKE_INTR_MASK804</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core6 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE5_IDLE_WAKE_INTR_MASK805</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core5 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE4_IDLE_WAKE_INTR_MASK806</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core4 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SP_CORE_IDLE_WAKE_INTR_MASK808</spirit:name>
<spirit:description>debug only: &lt;var processor: &lt;var processor: &lt;var processor: &lt;var processor: &lt;var processor: secure&gt;&gt;&gt;&gt;&gt; idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE3_IDLE_WAKE_INTR_MASK809</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core3 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE2_IDLE_WAKE_INTR_MASK810</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core2 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE1_IDLE_WAKE_INTR_MASK811</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core1 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE0_IDLE_WAKE_INTR_MASK812</spirit:name>
<spirit:description>debug only: &lt;var processor: application&gt; core0 idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_IDLE_WAKE_INTR_MASK813</spirit:name>
<spirit:description>debug only: cp idle wake up interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACLK_FC_DONE_INTR_MASK814</spirit:name>
<spirit:description>debug only: aclk frequency change done interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_FC_DONE_INTR_MASK815</spirit:name>
<spirit:description>debug only: dclk frequency change done interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C0_FC_DONE_INTR_MASK</spirit:name>
<spirit:description>debug only: frequency change done for ap cluster0 interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_DONE_INTR_MASK817</spirit:name>
<spirit:description>debug only: frequency change done for cp interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_FC_INTR_MASK</spirit:name>
<spirit:description>ap fc interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_INTR_MASK819</spirit:name>
<spirit:description>frequency change done by cp interrupt mask  1 = interrupt enabled  0 = interrupt disabled</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_AP_IRWC</spirit:name>
<spirit:description>PMU AP Interrupt READ/WRITE Clear Register</spirit:description>
<spirit:addressOffset>0X09C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AP_C2_FC_DONE_INTR_IRST827</spirit:name>
<spirit:description>ap cluster2 frequency change done interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE9_IDLE_WAKE_INTR_IRST829</spirit:name>
<spirit:description>&lt;var processor: application&gt; core9 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE8_IDLE_WAKE_INTR_IRST830</spirit:name>
<spirit:description>&lt;var processor: application&gt; core8 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C1_FC_DONE_INTR_IRST831</spirit:name>
<spirit:description>ap cluster1 frequency change done interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE7_IDLE_WAKE_INTR_IRST832</spirit:name>
<spirit:description>&lt;var processor: application&gt; core7 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE6_IDLE_WAKE_INTR_IRST833</spirit:name>
<spirit:description>&lt;var processor: application&gt; core6 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE5_IDLE_WAKE_INTR_IRST834</spirit:name>
<spirit:description>&lt;var processor: application&gt; core5 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE4_IDLE_WAKE_INTR_IRST835</spirit:name>
<spirit:description>&lt;var processor: application&gt; core4 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SP_CORE_IDLE_WAKE_INTR_IRST837</spirit:name>
<spirit:description>&lt;var processor: secure&gt; wake up interrupt read clear  wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE3_IDLE_WAKE_INTR_IRST838</spirit:name>
<spirit:description>&lt;var processor: application&gt; core3 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE2_IDLE_WAKE_INTR_IRST839</spirit:name>
<spirit:description>&lt;var processor: application&gt; core2 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE1_IDLE_WAKE_INTR_IRST840</spirit:name>
<spirit:description>&lt;var processor: application&gt; core1 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE0_IDLE_WAKE_INTR_IRST841</spirit:name>
<spirit:description>&lt;var processor: application&gt; core0 idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_IDLE_WAKE_INTR_IRST842</spirit:name>
<spirit:description>cp idle wake up interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACLK_FC_DONE_INTR_IRST843</spirit:name>
<spirit:description>aclk frequency change done interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_FC_DONE_INTR_IRST844</spirit:name>
<spirit:description>dclk frequency change done interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C0_FC_DONE_INTR_IRST845</spirit:name>
<spirit:description>ap cluster0 frequency change done interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_DONE_INTR_IRST846</spirit:name>
<spirit:description>cp frequency change done interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_FC_INTR_IRST847</spirit:name>
<spirit:description>ap fc interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_INTR_IRST848</spirit:name>
<spirit:description>cp fc interrupt read clear  1 = read clear  0 = interrupt write clear</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_AP_ISR</spirit:name>
<spirit:description>PMU AP Interrupt Status Register</spirit:description>
<spirit:addressOffset>0X0A0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AP_C2_FC_DONE_INTR_ISR856</spirit:name>
<spirit:description>ap cluster2 frequency change done interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE9_IDLE_WAKE_INTR_ISR858</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 9 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE8_IDLE_WAKE_INTR_ISR859</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 8 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C1_FC_DONE_INTR_ISR860</spirit:name>
<spirit:description>ap cluster1 frequency change done interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE7_IDLE_WAKE_INTR_ISR861</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 7 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE6_IDLE_WAKE_INTR_ISR862</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 6 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE5_IDLE_WAKE_INTR_ISR863</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 5 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE4_IDLE_WAKE_INTR_ISR864</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 4 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SP_CORE_IDLE_WAKE_INTR_ISR866</spirit:name>
<spirit:description>sp core idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE3_IDLE_WAKE_INTR_ISR867</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 3 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE2_IDLE_WAKE_INTR_ISR868</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 2 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE1_IDLE_WAKE_INTR_ISR869</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 1 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE0_IDLE_WAKE_INTR_ISR870</spirit:name>
<spirit:description>&lt;var processor: application&gt; core 0 idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_IDLE_WAKE_INTR_ISR871</spirit:name>
<spirit:description>cp idle wake up interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACLK_FC_DONE_INTR_ISR872</spirit:name>
<spirit:description>aclk frequency change done interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_FC_DONE_INTR_ISR873</spirit:name>
<spirit:description>dclk frequency change done interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C0_FC_DONE_INTR_ISR874</spirit:name>
<spirit:description>ap cluster0 frequency change done interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_DONE_INTR_ISR875</spirit:name>
<spirit:description>cp frequency change done interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_FC_ISR876</spirit:name>
<spirit:description>ap fc interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FC_ISR877</spirit:name>
<spirit:description>cp fc interrupt status  1 = interrupt active</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_VPU_CLK_RES_CTRL</spirit:name>
<spirit:description>VPU Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X0A4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VPU_CLK_FC_REQ</spirit:name>
<spirit:description>vpu  clk frequency change request  write 1 to trigger a frequency change. this field is hardware cleared when the frequency change completes.</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_FUSE_LOAD_MASK</spirit:name>
<spirit:description>only for debug to set</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_HW_MODE</spirit:name>
<spirit:description>vpu hardware on/off mode</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_SLEEP2</spirit:name>
<spirit:description>vpu power switch sleep2</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_SLEEP1</spirit:name>
<spirit:description>vpu power switch sleep1</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_ISOB</spirit:name>
<spirit:description>vpu isolation wrapper  0 = enable isolation (vpu power-down mode)  1 = disable isolation (vpu active mode)</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_CLK_DIV</spirit:name>
<spirit:description>vpu func clock divide ratio  vpu_clk = vpu_clk_sel / (this field +1)</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_CLK_SEL</spirit:name>
<spirit:description>vpu func clock select  0x0 = pll1 624 mhz  0x1 = pll1 499 mhz  0x2 = pll1 832mhx  0x3 = pll3_div3 0x4 = pll3_div2 0x5 = pll4_div2 0x6 = pll5_div2 0x7 = pll1 1248mhz</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_CLK_EN</spirit:name>
<spirit:description>vpu func clock enable  1 =  clock enabled  0 =  clock disabled</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_RST</spirit:name>
<spirit:description>vpu  reset</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_DTC_CLK_RES_CTRL</spirit:name>
<spirit:description>DTC Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X0AC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DTC_AXICLK_EN</spirit:name>
<spirit:description>dtc axi clock enable  1 = axi clock enabled  0 = axi clock disabled</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DTC_AXI_RST</spirit:name>
<spirit:description>dtc axi reset</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_MC_HW_SLP_TYPE</spirit:name>
<spirit:description>Memory Controller Hardware Sleep Type Register</spirit:description>
<spirit:addressOffset>0X0B0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>4X_CLK_MODE915</spirit:name>
<spirit:description>4x clk mode  enabled 4:1 dclk mode</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_REG_TABLE_EN</spirit:name>
<spirit:description>enable ffc ddr clock change.  0 = enable, 1 = disable</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>2X_CLK_MODE</spirit:name>
<spirit:description>2x clk mode  enabled 2x dclk for ddr freq_ratio=1:1</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_TB0_MASK</spirit:name>
<spirit:description>memory controller table0 operation  with this field, sleep mode exit can automatically trigger memory controller table0 operation.  0 = enable  1 = disable
please keep default value</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_REG_TABLE_NUM</spirit:name>
<spirit:description>memory controller register table number  valid values are from 0x0 to 0x1f. this is used for table-based ddr clock change.</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_MC_SLP_REQ_AP</spirit:name>
<spirit:description>Memory Controller AP Sleep Request Register</spirit:description>
<spirit:addressOffset>0X0B4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MC_SLP_ACK928</spirit:name>
<spirit:description>memory controller low power acknowledge .  1 = memory controller in low power mode.</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_SLP_REQ_AP</spirit:name>
<spirit:description>memory controller &lt;var processor: application mp&gt; sleep request  this field is used for &lt;var processor: application mp&gt; request to the memory controller to enter into sleep mode.  1 = &lt;var processor: application mp&gt; allows mc to enter into sleep mode</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_MC_SLP_REQ_CP</spirit:name>
<spirit:description>Memory Controller &lt;var Processor: Comm&gt; Sleep Request Register</spirit:description>
<spirit:addressOffset>0X0B8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MC_SLP_ACK937</spirit:name>
<spirit:description>memory controller low power acknowledge .  1 = memory controller in low power mode.</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_SLP_REQ_CP</spirit:name>
<spirit:description>memory controller &lt;var processor: comm&gt; sleep request  this field is used for &lt;var processor: comm&gt; request to the memory controller to enter into sleep mode.  1 = &lt;var processor: comm&gt; allows mc to enter into sleep mode.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_MC_SLP_REQ_MSA</spirit:name>
<spirit:description>Memory Controller MSA Sleep Request Register</spirit:description>
<spirit:addressOffset>0X0BC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MC_SLP_ACK946</spirit:name>
<spirit:description>memory controller low power acknowledge .  1 = memory controller in low power mode.</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_SLP_REQ_MSA</spirit:name>
<spirit:description>memory controller msa sleep request  this field is used for msa request to the mc to enter into sleep mode.  1 = msa allows mc to enter into sleep mode.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_MC_SW_SLP_TYPE</spirit:name>
<spirit:description>Memory Controller Software Sleep Type Register</spirit:description>
<spirit:addressOffset>0X0C0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MC_SW_SLP_TYPE</spirit:name>
<spirit:description>software controlled sleep type for memory controller  0x0 = self refresh power down  0x1 = active power down  0x2 = precharge power down  0x3 = deep power down</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_PLL_SEL_STATUS</spirit:name>
<spirit:description>PLL Clock Select Status Register</spirit:description>
<spirit:addressOffset>0X0C4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AP_C2_PLL_SEL</spirit:name>
<spirit:description>&lt;var processor: application&gt; cluster2 core clock selection  0x0 = pll1 1248 mhz  0x1 = pll1 832 mhz     0x2= pll3_div2(1.05g)   0x3=pll2_div2          0x4=pll5_div1   0x5=pll6_div1      0x6=pll4_div1(1.75g)             0x7=pll3_div1(2.1g)</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C1_PLL_SEL</spirit:name>
<spirit:description>&lt;var processor: application&gt; cluster1 core clock selection  0x0 = pll1 1248 mhz  0x1 = pll1 832 mhz     0x2= pll3_div2(1.05g)   0x3=pll2_div2   0x4=pll5_div1   0x5=pll6_div1   0x6=pll4_div1(1.75g)    0x7 = reserved</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C0_PLL_SEL</spirit:name>
<spirit:description>&lt;var processor: application&gt; cluster0 core clock selection  0x0 = pll1 624 mhz  0x1 = pll1 832 mhz     0x2= pll1 499mhz    0x3 = pll3_div2(1.05g)    0x4 = pll1 1248mhz     0x5~0x7 reserved</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACLK_PLL_SEL</spirit:name>
<spirit:description>bus clock pll select  0x0 = pll1 (416 mhz)  0x1 = pll1 (624 mhz)  0x2 = pll2out  0x3= pll2outp</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_PLL_SEL</spirit:name>
<spirit:description>ddr clock selection  0x7 = pll3 div2   0x6 = pll5 div2   0x4 = pll2 div2   0x5 = pll4 div2   0x0 = pll1 624 mhz  0x1 = pll1 832 mhz</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_PLL_SEL</spirit:name>
<spirit:description>&lt;var processor: comm&gt; pll select  0x0 = pll1 (416 mhz)  0x1 = pll1 (624 mhz)  0x2 = pll2out  0x3= pll1_312 mhz</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GPU_CLK_RES_CTRL</spirit:name>
<spirit:description>GPU Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X0CC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GPU_CLK_SEL</spirit:name>
<spirit:description>gpu function clock select  0x0 = pll1 624 mhz  0x1 = pll1 499 mhz  0x2 = pll1 832mhz  0x3 = pll3_div3   0x4 = pll4_div2   0x5 = pll5_div2   0x6 = pll3_div2   0x7 = pll1 1248mhz</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_CLKMODE</spirit:name>
<spirit:description>gpu function clk and bus clk frequency ratio.  0 = bus clk frequency equals function clk frequency.    1 = bus clk frequency is half of function clk frequency.</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_FNC_FC_REQ</spirit:name>
<spirit:description>gpu function clk frequency change request  write 1 to trigger a frequency change. this field is hardware cleared when the frequency change completes.</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_CLK_DIV</spirit:name>
<spirit:description>gpu function clk divider  gpu_fnc_clk = gpu_clk_sel / (this field +1)</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_HW_MODE981</spirit:name>
<spirit:description>hardware control mode for gpu power up and power down</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_SLEEP2</spirit:name>
<spirit:description>gpu power switch sleep2</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_SLEEP1</spirit:name>
<spirit:description>gpu power switch sleep1</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_ISOB</spirit:name>
<spirit:description>gpu isolation wrapper  0 = enable isolation (gpu powr-down mode)  1 = disable isolation (gpu active mode)</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_CLK_EN</spirit:name>
<spirit:description>gpu functional clock enable  1 = peripheral clock enabled  0 = peripheral clock disabled</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_RST1</spirit:name>
<spirit:description>gpu peripheral reset 1  0 = reset</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMUA_SMC_CLK_RES_CTRL</spirit:name>
<spirit:description>SMC Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X0D4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SMC_CLK_SEL</spirit:name>
<spirit:description>smc peripheral clock select  0x0 = 62.4 mhz  0x1 = 31.2 mhz  0x2 = 78 mhz  0x3 = 104 mhz</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SMC_CLK_EN</spirit:name>
<spirit:description>smc peripheral clock enable  1 = peripheral clock enabled  0 = peripheral clock disabled</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SMC_AXICLK_EN</spirit:name>
<spirit:description>smc axi clock enable  1 = axi clock enabled  0 = axi clock disabled</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SMC_RST</spirit:name>
<spirit:description>smc peripheral reset  0 = reset</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SMC_AXI_RST</spirit:name>
<spirit:description>smc axi reset</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMUA_PWR_CTRL_REG</spirit:name>
<spirit:description>Power Control Register</spirit:description>
<spirit:addressOffset>0X0D8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VSP_AUTO_PWR_ON</spirit:name>
<spirit:description>vsp auto power on  when asserted to 1, it triggers a request to power up the vsp power island  when de-asserted to 0, it triggers a request to power down vsp power, if vsp_clk_res_ctrl[27] is set</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_AUTO_PWR_ON</spirit:name>
<spirit:description>lcd auto power on  1 = triggers request to power up the audio power island  0 = triggers request to power down audio power, if pmu_lcd_clk_rst_ctrl1[27] is set</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_AUTO_PWR_ON</spirit:name>
<spirit:description>audio auto power on  1 = triggers request to power up the audio power island  0 = triggers request to power down audio power, if pmu_audio_cl[10] is set</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_AUTO_PWR_ON</spirit:name>
<spirit:description>isp auto power on  when asserted to 1, it triggers a request to power up the isp power island  when de-asserted to 0, it triggers a request to power down isp power, if isp_clk_res_ctrl[15] is set</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_AUTO_PWR_ON</spirit:name>
<spirit:description>vpu auto power on  when asserted to 1, it triggers a request to power up the vpu power island  when de-asserted to 0, it triggers a request to power down vpu power, if vpu_clk_res_ctrl[19] is set</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_AUTO_PWR_ON</spirit:name>
<spirit:description>gpu auto power on  when asserted to 1, it triggers a request to power up the gpu power island  when de-asserted to 0, it triggers a request to power down gpu power, if gpu_clk_res_ctrl[11] is set</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMUA_PWR_BLK_TMR_REG</spirit:name>
<spirit:description>Block Power Timer Register</spirit:description>
<spirit:addressOffset>0X0DC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PWR_ON1_TIMER</spirit:name>
<spirit:description>gpu/vpu/isp/audio  auto-power on sleep1 to sleep2 delay</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PWR_ON2_TIMER</spirit:name>
<spirit:description>gpu/vpu/isp/audio auto-power on sleep2 to clock_en delay</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PWR_OFF_TIMER</spirit:name>
<spirit:description>gpu/vpu/isp/audio auto-power off sleep2 to sleep1 delay</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMUA_SDH2_CLK_RES_CTRL</spirit:name>
<spirit:description>SDH2 Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X0E0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SDH2_CLK_FC_REQ</spirit:name>
<spirit:description>sdh2 clock frequency change request  when this field is set to 1, it will force sdh2_clk_div to work. this field will be automatically cleared by hardware when clock switch is done.</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH2_CLK_DIV</spirit:name>
<spirit:description>sdh2 clock frequency divisor  0-7 = 
sdh2_clk = sdh2 source clock/(sdh2_clk_div + 1)</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH2_CLK_SEL</spirit:name>
<spirit:description>sdh0 clock source select
  0=416mhz(clk_in_416m_pll1)
  1=624mhz(clk_in_pll1_2x)
  2=clk_in_pll6_div2
  3=400mhz(clk_in_pll6_div4)</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH2_CLK_EN</spirit:name>
<spirit:description>sdh2 peripheral clock enable  1 = peripheral clock enabled  0 = peripheral clock disabled</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SDH2_RST</spirit:name>
<spirit:description>sdh2 peripheral reset  0 = reset</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_C0_CAPMP_IDLE_CFGx0</spirit:name>
<spirit:description>Cluster0 &lt;var Processor: Application MP&gt; Idle Configuration Register for Core x</spirit:description>
<spirit:addressOffset>0x120</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_C0_CAPMP_IDLE_CFGx1</spirit:name>
<spirit:description>Cluster0 &lt;var Processor: Application MP&gt; Idle Configuration Register for Core x</spirit:description>
<spirit:addressOffset>0xE4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_C0_CAPMP_IDLE_CFGx2</spirit:name>
<spirit:description>Cluster0 &lt;var Processor: Application MP&gt; Idle Configuration Register for Core x</spirit:description>
<spirit:addressOffset>0x150</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_C0_CAPMP_IDLE_CFGx3</spirit:name>
<spirit:description>Cluster0 &lt;var Processor: Application MP&gt; Idle Configuration Register for Core x</spirit:description>
<spirit:addressOffset>0x154</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DIS_MP_L2_SLP1054</spirit:name>
<spirit:description>disable &lt;var processor: application mp&gt; l2 power switch  this field is used to disable the &lt;var processor: application mp&gt; l2 power switch sleep power down during &lt;var processor: application mp&gt; power down mode.  1 = disable &lt;var processor: application</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DIS_MP_SLP1055</spirit:name>
<spirit:description>disable &lt;var processor: application mp&gt; power switch  this field is used to disable the &lt;var processor: application mp&gt; power switch sleep power down during mp subsystem power down mode.  1 = disable mp power switch sleep</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_L2_PWR_OFF1057</spirit:name>
<spirit:description>frc l2 sram off  1 = l2 cache power is off</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_HW_CACHE_FLUSH_EN1059</spirit:name>
<spirit:description>l2 hardware cache flush enable  0x1= enable</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_SRAM_REPAIR_DONE_CHECK1060</spirit:name>
<spirit:description>mask sram repair done check  1 = mask sram repair done check</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_CLK_OFF_CHECK1061</spirit:name>
<spirit:description>mask &lt;var processor: application mp&gt; clock off state check  this field is used to mask the &lt;var processor: application mp&gt; clock off check during the mp idle process.</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_CLK_STBL_CHECK1062</spirit:name>
<spirit:description>mask mp clock stbl state check  this field is used to mask the mp clock stable check during mp wakeup.</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_JTAG_IDLE_CHECK1063</spirit:name>
<spirit:description>mask jtag idle state check  this field is used to mask the jtag idle check during &lt;var processor: application mp&gt; idle entry.  1 = mask jtag idle check</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_IDLE_CHECK1064</spirit:name>
<spirit:description>mask &lt;var processor: application mp&gt; idle state check  debug only - it should be 0 during normal operation  1 = status check masked  0 = status check not masked</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACINACTM_HW_CTRL1065</spirit:name>
<spirit:description>acinactm hardware control   0x0=low power state machine does not control acinactm port.   0x1= low power state machine will control acinactm port of &lt;var processor: application mp&gt;.  when m2/m1 low power mode is entered, acinactm port will be high</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DIS_MC_SW_REQ1067</spirit:name>
<spirit:description>disable memory controller software req  this field is used to disable the memory controller entry to idle mode using the memory controller sleep request bits. the memory controller will always enter into idle mode based upon the hardware state machine re</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_WAKE_MC_EN1068</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; wake mc enable  wake up the memory controller when the &lt;var processor: application mp&gt; wakes up from idle mode. the memory controller will be woken up before the interrupt to the core is released.  0 = memory controller w</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_SCU_SRAM_PWRDWN1069</spirit:name>
<spirit:description>not used. scu sram does not support retention</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_1070</spirit:name>
<spirit:description>reserved for future use</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_SRAM_PWRDWN1071</spirit:name>
<spirit:description>l2 cache sram power down  this field does not take effect if mp_pwrdwn is 0.  1 = when &lt;var processor: application mp&gt; is idle, l2 sram power will be off  0 = when &lt;var processor: application mp&gt; is idle, l2 sram is in retention mode</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_PWRDWN1072</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; power down  this field does not take effect if mp_idle is 0.  1 = when &lt;var processor: application mp&gt; is idle, &lt;var processor: application mp&gt; will go into deep sleep mode and &lt;var processor: application mp&gt; logic will b</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_IDLE1073</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; idle  1 = when &lt;var processor: application mp&gt; is idle, &lt;var processor: application mp&gt; clocks will be gated externally</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMUA_MC_CTRL</spirit:name>
<spirit:description>Memory Controller AHB Register</spirit:description>
<spirit:addressOffset>0X0E8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>BYPS_DFI_INIT_HW</spirit:name>
<spirit:description>debug bit
1: bypass phy_arc_hw_en control of phy signals
0: no bypass, take effect when mc_core_init==0</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BYPS_FREQ_HW</spirit:name>
<spirit:description>debug bit
1: bypass core/dfi freq control by hardware
0: no bypass, take effect except audio init phy and core</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_SEL_AUD_APB</spirit:name>
<spirit:description>debug bit
1: select audio apb to mc core and phy apb
0: default way on memory map</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BYPS_PHY_ARC_HW</spirit:name>
<spirit:description>debug bit
1: bypass phy_arc_hw_en control of phy signals
0: no bypass, phy_arc_hw_en take effect when mc_phy_arc_hw==1&amp;&amp;mc_core_init==0</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BYPS_DEASS_PWROK</spirit:name>
<spirit:description>debug bit
1: bypass deassert pwrok in main pmu when pll off
0: deassert pwrok in main pmu before pll off</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_INIT_BYPASS</spirit:name>
<spirit:description>debug bit
1: mc initiallization bypassed when low power exit
0: mc initiallization follow ap_idle_sm when low power exit</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_DEASS_PWROK</spirit:name>
<spirit:description>1: deassert pwrok for mc phy, 
the bit would be cleared automatically</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_ASS_PWROK</spirit:name>
<spirit:description>1: assert pwrok for mc phy, 
the bit would be cleared automatically</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_PHY_ARC_HW</spirit:name>
<spirit:description>1: hw override arc control: rst/stall/clken/cms to enable arc firmware executing when low power exit
0: no use arc hw control to enable firmware</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_CORE_INIT</spirit:name>
<spirit:description>1: init mc core when low power exit
0: init mc core bypassed when low power exit, if mc_init_bypass==0, only init mc phy</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_INIT_BY_AUDIO</spirit:name>
<spirit:description>1: mc initiallized by audio core when low power exit
0: mc initiallized by table when low power exit</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_PHY_RSTN</spirit:name>
<spirit:description>memory controller phy reset  0 = reset</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_CORE_RSTN</spirit:name>
<spirit:description>memory controller core reset  0 = reset</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>HW_DRAIN_CAM</spirit:name>
<spirit:description>1: drive csysdiscamdrain==1 to memory controller when hwffc
0:</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DTE_AHBCLK_EN</spirit:name>
<spirit:description>dte ahbi clock enable  1 = ahb clock enabled  0 = ahb clock disabled</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DTE_HCLK_RST</spirit:name>
<spirit:description>dte hclk reset: 0 = reset</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MCK5_AHBCLK_EN</spirit:name>
<spirit:description>memory controller ahb clock enable  1 = ahb clock enabled  0 = ahb clock disabled</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MCK5_HCLK_RST</spirit:name>
<spirit:description>memory controller hclk reset  0 = reset</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMUA_PWR_STATUS_REG</spirit:name>
<spirit:description>Power Status Register</spirit:description>
<spirit:addressOffset>0X0F0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>LCD_PWR_STAT</spirit:name>
<spirit:description>hw updated status of pwr_ctrl[12] when the lcd has entered/exit its lpm.</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_PWR_STAT</spirit:name>
<spirit:description>audio power state update  hardware updated status of pwr_ctrl[10] when the audio has entered/exit its lpm.  0x0 = audio is powered off  0x1 = audio is powered on</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_SD_PWR_STAT1114</spirit:name>
<spirit:description>gnss domain power state  before turning off gnss_aon power, software must ensure gnss_sd power is off by polling this bit.  0x0 = gnss_sd is powered off  0x1 = gnss_sd is powered on</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_PWR_STAT1115</spirit:name>
<spirit:description>gnss power state update  hardware updated status of pwr_ctrl[8] when the gnss has entered/exit its lpm.  0x0 = gnss is powered off  0x1 = gnss is powered on</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_SD_PWR_STAT1116</spirit:name>
<spirit:description>gnss domain power state  before turning off gnss_aon power, software must ensure gnss_sd power is off by polling this bit.  0x0 = gnss_sd is powered off  0x1 = gnss_sd is powered on</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_PWR_STAT1117</spirit:name>
<spirit:description>gnss power state update  hardware updated status of pwr_ctrl[8] when the gnss has entered/exit its lpm.  0x0 = gnss is powered off  0x1 = gnss is powered on</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_PWR_STAT</spirit:name>
<spirit:description>hw updated status of pwr_ctrl[4] when the isp has entered/exit its lpm.</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_PWR_STAT</spirit:name>
<spirit:description>hw updated status of pwr_ctrl[2] when the vpu has entered/exit its lpm.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_PWR_STAT</spirit:name>
<spirit:description>hw updated status of pwr_ctrl[0] when the gpu has entered/exit its lpm.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_SP_IDLE_CFG</spirit:name>
<spirit:description>SP Idle Configuration Register</spirit:description>
<spirit:addressOffset>0X0F8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MASK_SP_IDLE_IND</spirit:name>
<spirit:description>mask &lt;var processor: secure&gt; idle indication  debug only - mask the &lt;var processor: secure&gt; idle indication check during ap/cp idle process. if this bit is set, then ap/cp idle sequence does not wait for acknowledgement from the &lt;var processor: secure&gt; i</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SP_GBL_IRQ_MASK_CLR_DIS</spirit:name>
<spirit:description>sp gbl_irq_mask auto clear disable  pmu can auto clear sp gbl_irq_mask to enable interrupt.  0 = auto clear function enabled  1 = auto clear function disabled</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_SP_CLK_ON_CHECK</spirit:name>
<spirit:description>mask &lt;var processor: secure&gt; clock on check  debug only - mask the &lt;var processor: secure&gt; clock on indication check during &lt;var processor: secure&gt; idle process. if this bit is set, then the &lt;var processor: secure&gt; idle sequence does not wait for acknowl</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_SP_CLK_OFF_ACK</spirit:name>
<spirit:description>mask &lt;var processor: secure&gt; clock off acknowledge  debug only - mask the &lt;var processor: secure&gt; clock off acknowledge from the &lt;var processor: secure&gt; clock generation unit  1 = mask the cp clock off acknowledge during frequency change process  0 = n</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_WFI_CHECK1135</spirit:name>
<spirit:description>wfi state check mask  debug only - it should be 0 during normal operation  1 = status check masked  0 = status check not masked</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GNSS_PWR_CTRL</spirit:name>
<spirit:description>GNSS Power Control Register</spirit:description>
<spirit:addressOffset>0X0FC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GNSS_RST_STATUS</spirit:name>
<spirit:description>gnss reset status    0x0 = gnss is in reset state   0x1 = gnss reset  is released</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_SILENT_RST_MODE</spirit:name>
<spirit:description>gnss reset mode slect.  this select only take effect when gnss_hiw_mode is 0. when gnss_hw_mode is 1, gnss reset mode is always normal mode   0x0 = gnss reset mode is normal mode   0x1 = gnss reset mode is silent reset mode. reset is asserted only when gnss bus interface is idle</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_ACLK_EN</spirit:name>
<spirit:description>gnss axi clock enable  0x0 = gnss axi clock is disabled  0x1 = gnss axi clock is enabled</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_FUSE_LOAD_MASK</spirit:name>
<spirit:description>gnss fuse load mask  debug only  0x0 = no mask  0x1 = mask fuse load done check</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_FUSE_LOAD_START</spirit:name>
<spirit:description>gnss fuse load start  note that when gnss fuse loading finishes, this field is automatically cleared by hardware logic.  0x0 = don't trigger gnns fuse loading or fuse loading has finished  0x1 = trigger gnns fuse loading</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_SLEEP2</spirit:name>
<spirit:description>gnss power switch sleep2</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_SLEEP1</spirit:name>
<spirit:description>gnss power switch sleep1</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_ISOB</spirit:name>
<spirit:description>gnss isolation control  0x0 = enable isolation (gnss powr-down mode)  0x1 = disable isolation (gnss active mode)</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_RSTN</spirit:name>
<spirit:description>gnss software reset  0x0 = gnss is in reset state  0x1 = gnss is released from reset</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_HW_MODE1153</spirit:name>
<spirit:description>hardware control mode for gnss power up and down</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_HW_MODE1154</spirit:name>
<spirit:description>hardware control mode for gnss power up and down</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CC2_AP</spirit:name>
<spirit:description>AP Clock Control Register2</spirit:description>
<spirit:addressOffset>0X100</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MPSUB_DBG_RST</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; debug reset  this field is used to reset the &lt;var processor: application mp&gt; debug/coresight logic, including &lt;var processor: application&gt; core dbg logic.  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C1_MPSUB_SW_RST</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; reset  this field is used to reset the &lt;var processor: application mp&gt; logic except debug/coresight logic.  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU7_SW_RST</spirit:name>
<spirit:description>
cpu7 core software reset  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU7_POR_RST</spirit:name>
<spirit:description>
cpu7 core power on reset  this field is used to reset cpu7 all logic, including debug logic.  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU6_SW_RST</spirit:name>
<spirit:description>
cpu6 core software reset  this field is used to reset cpu6 core logic only.  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU6_POR_RST</spirit:name>
<spirit:description>cpu6 core power on reset  this field is used to reset cpu6 all logic, including debug logic.  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU5_SW_RST</spirit:name>
<spirit:description>cpu5 core software reset  this field is used to reset cpu5 core logic only.  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU5_POR_RST</spirit:name>
<spirit:description>cpu5 core power on reset  this field is used to reset cpu5 all logic, including debug logic.  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU4_SW_RST</spirit:name>
<spirit:description>cpu4 core software reset  this field is used to reset cpu4 core logic only.  1 = core software reset is asserted  0 = core software reset is de-asserted</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU4_POR_RST</spirit:name>
<spirit:description>cpu4 core power on reset  this field is used to reset cpu4 all logic including debug logic.  1 = core power on reset is asserted  0 = core power on reset is de-asserted</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C0_MPSUB_SW_RST</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; reset  this field is used to reset the &lt;var processor: application mp&gt; logic except debug/coresight logic.  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU3_SW_RST</spirit:name>
<spirit:description>
cpu3 core software reset  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU3_POR_RST</spirit:name>
<spirit:description>
cpu3 core power on reset  this field is used to reset cpu3 all logic, including debug logic.  1 = reset is asserted  0 = reset is de-asserted.</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU2_SW_RST</spirit:name>
<spirit:description>
cpu2 core software reset  this field is used to reset cpu2 core logic only.  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU2_POR_RST</spirit:name>
<spirit:description>cpu2 core power on reset  this field is used to reset cpu2 all logic, including debug logic.  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU1_SW_RST</spirit:name>
<spirit:description>cpu1 core software reset  this field is used to reset cpu1 core logic only.  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU1_POR_RST</spirit:name>
<spirit:description>cpu1 core power on reset  this field is used to reset cpu1 all logic, including debug logic.  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU0_SW_RST</spirit:name>
<spirit:description>cpu0 core software reset  this field is used to reset cpu0 core logic only.  1 = core software reset is asserted  0 = core software reset is de-asserted</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU0_POR_RST</spirit:name>
<spirit:description>cpu0 core power on reset  this field is used to reset cpu0 all logic including debug logic.  1 = core power on reset is asserted  0 = core power on reset is de-asserted</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMUA_EM_CLK_RES_CTRL</spirit:name>
<spirit:description>EMMC5.0 Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X0104</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>EM_PHY_TMS_SW</spirit:name>
<spirit:description>em5.0 ephy pad bypass/test mode sw enable   1 = bypass/test mode enable  0 = bypass/test disabled</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EM_PHY_TOE_SW</spirit:name>
<spirit:description>test data output select
  1 = tdo ports are sampled with fclk (low speed only).
  0 = tdo ports are directly from receiver</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EM_PHY_VREF</spirit:name>
<spirit:description>sw control the ephy vref port value</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EM_PHY_V18EN</spirit:name>
<spirit:description>ephy io 1.8 enable sw control
  1 = 1.8v enable
  0 = 1.8v disable</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EM_PHY_LP_SEL</spirit:name>
<spirit:description>ephy low power mode sw control
  1 = lp mode enable
  0 = lp mode disable</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EM_1248M_CLK_EN</spirit:name>
<spirit:description>em5.0 1248 mhz input clock enable  0 = disable em 1248m clock divider clock source  1 = enable em 1248m clock divider clock source</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EM_1248M_CLK_DIV</spirit:name>
<spirit:description>emmc5.0 1248 mhz input clock frequency divisor  0x0 to 0x7 = 
em_1248m_div5 = 1248 m source clock/(em_1248_clk_div + 1)</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EM_CLK_FC_REQ</spirit:name>
<spirit:description>when write this bit to 1 will force em_clk_div work, this bit will automatically cleared by hardware when clock switch is done</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EM_CLK_DIV</spirit:name>
<spirit:description>em_clk_div  0-7 = em_clk = em source clock/(em_clk_div + 1)</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EM_CLK_SEL</spirit:name>
<spirit:description>em clock source select  0 = 416mhz(clk_in_416m_pll1)  1 = 624 mhz(clk_in_pll1_2x)   2=48mhz clock  3=800mhz(clk_in_pll2)</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EM_CLK_EN</spirit:name>
<spirit:description>em peripheral clock enable  1 = peripheral clock enabled  0 = peripheral clock disabled</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EM_AXICLK_EN</spirit:name>
<spirit:description>em axi clock enable  1 = axi clock enabled  0 = axi clock disabled</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EM_RST</spirit:name>
<spirit:description>em peripheral reset  0 = reset, actually emmc5.0 controller will only use em_axi_rst.</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EM_AXI_RST</spirit:name>
<spirit:description>em axi reset.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>TRACE_CONFIG</spirit:name>
<spirit:description>Trace Clock Control Register</spirit:description>
<spirit:addressOffset>0X108</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PCLKDBG_DIV</spirit:name>
<spirit:description>clock divider selection for pclkdbg. pclkdbg = atclk / (this field +1)</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DBG_CLK_SEL</spirit:name>
<spirit:description>internal trace clock source select  0x0 = 624 mhz  0x1 = 416 mhz  0x2 = 499mhz  0x3 = 832mhz clock  note that the debug clock is generated based on atclk.</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SWRST</spirit:name>
<spirit:description>software reset  this field is used to reset all debug logic, low assert</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TRACE_CLK_FC_REQ</spirit:name>
<spirit:description>trace clock frequency change request  1 = trace_clk_div forced to work  this field is automatically cleared by hardware when clock switch is done</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TPIU_CLK_SEL</spirit:name>
<spirit:description>tpiu clock selection  select tpiu use internal clock or external input clock from pad, default will use the clock from internal</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TRACE_CLK_DIV</spirit:name>
<spirit:description>trace clock frequency divisor  0-7 =trace_clk = trace source clock/(trace_clk_div + 1)</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TRACE_CLK_SEL</spirit:name>
<spirit:description>internal trace clock source select  0x0 = 624 mhz  0x1 = 416 mhz  0x2 = 499mhz  0x3 = 832mhz clock</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DBG_CLK_FC_REQ</spirit:name>
<spirit:description>debug clock frequency change request  1 = force dbg_clk_div to operate  this field is automatically cleared by hardware when clock switch is done</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TRACE_CLK_EN</spirit:name>
<spirit:description>trace clock enable  enable the internal trace clock for tpiu trace output</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DBGCLK_EN</spirit:name>
<spirit:description>debug clock enable (including atclk and pclkdbg)  0 = debug clock disabled  1 = debug clock enabled</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ATCLK_DIV</spirit:name>
<spirit:description>clock divider selection for atclk  atclk = (debug clock selection in trace_config[18:17]) / (this field +1)</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMUA_USB_PHY_CTRL0</spirit:name>
<spirit:description>USB PHY Control Register0</spirit:description>
<spirit:addressOffset>0X110</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>USB_PHY_PLLPTUNE</spirit:name>
<spirit:description>usb phy pllptune</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_PLLITUNE</spirit:name>
<spirit:description>usb phy pllitune</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_DCDENB</spirit:name>
<spirit:description>usb phy dcdenb</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_VDATSRCENB</spirit:name>
<spirit:description>usb phy vdatsrcenb</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_VDATDETENB</spirit:name>
<spirit:description>usb phy vdatdetenb</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_CHGSEL</spirit:name>
<spirit:description>usb phy chgsel</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_TXBITSTUFFENH</spirit:name>
<spirit:description>usb phy txbitstuffenh</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_TXBITSTUFFEN</spirit:name>
<spirit:description>usb phy txbitstuffen</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_SIDDQ</spirit:name>
<spirit:description>usb phy siddq  1 = siddq mode&lt;0&gt; = not siddq mode</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_SLEEPM</spirit:name>
<spirit:description>usb phy sleepm  0 = sleep&lt;1&gt; = not sleep</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_OTGDIS</spirit:name>
<spirit:description>usb phy otg disable</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_COMMONONN</spirit:name>
<spirit:description>usb phy commononn</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_PORTRST</spirit:name>
<spirit:description>usb phy port reset  1 = reset&lt;0&gt; = not reset</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_POR</spirit:name>
<spirit:description>usb phy power reset  1 = reset&lt;0&gt; = not reset</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMUA_USB_PHY_CTRL1</spirit:name>
<spirit:description>USB PHY Control Register1</spirit:description>
<spirit:addressOffset>0X114</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>USB_PHY_TXPREEMPPULSETUNE</spirit:name>
<spirit:description>usb phy txpreemppulsetune</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_TXPREEMPAMPTUNE</spirit:name>
<spirit:description>usb phy txpreempamptune0</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_TXRESTUNE</spirit:name>
<spirit:description>usb phy txrestune</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_TXRISETUNE</spirit:name>
<spirit:description>usb phy txrisetune</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_TXVREFTUNE</spirit:name>
<spirit:description>usb phy txvreftune</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_TXFSLSTUNE</spirit:name>
<spirit:description>usb phy txfslstune</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_TXHSXVTUNE</spirit:name>
<spirit:description>usb phy txhsxvtune</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_OTGTUNE</spirit:name>
<spirit:description>usb phy otgtune</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_VDATREFTUNE</spirit:name>
<spirit:description>usb phy vdatreftune</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_SQRXTUNE</spirit:name>
<spirit:description>usb phy sqrxtune</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_COMPDISTUNE</spirit:name>
<spirit:description>usb phy compdistune</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMUA_USB_PHY_TEST</spirit:name>
<spirit:description>USB PHY Test Register</spirit:description>
<spirit:addressOffset>0X11C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>USB_PHY_TESTDATAIN</spirit:name>
<spirit:description>usb phy testdatain</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_TESTADDR</spirit:name>
<spirit:description>usb phy testaddr</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_TESTBURNIN</spirit:name>
<spirit:description>usb phy testburnin</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_TESTDATAOUTSEL</spirit:name>
<spirit:description>usb phy testdataoutsel</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_TESTEN</spirit:name>
<spirit:description>usb phy testen</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_TESTCLK</spirit:name>
<spirit:description>usb phy testclk</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_SCANPSI</spirit:name>
<spirit:description>usb phy scanpsi</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_LOOPBACKENB</spirit:name>
<spirit:description>usb phy loopbackenb</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_SCANNSI</spirit:name>
<spirit:description>usb phy scannsi</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_SCANEN</spirit:name>
<spirit:description>usb phy scanen</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_SCANCLK</spirit:name>
<spirit:description>usb phy scanclk</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_VATESTENB</spirit:name>
<spirit:description>usb phy vatestenb</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_PHY_ATERESET</spirit:name>
<spirit:description>usb phy atereset</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_IDLE_CFG0</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x  Idle Configuration Register</spirit:description>
<spirit:addressOffset>0x124</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_IDLE_CFG1</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x  Idle Configuration Register</spirit:description>
<spirit:addressOffset>0x128</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_IDLE_CFG2</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x  Idle Configuration Register</spirit:description>
<spirit:addressOffset>0x160</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_IDLE_CFG3</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x  Idle Configuration Register</spirit:description>
<spirit:addressOffset>0x164</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_IDLE_CFG4</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x  Idle Configuration Register</spirit:description>
<spirit:addressOffset>0x304</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_IDLE_CFG5</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x  Idle Configuration Register</spirit:description>
<spirit:addressOffset>0x308</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_IDLE_CFG6</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x  Idle Configuration Register</spirit:description>
<spirit:addressOffset>0x30C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_IDLE_CFG7</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x  Idle Configuration Register</spirit:description>
<spirit:addressOffset>0x310</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_IDLE_CFG8</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x  Idle Configuration Register</spirit:description>
<spirit:addressOffset>0x340</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_IDLE_CFG9</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x  Idle Configuration Register</spirit:description>
<spirit:addressOffset>0x344</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PM_PSW_MODE1300</spirit:name>
<spirit:description>power switch mode  &lt;var processor: application&gt; core has both big macro power switch and distributed power switch. this field selects different power switch mode.  0x0 = both big macro switches and distributed switches used. during power up – first powe</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_DIS_CORE_L1_SLP1301</spirit:name>
<spirit:description>disable l1 slp  this field is used to disable the core l1 sram power switch sleep power down during core power down mode.  1 = disable core l1 power switch sleep</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_DIS_CORE_SLP1302</spirit:name>
<spirit:description>disable core slp  this field is used to disable the core power switch sleep power down during core power down mode.  1 = disable core power switch sleep</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_CLK_OFF_CHECK1304</spirit:name>
<spirit:description>mask core clock off check during core idle process.</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_CLK_STBL_CHECK1305</spirit:name>
<spirit:description>mask core clock stable check during core wakeup.</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_JTAG_IDLE_CHECK1306</spirit:name>
<spirit:description>mask the jtag idle check during mp idle entry  1 = mask the jtag idle check.</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_MASK_CORE_WFI_IDLE_CHECK1307</spirit:name>
<spirit:description>debug only - it should be 0 during normal operation
mask core wfi idle check  1 = status check masked  0 = status check not masked</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_GIC_NFIQ_TO_CORE</spirit:name>
<spirit:description>mask nfiq generated in gic for &lt;var processor: application&gt; core. software can set this bit before core enter c2. apmu hardware will automatically clear this bit when core enter c2</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_GIC_NIRQ_TO_CORE</spirit:name>
<spirit:description>mask nirq generated in gic for &lt;var processor: application&gt; core. software can set this bit before core enter c2. apmu hardware will automatically clear this bit when core enter c2</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_CORE_L1_SRAM_PWRDWN1311</spirit:name>
<spirit:description>not used. l1 does not support retention</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_CORE_PWRDWN1312</spirit:name>
<spirit:description>core power down. this bit does not takes effect if core_idle is 0.  1 = when core issue wfi idle, core will go into deep sleep mode and power will be turned off. this bit will not take effect if &lt;var processor: application&gt; dbgnopwrdwn is set</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_CORE_IDLE1313</spirit:name>
<spirit:description>core idle  1 = when core issue wfi idle, the core clock will be gated externally. this bit will not take effect if &lt;var processor: application&gt; dbgnopwrdwn is set</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_WAKEUP0</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x Wakeup Register</spirit:description>
<spirit:addressOffset>0x12C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_WAKEUP1</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x Wakeup Register</spirit:description>
<spirit:addressOffset>0x130</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_WAKEUP2</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x Wakeup Register</spirit:description>
<spirit:addressOffset>0x134</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_WAKEUP3</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x Wakeup Register</spirit:description>
<spirit:addressOffset>0x138</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_WAKEUP4</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x Wakeup Register</spirit:description>
<spirit:addressOffset>0x324</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_WAKEUP5</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x Wakeup Register</spirit:description>
<spirit:addressOffset>0x328</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_WAKEUP6</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x Wakeup Register</spirit:description>
<spirit:addressOffset>0x32C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_WAKEUP7</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x Wakeup Register</spirit:description>
<spirit:addressOffset>0x330</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_WAKEUP8</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x Wakeup Register</spirit:description>
<spirit:addressOffset>0x360</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CAP_COREx_WAKEUP9</spirit:name>
<spirit:description>&lt;var Processor: Application&gt; Core x Wakeup Register</spirit:description>
<spirit:addressOffset>0x364</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>WAKEUP_CORE9</spirit:name>
<spirit:description>wakeup core9  if software writes 1 to this field, core 9 is woken up. writes of 0 to this bit and writes to this bit if core 9 is in c0 mode are ignored. this bit is cleared by pmu hardware when core3 exits c1/c2 mode.</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WAKEUP_CORE8</spirit:name>
<spirit:description>wakeup core8  if software writes 1 to this field, core 8 is woken up. writes of 0 to this bit and writes to this bit if core 8 is in c0 mode are ignored. this bit is cleared by pmu hardware when core3 exits c1/c2 mode.</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WAKEUP_CORE7</spirit:name>
<spirit:description>wakeup core7  if software writes 1 to this field, core 7 is woken up. writes of 0 to this bit and writes to this bit if core 7 is in c0 mode are ignored. this bit is cleared by pmu hardware when core3 exits c1/c2 mode.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WAKEUP_CORE6</spirit:name>
<spirit:description>wakeup core6  if software writes 1 to this field, core 6 is woken up. writes of 0 to this bit and writes to this bit if core 6 is in c0 mode are ignored. this bit is cleared by pmu hardware when core3 exits c1/c2 mode.</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WAKEUP_CORE5</spirit:name>
<spirit:description>wakeup core5  if software writes 1 to this field, core 5 is woken up. writes of 0 to this bit and writes to this bit if core 5 is in c0 mode are ignored. this bit is cleared by pmu hardware when core3 exits c1/c2 mode.</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WAKEUP_CORE4</spirit:name>
<spirit:description>wakeup core 4  if software writes 1 to this field, core 4 is woken up. writes of 0 to this bit and writes to this bit if core 4 is in c0 mode are ignored. this bit is cleared by pmu hardware when core3 exits c1/c2 mode.</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WAKEUP_CORE3</spirit:name>
<spirit:description>wakeup core3  if software writes 1 to this field, core 3 is woken up. writes of 0 to this bit and writes to this bit if core 3 is in c0 mode are ignored. this bit is cleared by pmu hardware when core3 exits c1/c2 mode.</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WAKEUP_CORE2</spirit:name>
<spirit:description>wakeup core2  if software writes 1 to this field, core 2 is woken up. writes of 0 to this bit and writes to this bit if core 2 is in c0 mode are ignored. this bit is cleared by pmu hardware when core3 exits c1/c2 mode.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WAKEUP_CORE1</spirit:name>
<spirit:description>wakeup core1  if software writes 1 to this field, core 1 is woken up. writes of 0 to this bit and writes to this bit if core 1 is in c0 mode are ignored. this bit is cleared by pmu hardware when core3 exits c1/c2 mode.</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WAKEUP_CORE0</spirit:name>
<spirit:description>wakeup core 0  if software writes 1 to this field, core 0 is woken up. writes of 0 to this bit and writes to this bit if core 0 is in c0 mode are ignored. this bit is cleared by pmu hardware when core3 exits c1/c2 mode.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_DVC_DFC_DEBUG</spirit:name>
<spirit:description>PMU DVC and DFC Debug Register</spirit:description>
<spirit:addressOffset>0X140</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GLB_INT_MASK_USE_OLD_LOGIC</spirit:name>
<spirit:description>ap global interrupt mask use old logic   0x1=use old logic</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_HW_DVC_EN_FOR_FAST_WAKEUP</spirit:name>
<spirit:description>enable hw-dvc or not if  ap interrupt is already pending before ap low power entry  0x0 = ap low power mode will not trigger hw-dvc if  ap interrupt is already pending before ap low power entry   0x1 = ap low power mode will trigger hw-dvc even if  ap interrupt is already pending before ap low power entry</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>APSUB_DFC_CHECK_MASK</spirit:name>
<spirit:description>dfc check mask in ap subsystem pmu state machine  0 = dfc status check enabled  1 = dfc status check masked</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>APSUB_DVC_CHECK_MASK</spirit:name>
<spirit:description>dvc check mask in ap subsystem pmu state machine  0 = dfc status check enabled  1 = dfc status check masked</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_DVC_CHECK_MASK</spirit:name>
<spirit:description>dvc check mask in cp pmu state machine    0 = dfc status check enabled  1 = dfc status check masked</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_DVC_CHECK_MASK</spirit:name>
<spirit:description>dvc check mask in dragon mp subsystem pmu state machine  0 = dfc status check enabled  1 = dfc status check masked</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_VSP_CLK_RES_CTRL</spirit:name>
<spirit:description>VSP Clock/Reset Control Register</spirit:description>
<spirit:addressOffset>0X0148</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VSP_HW_MODE</spirit:name>
<spirit:description>vsp hardware on/off control mode  1 = hardware controls isp on/off procedure</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VSP_SLEEP2</spirit:name>
<spirit:description>vsp power switch sleep2</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VSP_SLEEP1</spirit:name>
<spirit:description>vsp power switch sleep1</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VSP_ISOB</spirit:name>
<spirit:description>vsp isolation cell enable</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>XM4_OCEM_DIV</spirit:name>
<spirit:description>xm4 ocem clock divide ratio</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>XM4_IOP_DIV</spirit:name>
<spirit:description>xm4 iop clock divide ratio</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>XM4_EDAP_DIV</spirit:name>
<spirit:description>xm4 edap clock divide ratio</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AFBC_DEC_CLK_EN</spirit:name>
<spirit:description>afbc decoder function clock enable  1 = clock enabled  0 = clock disabled</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AFBC_ENC_CLK_EN</spirit:name>
<spirit:description>afbc encoder function clock enable  1 = clock enabled  0 = clock disabled</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VSP_CLK_FC_REQ</spirit:name>
<spirit:description>vsp function clk fc request  1 = triggers a frequency change  this field is hardware cleared when the frequency change is done.</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>XM4_OCEM_RSTN</spirit:name>
<spirit:description>xm4 ocem clock reset  0 = reset</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>XM4_GLB_RSTN</spirit:name>
<spirit:description>xm4 global clock reset  0 = reset</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>XM4_SYS_RSTN</spirit:name>
<spirit:description>xm4 system clock reset  0 = reset</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>XM4_CORE_RSTN</spirit:name>
<spirit:description>xm4 core clock reset  0 = reset</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VSP_CLK_RSTN</spirit:name>
<spirit:description>vsp function clock reset  0 = reset</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VSP_CLK_EN</spirit:name>
<spirit:description>vsp function clock enable  1 = clock enabled  0 = clock disabled</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VSP_CLK_SEL</spirit:name>
<spirit:description>isp function clock source select  0x0 = 624mhz  0x1 = 499 mhz  0x2 = 832mhz  0x3 = pll3_div2  0x4 = pll3_div3  0x5 = pll3_div4  0x6 = pll2_div4  0x7 = pll4_div3</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VSP_CLK_DIV</spirit:name>
<spirit:description>vsp function clock divide ratio  vsp_clk = vsp_clk_div / (this field +1)</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_AUDIO_CLK_RES_CTRL</spirit:name>
<spirit:description>Audio Clock Reset Enable Register</spirit:description>
<spirit:addressOffset>0X14C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AUDIO_SD_STATUS</spirit:name>
<spirit:description>audio sd domain status  1 audio pmu is  in power on status ;   0=audio pmu is power off status</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_FUSE_LOAD_START</spirit:name>
<spirit:description>audio fuse load start. note that when audio fuse loading finishes, this field is automatically cleared by hardware logic.  0x0 = don't trigger audio fuse loading or fuse loading has finished  0x1 = trigger audio fuse loading</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_FUSE_LOAD_MASK</spirit:name>
<spirit:description>audio fuse load mask, only used when audio uses hw power mode  0x0 = no mask  0x1 = mask fuse load operation.</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_POWER_CTL_AUDIO_AUTHO</spirit:name>
<spirit:description>ap power control audio authority  0=ap  can control audio power now  1: ap can't control audio power</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_HW_MODE</spirit:name>
<spirit:description>hardware control mode for audio power up and down</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_SLEEP2</spirit:name>
<spirit:description>audio power switch sleep2</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_SLEEP1</spirit:name>
<spirit:description>audio power switch sleep1</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_ISOB</spirit:name>
<spirit:description>audio isolation control  0x0 = enable isolation (audio powr-down mode)  0x1 = disable isolation (audio active mode)</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_PWR_STATUS</spirit:name>
<spirit:description>power status for audio island
  1  = audio island is power off
  0 = audio island is power on</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_APB_DIV</spirit:name>
<spirit:description>clock divider for apb clock in audio island
apb_clk =aud_clk/(audio_apb_div+1)</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_AXI_DIV</spirit:name>
<spirit:description>clock divider for apb clock in audio island
axi_clk = aud_clk/(audio_axi_div+1)</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_FC_REQ</spirit:name>
<spirit:description>audio island main clock fc request  1 = triggers a frequency change  this field is hardware cleared when the frequency change is done.</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_CLK_EN</spirit:name>
<spirit:description>audio clcok enable  1 = enable</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_HW_CKG_BYPASS</spirit:name>
<spirit:description>audio always on domain reset, this bit should be always set to 1 after the silicon power up</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_CLK_SEL</spirit:name>
<spirit:description>clock sel control for audio main clock
  0= pll 312m
  1= pll 416m
  2= pll 499m
  3 = pll7_div2
  4 = pll7_div3
  5 = pll7_div4   6 = pll7_div5</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_CLK_DIV</spirit:name>
<spirit:description>clock divider control for audio main clock
audio main clk = selected clk/(audio_clk_div+1)</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_APMU_RESET</spirit:name>
<spirit:description>audio apmu reset, this bit should be always set to 1 after the silicon power up</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TL421_EXT_CORE_RESET</spirit:name>
<spirit:description>tl421 ext_core_rst 
  0 = reset
  1 = release reset</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TL421_ORESET</spirit:name>
<spirit:description>tl421 orst 
  0 = reset
  1 = release reset</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_SYS_RESET</spirit:name>
<spirit:description>audio island system reset
  0 = reset
  1 = release reset</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_AP</spirit:name>
<spirit:description>&lt;var Processor: Application MP&gt; DCLK Dynamic Freq Change Control Register</spirit:description>
<spirit:addressOffset>0X180</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PM_FL1417</spirit:name>
<spirit:description>dclk freq level in active mode  required freq level by &lt;var processor: application mp&gt; in active mode</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_DFC_REQ1418</spirit:name>
<spirit:description>dclk hfc request in active mode  dclk hfc request for &lt;var processor: application mp&gt; in active mode  software can write 1 to this bit to trigger a dclk hfc request. hardware will automatically clear this bit when hfc is done. writes of 0 to this bit are ignored.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_STATUS</spirit:name>
<spirit:description>DCLK Hardware Freq Change Status Register</spirit:description>
<spirit:addressOffset>0X188</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PM_DFC_CAUSE1426</spirit:name>
<spirit:description>dclk dfc cause  this field is the cause of the current ongoing dfc. it is only valid when the &lt;dclk_dfc_status&gt; field is 1.  0x1 = &lt;var processor: application mp&gt; triggered dfc  0x2 = &lt;var processor: comm&gt; triggered dfc in active mode  0x4 = msa trigged dfc in active mode    0x8 = gnss triggered dfc in active mode    others = low power mode entry/exit triggered dfc</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_TFL1427</spirit:name>
<spirit:description>target freq level of dclk</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_CFL1428</spirit:name>
<spirit:description>current freq level of dclk</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_DFC_STATUS1429</spirit:name>
<spirit:description>dclk dfc status  the dclk dfc may be triggered in active state or &lt;var processor: comm&gt;/msa entering low power mode.  0 = there is no dfc or dfc has finished  1 = dfc is in progress</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_LEVEL0</spirit:name>
<spirit:description>DCLK Freq Level 0 Control Register</spirit:description>
<spirit:addressOffset>0X190</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL1437</spirit:name>
<spirit:description>required voltage level</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_TABLE_NUM1439</spirit:name>
<spirit:description>memory controller table number  valid values are from 0x1 to 0xe. this is used for table-based ddr clock freq change.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDR_CLK_DIV1440</spirit:name>
<spirit:description>clock divider selection for dclk  dclk = &lt;dclk_clock_selection&gt; / (this field +1)</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>4X_CLK_MODE1441</spirit:name>
<spirit:description>enable 4:1 dclk mode  0x0 = 2:1 dclk mode  0x1 = 4:1 dclk mode</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLKSEL1442</spirit:name>
<spirit:description>ddr clock selection                7=pll3 div2                               6=pll5 div2                              0x5 = pll4 div2                             0x4 = pll2 div2                          0x3 = pll6 div1                          0x2 = pll2 div1                     0x1= pll1 832 mhz                          0x0 = pll1 624 mhz</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_LEVEL1</spirit:name>
<spirit:description>DCLK Freq Level 1 Control Register</spirit:description>
<spirit:addressOffset>0X194</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL1450</spirit:name>
<spirit:description>required voltage level</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_TABLE_NUM1452</spirit:name>
<spirit:description>memory controller table number  valid values are from 0x1 to 0xe. this is used for table-based ddr clock freq change.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDR_CLK_DIV1453</spirit:name>
<spirit:description>clock divider selection for dclk  dclk = &lt;dclk_clock_selection&gt; / (this field +1)</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>4X_CLK_MODE1454</spirit:name>
<spirit:description>enable 4:1 dclk mode  0x0 = 2:1 dclk mode  0x1 = 4:1 dclk mode</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLKSEL1455</spirit:name>
<spirit:description>ddr clock selection                7=pll3 div2                               6=pll5 div2                              0x5 = pll4 div2                             0x4 = pll2 div2                          0x3 = pll6 div1                          0x2 = pll2 div1                     0x1= pll1 832 mhz                          0x0 = pll1 624 mhz</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_LEVEL2</spirit:name>
<spirit:description>DCLK Freq Level 2 Control Register</spirit:description>
<spirit:addressOffset>0X198</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL1463</spirit:name>
<spirit:description>required voltage level</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_TABLE_NUM1465</spirit:name>
<spirit:description>memory controller table number  valid values are from 0x1 to 0xe. this is used for table-based ddr clock freq change.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDR_CLK_DIV1466</spirit:name>
<spirit:description>clock divider selection for dclk  dclk = &lt;dclk_clock_selection&gt; / (this field +1)</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>4X_CLK_MODE1467</spirit:name>
<spirit:description>enable 4:1 dclk mode  0x0 = 2:1 dclk mode  0x1 = 4:1 dclk mode</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLKSEL1468</spirit:name>
<spirit:description>ddr clock selection                7=pll3 div2                               6=pll5 div2                              0x5 = pll4 div2                             0x4 = pll2 div2                          0x3 = pll6 div1                          0x2 = pll2 div1                     0x1= pll1 832 mhz                          0x0 = pll1 624 mhz</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_LEVEL3</spirit:name>
<spirit:description>DCLK Freq Level 3 Control Register</spirit:description>
<spirit:addressOffset>0X19C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL1476</spirit:name>
<spirit:description>required voltage level</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_TABLE_NUM1478</spirit:name>
<spirit:description>memory controller table number  valid values are from 0x1 to 0xe. this is used for table-based ddr clock freq change.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDR_CLK_DIV1479</spirit:name>
<spirit:description>clock divider selection for dclk  dclk = &lt;dclk_clock_selection&gt; / (this field +1)</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>4X_CLK_MODE1480</spirit:name>
<spirit:description>enable 4:1 dclk mode  0x0 = 2:1 dclk mode  0x1 = 4:1 dclk mode</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLKSEL1481</spirit:name>
<spirit:description>ddr clock selection                7=pll3 div2                               6=pll5 div2                              0x5 = pll4 div2                             0x4 = pll2 div2                          0x3 = pll6 div1                          0x2 = pll2 div1                     0x1= pll1 832 mhz                          0x0 = pll1 624 mhz</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_LEVEL4</spirit:name>
<spirit:description>DCLK Freq Level 4 Control Register</spirit:description>
<spirit:addressOffset>0X1A0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL1489</spirit:name>
<spirit:description>required voltage level</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_TABLE_NUM1491</spirit:name>
<spirit:description>memory controller table number  valid values are from 0x1 to 0xe. this is used for table-based ddr clock freq change.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDR_CLK_DIV1492</spirit:name>
<spirit:description>ddr clock selection  0x7 = pll3 div2   0x6 = pll5 div2   0x4 = pll2 div2   0x5 = pll4 div2   0x0 = pll1 624 mhz  0x1 = pll1 832 mhz</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>4X_CLK_MODE1493</spirit:name>
<spirit:description>enable 4:1 dclk mode  0x0 = 2:1 dclk mode  0x1 = 4:1 dclk mode</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLKSEL1494</spirit:name>
<spirit:description>ddr clock selection                7=pll3 div2                               6=pll5 div2                              0x5 = pll4 div2                             0x4 = pll2 div2                          0x3 = pll6 div1                          0x2 = pll2 div1                     0x1= pll1 832 mhz                          0x0 = pll1 624 mhz</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_LEVEL5</spirit:name>
<spirit:description>DCLK Freq Level 5 Control Register</spirit:description>
<spirit:addressOffset>0X1A4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL1502</spirit:name>
<spirit:description>required voltage level</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_TABLE_NUM1504</spirit:name>
<spirit:description>memory controller table number  valid values are from 0x1 to 0xe. this is used for table-based ddr clock freq change.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDR_CLK_DIV1505</spirit:name>
<spirit:description>clock divider selection for dclk  dclk = &lt;dclk_clock_selection&gt; / (this field +1)</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>4X_CLK_MODE1506</spirit:name>
<spirit:description>enable 4:1 dclk mode  0x0 = 2:1 dclk mode  0x1 = 4:1 dclk mode</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLKSEL1507</spirit:name>
<spirit:description>ddr clock selection                7=pll3 div2                               6=pll5 div2                              0x5 = pll4 div2                             0x4 = pll2 div2                          0x3 = pll6 div1                          0x2 = pll2 div1                     0x1= pll1 832 mhz                          0x0 = pll1 624 mhz</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_LEVEL6</spirit:name>
<spirit:description>DCLK Freq Level 6 Control Register</spirit:description>
<spirit:addressOffset>0X1A8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL1515</spirit:name>
<spirit:description>required voltage level</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_TABLE_NUM1517</spirit:name>
<spirit:description>memory controller table number  valid values are from 0x1 to 0xe. this is used for table-based ddr clock freq change.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDR_CLK_DIV1518</spirit:name>
<spirit:description>clock divider selection for dclk  dclk = &lt;dclk_clock_selection&gt; / (this field +1)</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>4X_CLK_MODE1519</spirit:name>
<spirit:description>enable 4:1 dclk mode  0x0 = 2:1 dclk mode  0x1 = 4:1 dclk mode</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLKSEL1520</spirit:name>
<spirit:description>ddr clock selection                7=pll3 div2                               6=pll5 div2                              0x5 = pll4 div2                             0x4 = pll2 div2                          0x3 = pll6 div1                          0x2 = pll2 div1                     0x1= pll1 832 mhz                          0x0 = pll1 624 mhz</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_LEVEL7</spirit:name>
<spirit:description>DCLK Freq Level 7 Control Register</spirit:description>
<spirit:addressOffset>0X1AC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VL1528</spirit:name>
<spirit:description>required voltage level</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_TABLE_NUM1530</spirit:name>
<spirit:description>memory controller table number  valid values are from 0x1 to 0xe. this is used for table-based ddr clock freq change.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDR_CLK_DIV1531</spirit:name>
<spirit:description>clock divider selection for dclk  dclk = &lt;dclk_clock_selection&gt; / (this field +1)</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>4X_CLK_MODE1532</spirit:name>
<spirit:description>enable 4:1 dclk mode  0x0 = 2:1 dclk mode  0x1 = 4:1 dclk mode</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLKSEL1533</spirit:name>
<spirit:description>ddr clock selection                7=pll3 div2                               6=pll5 div2                              0x5 = pll4 div2                             0x4 = pll2 div2                          0x3 = pll6 div1                          0x2 = pll2 div1                     0x1= pll1 832 mhz                          0x0 = pll1 624 mhz</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_DEBUG2_REG</spirit:name>
<spirit:description>PMU Debug2 Register</spirit:description>
<spirit:addressOffset>0X1B0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GNSS_VOTING_MASK</spirit:name>
<spirit:description>gnss voting mask  0x0 = no mask  0x1 = mask</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CSYSFREQUENCY_DDRC</spirit:name>
<spirit:description>fp to ddrc lp/ffc protocol signal</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CSYSACK_DDRC_CH1</spirit:name>
<spirit:description>ack from ddrc ch1 lp/ffc protocol signal</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CSYSACK_DDRC</spirit:name>
<spirit:description>ack from ddrc ch0 lp/ffc protocol signal</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CSYSMODE_DDRC</spirit:name>
<spirit:description>csysmode to ddrc lp/ffc protocol signal</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CSYSREQ_DDRC</spirit:name>
<spirit:description>csysreq to ddrc lp/ffc protocol signal</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_MSTR_GATE_OK_CHECK_ACLK</spirit:name>
<spirit:description>ap clkgen mask dclk_mstr_gate_ok check  1 = no check  0 = check</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_MSTR_GATE_OK_CHECK_CP</spirit:name>
<spirit:description>ap clkgen mask dclk_mstr_gate_ok check  1 = no check  0 = check</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_MSTR_GATE_OK_CHECK_AP</spirit:name>
<spirit:description>ap clkgen mask dclk_mstr_gate_ok check  1 = no check  0 = check</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GNSS_WAKEUP_CTRL</spirit:name>
<spirit:description>GNSS Wakeup Control Register</spirit:description>
<spirit:addressOffset>0X1B8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GNSS_WAKEUP_STATUS</spirit:name>
<spirit:description>gnss wakeup signal status  this field is used to sample the wakeup signal from the gnss module.  0x0 = wakeup signal inactive  0x1 = wakeup active</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_WAKEUP_CLR</spirit:name>
<spirit:description>gnss wakeup clear  the &lt;var processor: application mp&gt; acknowledges the wake-up event from gps.  it can only be asserted when the wake-up event from the gps is active. it is cleared by hardware when the gps get an acknowledge from the &lt;var processor: ap</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_WAKEUP_EN</spirit:name>
<spirit:description>gnss wakeup enable  0x0 = disable gnss wakeup  0x1 = enable gnss wakeup chip</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CCIC2_CLK_GATE_CTRL</spirit:name>
<spirit:description>CMOS Camera Interface Controller 2 Dynamic Clock Gate Control Register</spirit:description>
<spirit:addressOffset>0X1BC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CCIC2_GATE_CSI_CLK_STATIC</spirit:name>
<spirit:description>ccic2 csi static clock gate control  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_GATE_CLK4X_STATIC</spirit:name>
<spirit:description>ccic2 clk4x static clock gate control  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_GATE_CLK1X_STATIC</spirit:name>
<spirit:description>ccic2 clk1x static clock gate control  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_GATE_HCLK_STATIC</spirit:name>
<spirit:description>ccic2 hclk static clock gate control  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_GATE_ACLK_STATIC</spirit:name>
<spirit:description>ccic2 aclk static clock gate control  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_GATE_ISP_PIP2_CLK1X_STATIC</spirit:name>
<spirit:description>isp pipe2 clk1x static clock gate control  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_GATE_QOS_HCLK_STATIC</spirit:name>
<spirit:description>axi4to1qos hclk static clock gate contro  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_GATE_DESC_HCLK_STATIC</spirit:name>
<spirit:description>sc2_desc_top hclk static clock gate control  0x0 =stop clock   0x1 = stop clock   0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_GATE_LANE1_CLK_DYNAMIC</spirit:name>
<spirit:description>ccic2 csi lane 1 clock dynamic clock gate control  0x0 = hardware dynamic control  0x1 = hardware dynamic control  0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_GATE_LANE0_CLK_DYNAMIC</spirit:name>
<spirit:description>ccic2 csi lane 0 clock dynamic clock gate control  0x0 = hardware dynamic control  0x1 = hardware dynamic control  0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_GATE_CSI_CLK_DYNAMIC</spirit:name>
<spirit:description>ccic2 csi clock dynamic clock gate control  0x0 = hardware dynamic control  0x1 = hardware dynamic control  0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_GATE_AHB_CLK_DYNAMIC</spirit:name>
<spirit:description>ccic2 ahb clock dynamic clock gate control  0x0 = hardware dynamic control  0x1 = hardware dynamic control  0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_GATE_PIP_CLK_DYNAMIC</spirit:name>
<spirit:description>ccic2 pipeline clock dynamic clock gate control  0x0 = hardware dynamic control  0x1 = hardware dynamic control  0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCIC2_GATE__AXI_CLK_DYNAMIC</spirit:name>
<spirit:description>ccic2 axi clock dynamic clock gate control  0x0 = hardware dynamic control  0x1 = hardware dynamic control  0x2 = stop clock  0x3 = free running</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C0_CTRL</spirit:name>
<spirit:description>Generic Timer Wakeup Core0 Control Register</spirit:description>
<spirit:addressOffset>0X1C0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C0_STATUS</spirit:name>
<spirit:description>generic timer wakeup core0 status. read  0x0 = no wakeup interrupt occur  0x1 = wakeup interrrupt occur
write  0x0 = clear wakeup interrupt status   0x1 = no effect</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GT_WAKEUP_C0_ENB</spirit:name>
<spirit:description>generic timer wakeup core0 enable, when core0 enter c2  0x0 = not enable  0x1 = enable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C1_CTRL</spirit:name>
<spirit:description>Generic Timer Wakeup Core1 Control Register</spirit:description>
<spirit:addressOffset>0X1C4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C1_STATUS</spirit:name>
<spirit:description>generic timer wakeup core1 status. read  0x0 = no wakeup interrupt occur  0x1 = wakeup interrrupt occur
write  0x0 = clear wakeup interrupt status   0x1 = no effect</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GT_WAKEUP_C1_ENB</spirit:name>
<spirit:description>generic timer wakeup core1 enable, when core1 enter c2  0x0 = not enable  0x1 = enable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C2_CTRL</spirit:name>
<spirit:description>Generic Timer Wakeup Core2 Control Register</spirit:description>
<spirit:addressOffset>0X1C8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C2_STATUS</spirit:name>
<spirit:description>generic timer wakeup core2 status. read  0x0 = no wakeup interrupt occur  0x1 = wakeup interrrupt occur
write  0x0 = clear wakeup interrupt status   0x1 = no effect</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GT_WAKEUP_C2_ENB</spirit:name>
<spirit:description>generic timer wakeup core2 enable, when core2 enter c2  0x0 = not enable  0x1 = enable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C3_CTRL</spirit:name>
<spirit:description>Generic Timer Wakeup Core3 Control Register</spirit:description>
<spirit:addressOffset>0X1CC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C3_STATUS</spirit:name>
<spirit:description>generic timer wakeup core3 status. read  0x0 = no wakeup interrupt occur  0x1 = wakeup interrrupt occur
write  0x0 = clear wakeup interrupt status   0x1 = no effect</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GT_WAKEUP_C3_ENB</spirit:name>
<spirit:description>generic timer wakeup core3 enable, when core3 enter c2  0x0 = not enable  0x1 = enable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C0_ML</spirit:name>
<spirit:description>Generic Timer Wakeup Core0 Match Low Register</spirit:description>
<spirit:addressOffset>0X1D0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C0_ML</spirit:name>
<spirit:description>generic timer wakeup core0 match low register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C0_MH</spirit:name>
<spirit:description>Generic Timer Wakeup Core0 Match High Register</spirit:description>
<spirit:addressOffset>0X1D4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C0_MH</spirit:name>
<spirit:description>generic timer wakeup core0 match high register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C1_ML</spirit:name>
<spirit:description>Generic Timer Wakeup Core1 Match Low Register</spirit:description>
<spirit:addressOffset>0X1D8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C1_ML</spirit:name>
<spirit:description>generic timer wakeup core1 match low register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C1_MH</spirit:name>
<spirit:description>Generic Timer Wakeup Core1 Match High Register</spirit:description>
<spirit:addressOffset>0X1DC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C1_MH</spirit:name>
<spirit:description>generic timer wakeup core1 match high register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C2_ML</spirit:name>
<spirit:description>Generic Timer Wakeup Core2 Match Low Register</spirit:description>
<spirit:addressOffset>0X1E0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C2_ML</spirit:name>
<spirit:description>generic timer wakeup core2 match low register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C2_MH</spirit:name>
<spirit:description>Generic Timer Wakeup Core2 Match High Register</spirit:description>
<spirit:addressOffset>0X1E4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C2_MH</spirit:name>
<spirit:description>generic timer wakeup core2 match high register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C3_ML</spirit:name>
<spirit:description>Generic Timer Wakeup Core3 Match Low Register</spirit:description>
<spirit:addressOffset>0X1E8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C3_ML</spirit:name>
<spirit:description>generic timer wakeup core3 match low register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C3_MH</spirit:name>
<spirit:description>Generic Timer Wakeup Core3 Match High Register</spirit:description>
<spirit:addressOffset>0X1EC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C3_MH</spirit:name>
<spirit:description>generic timer wakeup core3 match high register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FC_LOCK_STATUS</spirit:name>
<spirit:description>Frequency change Lock Status Register</spirit:description>
<spirit:addressOffset>0X334</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CP_RD_STATUS1685</spirit:name>
<spirit:description>cp read status   0x0=cp does not get the fc lock.  0x1=cp get the fc lock .</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_RD_STATUS1686</spirit:name>
<spirit:description>ap read status   0x0=ap does not get the fc lock.  0x1=ap get the fc lock .</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C4_CTRL</spirit:name>
<spirit:description>Generic Timer Wakeup Core4 Control Register</spirit:description>
<spirit:addressOffset>0X208</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C4_STATUS</spirit:name>
<spirit:description>generic timer wakeup core4 status. read  0x0 = no wakeup interrupt occur  0x1 = wakeup interrrupt occur
write  0x0 = clear wakeup interrupt status   0x1 = no effect</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GT_WAKEUP_C4_ENB</spirit:name>
<spirit:description>generic timer wakeup core4 enable, when core3 enter c2  0x0 = not enable  0x1 = enable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C5_CTRL</spirit:name>
<spirit:description>Generic Timer Wakeup Core5 Control Register</spirit:description>
<spirit:addressOffset>0X20C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C5_STATUS</spirit:name>
<spirit:description>generic timer wakeup core5 status. read  0x0 = no wakeup interrupt occur  0x1 = wakeup interrrupt occur
write  0x0 = clear wakeup interrupt status   0x1 = no effect</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GT_WAKEUP_C5_ENB</spirit:name>
<spirit:description>generic timer wakeup core5 enable, when core3 enter c2  0x0 = not enable  0x1 = enable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C6_CTRL</spirit:name>
<spirit:description>Generic Timer Wakeup Core6 Control Register</spirit:description>
<spirit:addressOffset>0X210</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C6_STATUS</spirit:name>
<spirit:description>generic timer wakeup core6 status. read  0x0 = no wakeup interrupt occur  0x1 = wakeup interrrupt occur
write  0x0 = clear wakeup interrupt status   0x1 = no effect</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GT_WAKEUP_C6_ENB</spirit:name>
<spirit:description>generic timer wakeup core6 enable, when core3 enter c2  0x0 = not enable  0x1 = enable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C7_CTRL</spirit:name>
<spirit:description>Generic Timer Wakeup Core7 Control Register</spirit:description>
<spirit:addressOffset>0X214</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C7_STATUS</spirit:name>
<spirit:description>generic timer wakeup core7 status. read  0x0 = no wakeup interrupt occur  0x1 = wakeup interrrupt occur
write  0x0 = clear wakeup interrupt status   0x1 = no effect</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GT_WAKEUP_C7_ENB</spirit:name>
<spirit:description>generic timer wakeup core7 enable, when core3 enter c2  0x0 = not enable  0x1 = enable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C4_ML</spirit:name>
<spirit:description>Generic Timer Wakeup Core4 Match Low Register</spirit:description>
<spirit:addressOffset>0X218</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C4_ML</spirit:name>
<spirit:description>generic timer wakeup core4 match low register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C4_MH</spirit:name>
<spirit:description>Generic Timer Wakeup Core4 Match High Register</spirit:description>
<spirit:addressOffset>0X21C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C4_MH</spirit:name>
<spirit:description>generic timer wakeup core4 match high register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C5_ML</spirit:name>
<spirit:description>Generic Timer Wakeup Core5 Match Low Register</spirit:description>
<spirit:addressOffset>0X220</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C5_ML</spirit:name>
<spirit:description>generic timer wakeup core5 match low register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C5_MH</spirit:name>
<spirit:description>Generic Timer Wakeup Core5 Match High Register</spirit:description>
<spirit:addressOffset>0X224</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C5_MH</spirit:name>
<spirit:description>generic timer wakeup core5 match high register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C6_ML</spirit:name>
<spirit:description>Generic Timer Wakeup Core6 Match Low Register</spirit:description>
<spirit:addressOffset>0X228</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C6_ML</spirit:name>
<spirit:description>generic timer wakeup core6 match low register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C6_MH</spirit:name>
<spirit:description>Generic Timer Wakeup Core6 Match High Register</spirit:description>
<spirit:addressOffset>0X22C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C6_MH</spirit:name>
<spirit:description>generic timer wakeup core6 match high register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C7_ML</spirit:name>
<spirit:description>Generic Timer Wakeup Core7 Match Low Register</spirit:description>
<spirit:addressOffset>0X230</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C7_ML</spirit:name>
<spirit:description>generic timer wakeup core7 match low register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C7_MH</spirit:name>
<spirit:description>Generic Timer Wakeup Core7 Match High Register</spirit:description>
<spirit:addressOffset>0X234</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C7_MH</spirit:name>
<spirit:description>generic timer wakeup core7 match high register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C8_CTRL</spirit:name>
<spirit:description>Generic Timer Wakeup Core8 Control Register</spirit:description>
<spirit:addressOffset>0X238</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C8_STATUS</spirit:name>
<spirit:description>generic timer wakeup core8 status. read  0x0 = no wakeup interrupt occur  0x1 = wakeup interrrupt occur
write  0x0 = clear wakeup interrupt status   0x1 = no effect</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GT_WAKEUP_C8_ENB</spirit:name>
<spirit:description>generic timer wakeup core8 enable, when core3 enter c2  0x0 = not enable  0x1 = enable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C9_CTRL</spirit:name>
<spirit:description>Generic Timer Wakeup Core9 Control Register</spirit:description>
<spirit:addressOffset>0X23C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C9_STATUS</spirit:name>
<spirit:description>generic timer wakeup core9 status. read  0x0 = no wakeup interrupt occur  0x1 = wakeup interrrupt occur
write  0x0 = clear wakeup interrupt status   0x1 = no effect</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GT_WAKEUP_C9_ENB</spirit:name>
<spirit:description>generic timer wakeup core9 enable, when core3 enter c2  0x0 = not enable  0x1 = enable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C8_ML</spirit:name>
<spirit:description>Generic Timer Wakeup Core8 Match Low Register</spirit:description>
<spirit:addressOffset>0X248</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C8_ML</spirit:name>
<spirit:description>generic timer wakeup core8 match low register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C8_MH</spirit:name>
<spirit:description>Generic Timer Wakeup Core8 Match High Register</spirit:description>
<spirit:addressOffset>0X24C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C8_MH</spirit:name>
<spirit:description>generic timer wakeup core8 match high register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C9_ML</spirit:name>
<spirit:description>Generic Timer Wakeup Core9 Match Low Register</spirit:description>
<spirit:addressOffset>0X250</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C9_ML</spirit:name>
<spirit:description>generic timer wakeup core9 match low register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_GT_WAKEUP_C9_MH</spirit:name>
<spirit:description>Generic Timer Wakeup Core9 Match High Register</spirit:description>
<spirit:addressOffset>0X254</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GT_WAKEUP_C9_MH</spirit:name>
<spirit:description>generic timer wakeup core9 match high register</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_C1_CAPMP_IDLE_CFGx0</spirit:name>
<spirit:description>Cluster1 &lt;var Processor: Application MP&gt; Idle Configuration Register for Core x</spirit:description>
<spirit:addressOffset>0x314</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_C1_CAPMP_IDLE_CFGx1</spirit:name>
<spirit:description>Cluster1 &lt;var Processor: Application MP&gt; Idle Configuration Register for Core x</spirit:description>
<spirit:addressOffset>0x318</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_C1_CAPMP_IDLE_CFGx2</spirit:name>
<spirit:description>Cluster1 &lt;var Processor: Application MP&gt; Idle Configuration Register for Core x</spirit:description>
<spirit:addressOffset>0x31C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_C1_CAPMP_IDLE_CFGx3</spirit:name>
<spirit:description>Cluster1 &lt;var Processor: Application MP&gt; Idle Configuration Register for Core x</spirit:description>
<spirit:addressOffset>0x320</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DIS_MP_L2_SLP1839</spirit:name>
<spirit:description>disable &lt;var processor: application mp&gt; l2 power switch  this field is used to disable the &lt;var processor: application mp&gt; l2 power switch sleep power down during &lt;var processor: application mp&gt; power down mode.  1 = disable &lt;var processor: application</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DIS_MP_SLP1840</spirit:name>
<spirit:description>disable &lt;var processor: application mp&gt; power switch  this field is used to disable the &lt;var processor: application mp&gt; power switch sleep power down during mp subsystem power down mode.  1 = disable mp power switch sleep</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_L2_PWR_OFF1842</spirit:name>
<spirit:description>frc l2 sram off  1 = l2 cache power is off</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_HW_CACHE_FLUSH_EN1844</spirit:name>
<spirit:description>l2 hardware cache flush enable  0x1= enable</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_SRAM_REPAIR_DONE_CHECK1845</spirit:name>
<spirit:description>mask sram repair done check  1 = mask sram repair done check</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_CLK_OFF_CHECK1846</spirit:name>
<spirit:description>mask &lt;var processor: application mp&gt; clock off state check  this field is used to mask the &lt;var processor: application mp&gt; clock off check during the mp idle process.</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_CLK_STBL_CHECK1847</spirit:name>
<spirit:description>mask mp clock stbl state check  this field is used to mask the mp clock stable check during mp wakeup.</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_JTAG_IDLE_CHECK1848</spirit:name>
<spirit:description>mask jtag idle state check  this field is used to mask the jtag idle check during &lt;var processor: application mp&gt; idle entry.  1 = mask jtag idle check</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_IDLE_CHECK1849</spirit:name>
<spirit:description>mask &lt;var processor: application mp&gt; idle state check  debug only - it should be 0 during normal operation  1 = status check masked  0 = status check not masked</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACINACTM_HW_CTRL1850</spirit:name>
<spirit:description>acinactm hardware control   0x0=low power state machine does not control acinactm port.   0x1= low power state machine will control acinactm port of &lt;var processor: application mp&gt;.  when m2/m1 low power mode is entered, acinactm port will be high</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DIS_MC_SW_REQ1852</spirit:name>
<spirit:description>disable memory controller software req  this field is used to disable the memory controller entry to idle mode using the memory controller sleep request bits. the memory controller will always enter into idle mode based upon the hardware state machine re</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_WAKE_MC_EN1853</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; wake mc enable  wake up the memory controller when the &lt;var processor: application mp&gt; wakes up from idle mode. the memory controller will be woken up before the interrupt to the core is released.  0 = memory controller w</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_SCU_SRAM_PWRDWN1854</spirit:name>
<spirit:description>not used. scu sram does not support retention</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_1855</spirit:name>
<spirit:description>reserved for future use</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_SRAM_PWRDWN1856</spirit:name>
<spirit:description>l2 cache sram power down  this field does not take effect if mp_pwrdwn is 0.  1 = when &lt;var processor: application mp&gt; is idle, l2 sram power will be off  0 = when &lt;var processor: application mp&gt; is idle, l2 sram is in retention mode</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_PWRDWN1857</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; power down  this field does not take effect if mp_idle is 0.  1 = when &lt;var processor: application mp&gt; is idle, &lt;var processor: application mp&gt; will go into deep sleep mode and &lt;var processor: application mp&gt; logic will b</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_IDLE1858</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; idle  1 = when &lt;var processor: application mp&gt; is idle, &lt;var processor: application mp&gt; clocks will be gated externally</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CCI_CLK_CTRL</spirit:name>
<spirit:description>CCI550 Clock Control Register</spirit:description>
<spirit:addressOffset>0X300</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PM_1865</spirit:name>
<spirit:description>reserved</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>15</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_DRAGON_ADB400_CCI_SIDE_IDLE</spirit:name>
<spirit:description>mask dragon adb400 cci side idle flag for cci_idle_clk_off_req   1=mask   0=unmask</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCI_CLK_SMOOTH_MUX_DIS</spirit:name>
<spirit:description>cci clock smoothmux disable   0= cci clock smoothmux enable, it will hw switch to vcxo clock when cpu enters m2 and gpu shutdonw   1=cci clock smoothmux disable, it only selects the clock from cci_clock_gen, when  cpu enters m2 and gpu shutdonw, the cci clock is gated.</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCI_CLKEN_BY_INT_AP</spirit:name>
<spirit:description>cci clock also can be enabled by sys_int_ap[127:0]  0x1=enable this function. if this bit is 0x0, then the cci clock is still only controlled by the status of cpu clusters and gpu</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCI550_CLKGEN_AUTO_CG_EN</spirit:name>
<spirit:description>cci550 clock generator working clock automatic gating control    0x0 = cci550 clock generator working clock automatic gating is disabled and the clock is free-runing    0x1 = cci550 clock generator working clock automatic gating is enabled</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCI550_FC_REQ</spirit:name>
<spirit:description>cci550  freq change request. when frequency change is done, this bit is automaticlly cleared by hardware</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_1871</spirit:name>
<spirit:description>reserved</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCI550_BIU_CLK_DIV</spirit:name>
<spirit:description>clock divider selection for cci550 axi_m0 port to fabric.  aclk_m0 = aclkm1/ (this field +1)</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_1873</spirit:name>
<spirit:description>reserved</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCI550_MC_CLK_DIV</spirit:name>
<spirit:description>clock divider selection for cci550 axi_m1 port to mck. aclk_m1 = pll_source / (this field +1)</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_1875</spirit:name>
<spirit:description>reserved</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCI550_PLLSEL</spirit:name>
<spirit:description>&lt;var processor: application&gt; cci550 clock selection  0x0 = pll1_499mhz   0x1 = pll1 624mhz   0x2 = pll1_832 mhz   0x3 = pll3_div3（700m）   0x4=pll2_div4(600m)   0x5=pll3_div4(525m)   0x6=pll4_div3(335m)   0x7=pll3_div2(1050m)</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CC3_AP</spirit:name>
<spirit:description>AP Clock Control Register</spirit:description>
<spirit:addressOffset>0X338</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C2_MPSUB_SW_RST</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; reset  this field is used to reset the &lt;var processor: application mp&gt; logic except debug/coresight logic.  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU9_SW_RST</spirit:name>
<spirit:description>cpu9 core software reset  this field is used to reset cpu9 core logic only.  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU9_POR_RST</spirit:name>
<spirit:description>cpu9 core power on reset  this field is used to reset cpu9 all logic, including debug logic.  1 = reset is asserted  0 = reset is de-asserted</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU8_SW_RST</spirit:name>
<spirit:description>cpu8 core software reset  this field is used to reset cpu8 core logic only.  1 = core software reset is asserted  0 = core software reset is de-asserted</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CPU8_POR_RST</spirit:name>
<spirit:description>cpu8 core power on reset  this field is used to reset cpu8 all logic including debug logic.  1 = core power on reset is asserted  0 = core power on reset is de-asserted</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C2_ACLK_DIV1891</spirit:name>
<spirit:description>clock divider selection for cluster2 axi interface clock  c2_aclk is divided from pclk. c2_aclk= pclk / (this field +1)</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C2_CLK_DIV1892</spirit:name>
<spirit:description>clock divider selection for cluster2 pclk. if (fcap.c2_pllsel&lt;=3), pclk= (fcap.c2_pllsel selectin clock )/(c2_clk_div +1);  else pclk =fcap.c2_pllsel selectin clock</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_DM_CC2_AP</spirit:name>
<spirit:description>Dummy AP Clock Control2 Register</spirit:description>
<spirit:addressOffset>0X33C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C2_ACLK_DIV1900</spirit:name>
<spirit:description>clock divider selection for cluster2 axi interface clock  c2_aclk is divided from pclk. c2_aclk= pclk / (this field +1)</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>C2_CLK_DIV1901</spirit:name>
<spirit:description>clock divider selection for cluster2 pclk. if (fcap.c2_pllsel&lt;=3), pclk= (fcap.c2_pllsel selectin clock )/(c2_clk_div +1);  else pclk =fcap.c2_pllsel selectin clock</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_C2_CAPMP_IDLE_CFGx0</spirit:name>
<spirit:description>Cluster2 &lt;var Processor: Application MP&gt; Idle Configuration Register for Core x</spirit:description>
<spirit:addressOffset>0x350</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>PMU_C2_CAPMP_IDLE_CFGx1</spirit:name>
<spirit:description>Cluster2 &lt;var Processor: Application MP&gt; Idle Configuration Register for Core x</spirit:description>
<spirit:addressOffset>0x354</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DIS_MP_L2_SLP1910</spirit:name>
<spirit:description>disable &lt;var processor: application mp&gt; l2 power switch  this field is used to disable the &lt;var processor: application mp&gt; l2 power switch sleep power down during &lt;var processor: application mp&gt; power down mode.  1 = disable &lt;var processor: application</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DIS_MP_SLP1911</spirit:name>
<spirit:description>disable &lt;var processor: application mp&gt; power switch  this field is used to disable the &lt;var processor: application mp&gt; power switch sleep power down during mp subsystem power down mode.  1 = disable mp power switch sleep</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_L2_PWR_OFF1913</spirit:name>
<spirit:description>frc l2 sram off  1 = l2 cache power is off</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_HW_CACHE_FLUSH_EN1915</spirit:name>
<spirit:description>l2 hardware cache flush enable  0x1= enable</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_SRAM_REPAIR_DONE_CHECK1916</spirit:name>
<spirit:description>mask sram repair done check  1 = mask sram repair done check</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_CLK_OFF_CHECK1917</spirit:name>
<spirit:description>mask &lt;var processor: application mp&gt; clock off state check  this field is used to mask the &lt;var processor: application mp&gt; clock off check during the mp idle process.</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_CLK_STBL_CHECK1918</spirit:name>
<spirit:description>mask mp clock stbl state check  this field is used to mask the mp clock stable check during mp wakeup.</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_JTAG_IDLE_CHECK1919</spirit:name>
<spirit:description>mask jtag idle state check  this field is used to mask the jtag idle check during &lt;var processor: application mp&gt; idle entry.  1 = mask jtag idle check</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MASK_IDLE_CHECK1920</spirit:name>
<spirit:description>mask &lt;var processor: application mp&gt; idle state check  debug only - it should be 0 during normal operation  1 = status check masked  0 = status check not masked</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACINACTM_HW_CTRL1921</spirit:name>
<spirit:description>acinactm hardware control   0x0=low power state machine does not control acinactm port.   0x1= low power state machine will control acinactm port of &lt;var processor: application mp&gt;.  when m2/m1 low power mode is entered, acinactm port will be high</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DIS_MC_SW_REQ1923</spirit:name>
<spirit:description>disable memory controller software req  this field is used to disable the memory controller entry to idle mode using the memory controller sleep request bits. the memory controller will always enter into idle mode based upon the hardware state machine re</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_WAKE_MC_EN1924</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; wake mc enable  wake up the memory controller when the &lt;var processor: application mp&gt; wakes up from idle mode. the memory controller will be woken up before the interrupt to the core is released.  0 = memory controller w</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_SCU_SRAM_PWRDWN1925</spirit:name>
<spirit:description>not used. scu sram does not support retention</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PM_1926</spirit:name>
<spirit:description>reserved for future use</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>L2_SRAM_PWRDWN1927</spirit:name>
<spirit:description>l2 cache sram power down  this field does not take effect if mp_pwrdwn is 0.  1 = when &lt;var processor: application mp&gt; is idle, l2 sram power will be off  0 = when &lt;var processor: application mp&gt; is idle, l2 sram is in retention mode</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_PWRDWN1928</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; power down  this field does not take effect if mp_idle is 0.  1 = when &lt;var processor: application mp&gt; is idle, &lt;var processor: application mp&gt; will go into deep sleep mode and &lt;var processor: application mp&gt; logic will b</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MP_IDLE1929</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; idle  1 = when &lt;var processor: application mp&gt; is idle, &lt;var processor: application mp&gt; clocks will be gated externally</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PMU_CORE2_STATUS2</spirit:name>
<spirit:description>Core Status2 Register</spirit:description>
<spirit:addressOffset>0X370</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AP_CORE9_C2</spirit:name>
<spirit:description>&lt;var processor: application&gt; core9 in c2 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core9 is in c2 mode.  1 = &lt;var processor: application&gt; core9 is in c2 mode</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE9_C1</spirit:name>
<spirit:description>&lt;var processor: application&gt; core1 in c9 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core9 is in c1 mode.  1 = &lt;var processor: application&gt; core9 is in c1 mode (here c1 means external idle mode)</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE9_WFI_FLAG</spirit:name>
<spirit:description>&lt;var processor: application&gt; core9 wfi flag  this field reflects the wfi flag that is generated by core1. when core9 enters wfi, this field will be set.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE8_C2</spirit:name>
<spirit:description>&lt;var processor: application&gt; core8 in c2 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core8 is in c2 mode.  1 = &lt;var processor: application&gt; core8 is in c2 mode</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE8_C1</spirit:name>
<spirit:description>&lt;var processor: application&gt; core8 in c1 mode indication  this field is used to indicate whether or not &lt;var processor: application&gt; core8 is in c1 mode.  1 = &lt;var processor: application&gt; core8 is in c1 mode (here c1 means external idle mode)</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_CORE8_WFI_FLAG</spirit:name>
<spirit:description>&lt;var processor: application&gt; core8 wfi flag  this field reflects the wfi flag that is generated by core8. when core8 enters wfi, this field will be set.</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C2_MPSUB_M2</spirit:name>
<spirit:description>&lt;q&gt;&lt;var processor: application mp&gt; cluster2 subsystem idle mode&lt;\q&gt; indication  this field is used to indicate whether or not the &lt;var processor: application mp&gt; subsystem is in m2 mode.  1 = &lt;var processor: application mp&gt; subsystem is in m2 mode</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C2_MPSUB_M1</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; cluster2 subsystem in m1 mode indication  this field is used to indicate whether or not the &lt;var processor: application mp&gt; subsystem is in m1 mode.  1 = &lt;var processor: application mp&gt; subsystem is in m1 mode (here m1 means &lt;var processor: application mp&gt; subsystem external idle mode)</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C2_MPSUB_IDLE_FLAG</spirit:name>
<spirit:description>&lt;var processor: application mp&gt; cluster2  subsystem idle flag  this field reflects the and logic value of scu_idle and l2clkstopped generated in the &lt;var processor: application mp&gt; subsystem.  1 = core8/core9/scu/l2 are all in idle state</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
</spirit:addressBlock>
</spirit:memoryMap>
</spirit:memoryMaps>
</spirit:component>