module top
#(parameter param112 = (((-(((8'hb8) ? (8'ha7) : (8'ha6)) >>> (&(8'ha1)))) ? ((^((8'hbb) ? (8'hbc) : (8'hb1))) ? (((8'ha5) ? (7'h42) : (8'ha4)) ? (8'haf) : ((8'haa) ? (8'haf) : (8'had))) : ({(7'h40), (7'h44)} && ((8'ha2) ? (8'hba) : (8'h9f)))) : (((~^(8'hae)) ^~ ((8'hb8) >> (7'h44))) ^~ (8'h9c))) < (~(8'hbb))))
(y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h35d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire0;
  input wire signed [(2'h3):(1'h0)] wire1;
  input wire signed [(3'h7):(1'h0)] wire2;
  input wire signed [(4'hf):(1'h0)] wire3;
  wire signed [(4'hc):(1'h0)] wire111;
  wire [(4'h8):(1'h0)] wire110;
  wire [(5'h11):(1'h0)] wire109;
  wire signed [(4'he):(1'h0)] wire108;
  wire [(5'h14):(1'h0)] wire107;
  wire [(5'h11):(1'h0)] wire4;
  wire signed [(4'he):(1'h0)] wire31;
  wire [(4'h8):(1'h0)] wire52;
  wire signed [(4'he):(1'h0)] wire53;
  wire [(4'h8):(1'h0)] wire94;
  reg signed [(5'h11):(1'h0)] reg106 = (1'h0);
  reg [(4'hc):(1'h0)] reg105 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg104 = (1'h0);
  reg [(5'h15):(1'h0)] reg103 = (1'h0);
  reg [(4'he):(1'h0)] reg102 = (1'h0);
  reg [(4'h9):(1'h0)] reg101 = (1'h0);
  reg [(5'h13):(1'h0)] reg100 = (1'h0);
  reg [(2'h2):(1'h0)] reg99 = (1'h0);
  reg [(4'h9):(1'h0)] reg98 = (1'h0);
  reg [(4'he):(1'h0)] reg97 = (1'h0);
  reg [(2'h2):(1'h0)] reg96 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg5 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg6 = (1'h0);
  reg [(3'h5):(1'h0)] reg7 = (1'h0);
  reg [(5'h10):(1'h0)] reg8 = (1'h0);
  reg [(4'hc):(1'h0)] reg9 = (1'h0);
  reg [(5'h12):(1'h0)] reg10 = (1'h0);
  reg [(5'h13):(1'h0)] reg11 = (1'h0);
  reg [(4'hc):(1'h0)] reg12 = (1'h0);
  reg [(5'h14):(1'h0)] reg13 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg14 = (1'h0);
  reg [(3'h6):(1'h0)] reg15 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg16 = (1'h0);
  reg [(4'hf):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg18 = (1'h0);
  reg [(5'h15):(1'h0)] reg19 = (1'h0);
  reg [(4'ha):(1'h0)] reg20 = (1'h0);
  reg signed [(4'he):(1'h0)] reg21 = (1'h0);
  reg [(4'ha):(1'h0)] reg22 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg23 = (1'h0);
  reg [(3'h7):(1'h0)] reg24 = (1'h0);
  reg [(5'h14):(1'h0)] reg25 = (1'h0);
  reg [(5'h15):(1'h0)] reg26 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg27 = (1'h0);
  reg [(2'h2):(1'h0)] reg28 = (1'h0);
  reg [(4'hf):(1'h0)] reg29 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg30 = (1'h0);
  reg [(4'hf):(1'h0)] reg32 = (1'h0);
  reg [(2'h2):(1'h0)] reg33 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg34 = (1'h0);
  reg [(5'h11):(1'h0)] reg35 = (1'h0);
  reg [(5'h13):(1'h0)] reg36 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg37 = (1'h0);
  reg [(5'h12):(1'h0)] reg38 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg39 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg40 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg41 = (1'h0);
  reg [(4'h9):(1'h0)] reg42 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg43 = (1'h0);
  reg [(4'he):(1'h0)] reg44 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg45 = (1'h0);
  reg [(3'h4):(1'h0)] reg46 = (1'h0);
  reg [(3'h6):(1'h0)] reg47 = (1'h0);
  reg [(3'h7):(1'h0)] reg48 = (1'h0);
  reg [(3'h5):(1'h0)] reg49 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg50 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg51 = (1'h0);
  assign y = {wire111,
                 wire110,
                 wire109,
                 wire108,
                 wire107,
                 wire4,
                 wire31,
                 wire52,
                 wire53,
                 wire94,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 reg5,
                 reg6,
                 reg7,
                 reg8,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg19,
                 reg20,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg26,
                 reg27,
                 reg28,
                 reg29,
                 reg30,
                 reg32,
                 reg33,
                 reg34,
                 reg35,
                 reg36,
                 reg37,
                 reg38,
                 reg39,
                 reg40,
                 reg41,
                 reg42,
                 reg43,
                 reg44,
                 reg45,
                 reg46,
                 reg47,
                 reg48,
                 reg49,
                 reg50,
                 reg51,
                 (1'h0)};
  assign wire4 = $signed(wire2);
  always
    @(posedge clk) begin
      reg5 <= ($signed({wire2[(2'h2):(2'h2)], wire0[(4'h8):(1'h1)]}) ?
          (^~wire1) : (!$unsigned((+(wire1 ? wire4 : (8'hb8))))));
      if ($signed(wire3[(4'hd):(3'h5)]))
        begin
          reg6 <= wire0[(4'hf):(3'h7)];
          reg7 <= $unsigned(((&wire2[(3'h6):(1'h0)]) <<< ({$signed(reg6)} & wire1)));
          reg8 <= $signed((({wire1[(1'h0):(1'h0)]} ~^ (-(~&reg5))) ?
              ((~^reg7) ?
                  wire4[(3'h7):(3'h6)] : $unsigned((wire0 ?
                      wire2 : (8'hbc)))) : reg5[(4'hd):(4'h9)]));
        end
      else
        begin
          reg6 <= ($signed((~&((wire2 <= wire3) > (reg7 + (8'hbf))))) < (~&{wire3[(1'h1):(1'h0)]}));
          reg7 <= (wire1[(2'h2):(1'h0)] >> $unsigned($signed($unsigned((wire4 ?
              wire4 : reg8)))));
          reg8 <= (^~$unsigned((~((reg5 ? wire1 : wire0) < (+reg8)))));
          reg9 <= ({($signed(wire2) < (~{wire3, wire0})), reg5[(1'h1):(1'h0)]} ?
              reg8 : (({$unsigned(wire4)} || (~&wire2)) && reg5));
          reg10 <= (^reg9);
        end
      if (((8'ha7) ?
          {(~|$unsigned($signed(wire4)))} : $signed(((^reg10) > (wire2[(2'h2):(2'h2)] ^~ reg6[(4'he):(3'h7)])))))
        begin
          if (wire0[(3'h7):(3'h7)])
            begin
              reg11 <= (($unsigned($signed($unsigned(reg8))) * (|wire1[(1'h1):(1'h1)])) ?
                  wire3 : ((~&(8'h9f)) ? reg5 : (&$signed((reg5 - wire0)))));
              reg12 <= ((wire4[(4'hb):(3'h6)] || ($signed($unsigned(wire4)) ?
                  (((8'hb0) ? reg9 : wire3) <<< (wire0 ?
                      reg8 : reg7)) : $signed($unsigned(wire3)))) | $signed({$signed((reg8 ?
                      reg9 : (8'hba))),
                  $unsigned((reg11 ? (8'h9f) : wire0))}));
              reg13 <= $unsigned((8'hbc));
              reg14 <= wire3[(3'h4):(3'h4)];
              reg15 <= $unsigned(wire3);
            end
          else
            begin
              reg11 <= (~|($signed((reg7[(3'h5):(3'h5)] ^~ wire1[(1'h0):(1'h0)])) >= $signed(($signed(reg15) ?
                  reg10 : $signed(reg5)))));
            end
        end
      else
        begin
          reg11 <= ((!(^~$signed(((8'hb5) ? reg8 : reg14)))) ?
              $signed((((wire4 ? wire2 : wire3) ?
                      ((8'hbd) ? reg12 : wire3) : (~&reg13)) ?
                  reg15 : (8'ha2))) : reg11);
          reg12 <= reg13;
          if ({reg12[(4'h8):(2'h2)]})
            begin
              reg13 <= $unsigned(($unsigned(reg11[(5'h11):(3'h6)]) ^~ (reg10[(3'h5):(1'h0)] << (&(+wire2)))));
            end
          else
            begin
              reg13 <= ((reg15 ?
                  ((&$signed((8'haa))) ~^ $signed((reg5 - reg6))) : ($signed($unsigned((8'hae))) - (reg13[(2'h2):(2'h2)] ?
                      (wire4 > reg9) : (reg11 ?
                          (8'hb5) : wire4)))) | reg15[(1'h1):(1'h1)]);
            end
          reg14 <= ($signed($unsigned(($unsigned(reg13) ?
              reg12 : reg8))) <= $unsigned((~&$signed((wire3 ?
              reg15 : reg12)))));
          reg15 <= $unsigned((((~|reg7[(2'h2):(1'h0)]) != $signed($signed(reg8))) ?
              $unsigned(wire3) : ((reg15 ?
                      (reg7 ? reg14 : (8'hbb)) : (reg15 ? reg8 : reg11)) ?
                  $unsigned($unsigned(wire4)) : $unsigned((wire4 ^~ reg15)))));
        end
      if (reg9)
        begin
          reg16 <= (((-{{reg9}}) != $unsigned((!{reg11, (8'hba)}))) ?
              reg12[(3'h5):(3'h4)] : (({(wire2 ^ reg13)} ~^ reg6) >>> $unsigned((&reg7[(3'h4):(1'h0)]))));
          if (($signed(reg7[(1'h1):(1'h1)]) ?
              reg15[(3'h4):(1'h1)] : $unsigned(wire1)))
            begin
              reg17 <= $signed((($unsigned(wire2[(3'h6):(1'h0)]) >>> (~(+reg16))) == ((8'ha3) < ((reg6 ?
                      reg12 : wire4) ?
                  $signed(wire3) : $signed(reg12)))));
              reg18 <= reg11[(5'h10):(5'h10)];
              reg19 <= ((!(&($signed(wire1) ?
                  ((8'h9d) ?
                      reg6 : reg5) : reg7))) << $signed($signed(wire3[(4'ha):(3'h4)])));
              reg20 <= (~(reg8 ?
                  $signed({$signed(wire0), (&reg13)}) : ($signed({wire2}) ?
                      reg9[(2'h2):(1'h0)] : wire1[(2'h2):(1'h0)])));
            end
          else
            begin
              reg17 <= reg9;
              reg18 <= reg9[(3'h5):(2'h2)];
            end
          reg21 <= (!((!$signed((reg9 ? wire2 : reg7))) || $unsigned(reg19)));
          reg22 <= $unsigned(((^~($unsigned(reg7) ?
                  $unsigned(reg16) : reg16[(3'h7):(3'h7)])) ?
              reg8 : $unsigned(((reg6 ? wire3 : reg18) || {reg19}))));
          reg23 <= $signed({$unsigned($signed((reg13 > reg22)))});
        end
      else
        begin
          reg16 <= wire2[(2'h3):(1'h1)];
          if ((^(8'hb2)))
            begin
              reg17 <= reg22;
              reg18 <= reg23[(2'h3):(1'h1)];
              reg19 <= $unsigned({reg21[(4'h9):(4'h9)],
                  $signed($signed((reg6 && reg8)))});
            end
          else
            begin
              reg17 <= reg18[(4'h9):(2'h2)];
              reg18 <= $signed({$signed(reg17)});
              reg19 <= $unsigned((~(8'ha9)));
              reg20 <= $signed((((^(~|(8'ha3))) ?
                      $signed($signed((8'hb7))) : {(reg12 >>> wire1)}) ?
                  ($signed(wire0[(1'h0):(1'h0)]) ?
                      ({(8'hbe),
                          reg5} == {wire1}) : (!reg8)) : (($unsigned(reg18) || reg7[(3'h4):(1'h0)]) - (^~$signed(reg21)))));
            end
          reg21 <= $unsigned({reg11[(3'h7):(1'h1)]});
        end
      if ({wire2[(3'h4):(1'h0)]})
        begin
          if ($unsigned($signed(($unsigned({reg22}) <= reg16))))
            begin
              reg24 <= $signed($signed(reg20));
              reg25 <= reg15;
              reg26 <= wire1[(2'h3):(2'h3)];
              reg27 <= wire2[(2'h2):(2'h2)];
              reg28 <= reg14;
            end
          else
            begin
              reg24 <= $unsigned(({(^~$unsigned(reg12))} ?
                  (($signed((8'ha9)) ?
                      $signed(wire4) : (reg28 <= reg12)) ^~ (reg26 ?
                      (reg12 != reg22) : (reg28 ?
                          reg12 : reg19))) : reg27[(5'h12):(4'ha)]));
              reg25 <= {reg8[(3'h6):(3'h4)], reg13};
            end
          reg29 <= $unsigned((+(((reg9 ? reg28 : wire3) == $unsigned(wire4)) ?
              $signed((reg22 ^ (8'ha3))) : $unsigned($signed((8'h9d))))));
          reg30 <= (8'ha1);
        end
      else
        begin
          reg24 <= ((&$signed({(reg10 >>> (8'hbc))})) | {((+reg22) ^~ $unsigned((reg27 ?
                  reg14 : reg28))),
              (~^reg16[(3'h7):(1'h0)])});
          reg25 <= reg22[(3'h7):(3'h7)];
          reg26 <= (~^(~|reg23[(5'h12):(4'hb)]));
          reg27 <= reg22;
        end
    end
  assign wire31 = wire1[(2'h2):(1'h0)];
  always
    @(posedge clk) begin
      if ((reg18 & $signed($unsigned(((!reg11) ?
          (^~(8'ha3)) : (reg15 - reg29))))))
        begin
          reg32 <= $unsigned($unsigned(((^~$unsigned(reg8)) ?
              ((reg17 ?
                  wire0 : reg5) & $unsigned(reg7)) : $unsigned((~|reg20)))));
          reg33 <= (reg30 ?
              ($unsigned(({reg20} ?
                  $signed(wire0) : (reg28 ^~ reg30))) <= (+reg7)) : reg6);
          reg34 <= reg11;
          reg35 <= $signed(wire31);
        end
      else
        begin
          reg32 <= reg11;
          reg33 <= wire1[(2'h3):(2'h2)];
          reg34 <= reg11[(4'h9):(3'h4)];
          reg35 <= $unsigned({reg23, (8'ha3)});
          reg36 <= (reg11[(3'h4):(2'h2)] * $unsigned($unsigned($unsigned((wire3 ?
              (8'ha6) : reg26)))));
        end
      if ({{(reg26 != $signed(wire0))}})
        begin
          reg37 <= $unsigned(({($unsigned(reg22) ?
                  ((8'hb2) ?
                      reg27 : reg6) : (-reg10))} == $unsigned($unsigned(reg20[(1'h1):(1'h1)]))));
          if (reg9)
            begin
              reg38 <= (reg11 ?
                  ($unsigned({$signed(reg37)}) > $unsigned(($unsigned((8'ha8)) ?
                      reg13 : {(8'hb5),
                          reg23}))) : $signed(reg35[(4'hb):(1'h0)]));
              reg39 <= {{reg24,
                      ({(reg32 && reg28), (^~reg5)} ?
                          ((reg36 << reg28) ?
                              reg19 : (8'hbf)) : $unsigned($unsigned(wire0)))},
                  $unsigned((+((reg30 != reg28) ?
                      (reg16 ? (8'hbd) : reg30) : (~reg10))))};
              reg40 <= (8'hbd);
              reg41 <= (~|($unsigned(reg8) ?
                  wire1 : (~|$unsigned(((8'hb2) & reg26)))));
            end
          else
            begin
              reg38 <= reg20;
              reg39 <= $signed($unsigned({{(reg26 >>> reg23),
                      ((7'h44) ? reg9 : reg37)}}));
            end
        end
      else
        begin
          reg37 <= $unsigned(wire31);
          reg38 <= (reg8[(3'h5):(3'h4)] ? reg35 : wire1[(1'h1):(1'h1)]);
        end
      reg42 <= $unsigned({reg26[(2'h2):(1'h0)]});
      if (reg39)
        begin
          reg43 <= $signed((8'hb5));
          reg44 <= $signed(reg33);
        end
      else
        begin
          reg43 <= $signed(reg42);
          if ($unsigned(reg22[(1'h0):(1'h0)]))
            begin
              reg44 <= ((~{(reg22[(3'h7):(3'h6)] ?
                          $unsigned(reg32) : $signed(reg17))}) ?
                  reg21[(3'h6):(3'h6)] : $signed($signed(reg14)));
              reg45 <= reg32;
              reg46 <= ({($unsigned((&reg11)) ?
                      (~reg35[(4'he):(4'h9)]) : $signed(reg44[(1'h0):(1'h0)]))} ^~ ({((reg8 ?
                          reg19 : reg45) ?
                      (reg33 ?
                          (7'h44) : reg23) : $signed(reg40))} ~^ $unsigned((~wire4))));
              reg47 <= ((|($unsigned((^~(8'hb1))) == {reg35[(4'hc):(2'h3)],
                  reg30[(2'h2):(1'h1)]})) << (-(8'ha1)));
              reg48 <= {(({(^reg40), $unsigned(reg18)} ?
                      $signed(reg44) : $signed(reg5[(3'h4):(2'h3)])) ^ reg40[(4'hd):(2'h2)])};
            end
          else
            begin
              reg44 <= reg41;
            end
          reg49 <= $unsigned(reg39[(3'h6):(2'h3)]);
          reg50 <= $unsigned($signed(reg37));
        end
      reg51 <= ((~(((&(8'hb9)) ?
                  ((8'ha2) ? reg32 : reg22) : (reg6 ? reg19 : reg18)) ?
              ($unsigned(reg43) | $unsigned(wire1)) : $unsigned((reg29 * reg16)))) ?
          $signed(((^(reg14 == reg38)) | $unsigned((~&(8'hbf))))) : reg20[(2'h2):(2'h2)]);
    end
  assign wire52 = reg19[(3'h5):(2'h2)];
  assign wire53 = reg11[(4'h8):(1'h1)];
  module54 #() modinst95 (wire94, clk, reg40, reg8, wire53, reg29);
  always
    @(posedge clk) begin
      reg96 <= reg23[(4'he):(3'h7)];
      reg97 <= $unsigned($signed(($unsigned($signed(reg32)) >> reg44[(4'hd):(2'h3)])));
      if ((wire52[(2'h2):(2'h2)] ?
          {reg22[(3'h6):(3'h6)]} : ((~^((~(8'hbe)) <= $unsigned(wire4))) * reg34[(4'ha):(3'h4)])))
        begin
          reg98 <= reg50;
          reg99 <= $signed((($signed($unsigned(reg40)) && $signed($signed(reg11))) ?
              ({$signed(reg51)} ?
                  ((~|wire0) ? (8'h9c) : (reg37 >= reg7)) : reg15) : (((wire3 ?
                          (8'ha5) : reg28) ?
                      (reg39 ? reg47 : (8'ha6)) : reg30[(1'h1):(1'h0)]) ?
                  (-(^~(8'ha2))) : $unsigned((8'hb5)))));
          reg100 <= $signed((|($unsigned((&reg45)) ?
              {$unsigned(reg8)} : $signed((8'ha3)))));
          reg101 <= $unsigned(reg47[(3'h6):(1'h0)]);
        end
      else
        begin
          reg98 <= $signed(reg6[(3'h6):(2'h3)]);
          reg99 <= reg26[(5'h13):(1'h1)];
          reg100 <= (reg28 ?
              $unsigned($unsigned({(-reg21),
                  (reg24 && reg98)})) : $unsigned(reg97));
          reg101 <= reg40[(3'h5):(1'h0)];
          if ((^~reg96[(2'h2):(1'h1)]))
            begin
              reg102 <= $signed((!(reg10 ?
                  $unsigned(((8'haa) ? reg38 : reg43)) : ((~&reg99) ?
                      reg38 : {reg44}))));
            end
          else
            begin
              reg102 <= {$unsigned((8'hb5)),
                  (^~(reg13 ?
                      ((8'hac) ?
                          (+reg30) : reg36[(4'hf):(4'hc)]) : reg20[(3'h5):(1'h1)]))};
              reg103 <= $unsigned(wire1[(2'h2):(1'h1)]);
              reg104 <= (8'hae);
            end
        end
      reg105 <= $signed((+$signed($unsigned((reg27 || reg22)))));
      reg106 <= $unsigned(reg99[(2'h2):(1'h1)]);
    end
  assign wire107 = $signed(reg97[(1'h0):(1'h0)]);
  assign wire108 = (($unsigned((wire107 ?
                           $unsigned(reg16) : $unsigned(reg12))) << reg49[(2'h3):(1'h1)]) ?
                       (&reg43[(3'h4):(2'h3)]) : $unsigned(reg43));
  assign wire109 = $signed((^(^~{reg26, (~&reg99)})));
  assign wire110 = reg32;
  assign wire111 = $signed((8'hba));
endmodule

module module54
#(parameter param93 = {((~|{{(8'hbc)}}) ^ (+(~|((8'ha7) ^~ (8'hb0))))), ((~^(((8'hae) ? (8'hbe) : (8'ha1)) ? {(8'hbf), (8'h9c)} : {(8'ha6), (8'hbf)})) ? (~(((8'h9e) ? (8'hba) : (8'hb4)) || ((8'ha2) ~^ (8'h9f)))) : {((^(8'ha8)) >>> (&(8'had)))})})
(y, clk, wire58, wire57, wire56, wire55);
  output wire [(32'hc7):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hf):(1'h0)] wire58;
  input wire [(5'h10):(1'h0)] wire57;
  input wire [(3'h6):(1'h0)] wire56;
  input wire [(4'hf):(1'h0)] wire55;
  wire [(2'h3):(1'h0)] wire92;
  wire signed [(5'h10):(1'h0)] wire91;
  wire [(5'h14):(1'h0)] wire90;
  wire signed [(5'h14):(1'h0)] wire89;
  wire [(5'h13):(1'h0)] wire88;
  wire signed [(5'h14):(1'h0)] wire87;
  wire [(5'h13):(1'h0)] wire86;
  wire [(2'h2):(1'h0)] wire85;
  wire signed [(4'hf):(1'h0)] wire84;
  wire [(4'hf):(1'h0)] wire82;
  wire [(5'h10):(1'h0)] wire80;
  wire signed [(5'h12):(1'h0)] wire59;
  reg [(4'hf):(1'h0)] reg83 = (1'h0);
  assign y = {wire92,
                 wire91,
                 wire90,
                 wire89,
                 wire88,
                 wire87,
                 wire86,
                 wire85,
                 wire84,
                 wire82,
                 wire80,
                 wire59,
                 reg83,
                 (1'h0)};
  assign wire59 = {wire56};
  module60 #() modinst81 (wire80, clk, wire57, wire58, wire59, wire55);
  assign wire82 = $signed(({((wire55 <= wire56) <= $signed(wire57))} ?
                      $unsigned(wire59) : ($signed((wire58 >= (8'hb2))) ?
                          {wire80,
                              (wire58 ?
                                  wire56 : wire58)} : (wire57[(4'hb):(4'ha)] ?
                              wire57[(1'h0):(1'h0)] : wire80))));
  always
    @(posedge clk) begin
      reg83 <= wire82[(3'h7):(3'h6)];
    end
  assign wire84 = wire56[(2'h2):(2'h2)];
  assign wire85 = $signed($unsigned(wire80[(4'he):(4'h8)]));
  assign wire86 = (^~$signed($unsigned(wire59)));
  assign wire87 = $signed({reg83});
  assign wire88 = wire59[(4'hc):(2'h2)];
  assign wire89 = wire58;
  assign wire90 = wire87;
  assign wire91 = wire88[(4'hd):(3'h5)];
  assign wire92 = (^~(($unsigned({wire91}) ?
                      $unsigned($signed((7'h41))) : ((wire86 ?
                              (7'h41) : wire58) ?
                          (wire91 ? wire86 : wire84) : (~|wire86))) > (8'ha5)));
endmodule

module module60  (y, clk, wire64, wire63, wire62, wire61);
  output wire [(32'hce):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire64;
  input wire signed [(3'h6):(1'h0)] wire63;
  input wire [(5'h12):(1'h0)] wire62;
  input wire [(3'h6):(1'h0)] wire61;
  wire signed [(5'h15):(1'h0)] wire77;
  wire [(4'hd):(1'h0)] wire76;
  wire [(5'h11):(1'h0)] wire75;
  wire signed [(3'h7):(1'h0)] wire74;
  wire signed [(4'hf):(1'h0)] wire73;
  wire [(2'h2):(1'h0)] wire72;
  wire signed [(3'h4):(1'h0)] wire71;
  wire [(5'h10):(1'h0)] wire65;
  reg signed [(5'h12):(1'h0)] reg79 = (1'h0);
  reg [(5'h13):(1'h0)] reg78 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg70 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg69 = (1'h0);
  reg [(5'h12):(1'h0)] reg68 = (1'h0);
  reg [(4'h8):(1'h0)] reg67 = (1'h0);
  reg [(5'h15):(1'h0)] reg66 = (1'h0);
  assign y = {wire77,
                 wire76,
                 wire75,
                 wire74,
                 wire73,
                 wire72,
                 wire71,
                 wire65,
                 reg79,
                 reg78,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 (1'h0)};
  assign wire65 = wire62;
  always
    @(posedge clk) begin
      reg66 <= {((~|$unsigned(wire62)) ?
              (^~$signed(wire61)) : (wire65[(4'ha):(3'h7)] | $signed($unsigned(wire65))))};
      reg67 <= ((((!wire62) >> $unsigned($signed(wire62))) ?
          ((~&(~|(8'h9e))) ?
              ((wire65 ?
                  wire62 : wire64) + reg66[(4'hd):(4'h9)]) : $unsigned((wire64 ?
                  reg66 : wire65))) : wire62) <<< wire62[(3'h5):(1'h0)]);
      reg68 <= $unsigned({{((wire63 ~^ wire61) >= (wire65 <= (8'ha8))),
              (wire64 >> (wire61 & (8'hb9)))}});
      reg69 <= ($unsigned(wire61) ?
          $unsigned((-($signed(wire63) ?
              {(8'had)} : (wire62 ?
                  wire62 : (8'h9f))))) : $unsigned($unsigned((wire65[(3'h5):(1'h0)] && (~(8'hbf))))));
      reg70 <= ({(($signed(wire61) && $unsigned(reg68)) - ((reg68 - reg67) & $signed(reg69))),
              {((wire62 ? reg67 : reg67) == $signed((8'hac))),
                  $unsigned(wire62)}} ?
          (reg68 < wire63[(1'h1):(1'h0)]) : ((~|(reg67[(3'h5):(2'h3)] << {wire64,
                  wire61})) ?
              (reg66[(3'h7):(3'h6)] == wire61[(2'h3):(1'h0)]) : $signed($unsigned(reg68))));
    end
  assign wire71 = reg70;
  assign wire72 = $signed(wire63[(3'h6):(2'h2)]);
  assign wire73 = (!wire64[(3'h7):(3'h5)]);
  assign wire74 = $signed((8'hbb));
  assign wire75 = (($signed(reg67) < $signed(reg70)) ?
                      ($signed($signed($signed(wire61))) ?
                          (wire73[(4'hf):(1'h1)] ?
                              (~&{reg70,
                                  reg69}) : $signed(wire65[(2'h2):(2'h2)])) : $unsigned({$signed(wire74)})) : wire65[(4'hc):(4'ha)]);
  assign wire76 = ($signed({(8'hb8), $signed((wire65 ? wire61 : wire61))}) ?
                      wire64 : (~reg66));
  assign wire77 = (!reg68);
  always
    @(posedge clk) begin
      reg78 <= ($signed(((8'ha9) ?
          ((wire77 ^ wire62) <= wire74[(3'h4):(1'h1)]) : (wire77 ?
              {wire65} : (wire65 ?
                  reg70 : reg69)))) - (~|$signed(reg66[(5'h14):(5'h12)])));
      reg79 <= ((~|$signed(wire77)) ?
          ({wire77, (7'h43)} ?
              reg69[(1'h1):(1'h0)] : (-(8'hac))) : $signed(((&(&wire62)) && (wire74[(3'h7):(1'h1)] <<< (wire77 - wire73)))));
    end
endmodule
