Table of Contents
=================
1. TMR Statistics
2. Errors
3. Warnings
4. Info
5. Sequential Elements Statistics


 
 
 
|==================\
| 1. TMR Statistics \
|==================================================================================================================|
|                                        |TMR     |Sequential Count |Combinational Count|Global Buffer    |Voter   |
|                                        |Scheme  |-----------------|-------------------|-----------------|Count   |
|Instance                                |        |Pre TMR |Post TMR|Pre TMR  |Post TMR |Pre TMR |Post TMR|        |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip                                 |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/reset_unit                      |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/JTAG_controller                 |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/JTAG_controller/Session_Timeout |        |        |        |         |         |        |        |        |
|_Counter                                |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/engine_control                  |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/engine_control/Produced_Data_Le |        |        |        |         |         |        |        |        |
|ngth_Calculator                         |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/engine_control/Session_Timeout_ |        |        |        |         |         |        |        |        |
|Counter                                 |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/engine_control/Turnaround_and_S |        |        |        |         |         |        |        |        |
|ilence_Time_Counter                     |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/Consumption_Consumption_Bytes_P |        |        |        |         |         |        |        |        |
|rocessor                                |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/Consumption_Consumption_Outcome |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/Consumption_Consumption_Outcome |        |        |        |         |         |        |        |        |
|/ix59072z60019                          |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/FIELDRIVE_Receiver_FIELDRIVE_Re |        |        |        |         |         |        |        |        |
|ceiver_Oscillator                       |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/FIELDRIVE_Receiver_FIELDRIVE_Re |        |        |        |         |         |        |        |        |
|ceiver_Oscillator/ix23882z61525         |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/FIELDRIVE_Receiver_FIELDRIVE_Re |        |        |        |         |         |        |        |        |
|ceiver_Deserializer                     |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/FIELDRIVE_Receiver_FIELDRIVE_Re |        |        |        |         |         |        |        |        |
|ceiver_Deserializer/Session_Timeout_Cou |        |        |        |         |         |        |        |        |
|nter                                    |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/Production_production_bytes_ret |        |        |        |         |         |        |        |        |
|riever                                  |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/Production_production_status_by |        |        |        |         |         |        |        |        |
|tes_generator                           |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/FIELDRIVE_Transmitter_tx_oscill |        |        |        |         |         |        |        |        |
|ator                                    |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/FIELDRIVE_Transmitter_tx_serial |        |        |        |         |         |        |        |        |
|izer                                    |none    |0       |0       |0        |0        |0       |0       |0       |
|----------------------------------------|--------|--------|--------|---------|---------|--------|--------|--------|
|nanofip/FIELDRIVE_Transmitter_tx_serial |        |        |        |         |         |        |        |        |
|izer/Session_Timeout_Counter            |none    |0       |0       |0        |0        |0       |0       |0       |
|==================================================================================================================|
 
Total Voter Count: 0                        
 
 
 
|==========\
| 2. Errors \
|============\
 
 
 
|============\
| 3. Warnings \
|==============\
 
 
 
|========\
| 4. Info \
|==========\
 
 
 
|===================================\
| 5. Sequential Elements  Statistics \
|=====================================\
 
TMR information on Flops per instance is given below.

|=======================================\
|nanofip                                 |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|FIELDRIVE_Receiver_FIELDRIVE_Receiver_D |        |         |         |
|eglitcher_modgen_counter_s_filt_c_reg_q |        |         |         |
|(3)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|FIELDRIVE_Receiver_FIELDRIVE_Receiver_D |        |         |         |
|eglitcher_modgen_counter_s_filt_c_reg_q |        |         |         |
|(2)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|FIELDRIVE_Receiver_FIELDRIVE_Receiver_D |        |         |         |
|eglitcher_modgen_counter_s_filt_c_reg_q |        |         |         |
|(1)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|FIELDRIVE_Receiver_FIELDRIVE_Receiver_D |        |         |         |
|eglitcher_modgen_counter_s_filt_c_reg_q |        |         |         |
|(0)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_modgen_counter_s_c |        |         |         |
|ounter_reg_q(1)                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_modgen_counter_s_c |        |         |         |
|ounter_reg_q(0)                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|FIELDRIVE_Receiver_FIELDRIVE_Receiver_D |        |         |         |
|eglitcher_reg_s_fd_rxd_synch(1)         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|FIELDRIVE_Receiver_FIELDRIVE_Receiver_D |        |         |         |
|eglitcher_reg_s_fd_rxd_synch(0)         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|FIELDRIVE_Receiver_FIELDRIVE_Receiver_D |        |         |         |
|eglitcher_reg_s_fd_rxd_filt_d1          |none    |         |         |
|----------------------------------------|--------|---------|---------|
|FIELDRIVE_Receiver_FIELDRIVE_Receiver_D |        |         |         |
|eglitcher_reg_s_fd_rxd_filt             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Production_production_VAR3_RDY_generati |        |         |         |
|on_reg_var3_rdy_o                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_constr_stage |        |         |         |
|2(3)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_constr_stage |        |         |         |
|2(2)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_constr_stage |        |         |         |
|2(1)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_constr_stage |        |         |         |
|2(0)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_constr_stage |        |         |         |
|1(3)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_constr_stage |        |         |         |
|1(2)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_constr_stage |        |         |         |
|1(1)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_constr_stage |        |         |         |
|1(0)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_model_stage2 |        |         |         |
|(3)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_model_stage2 |        |         |         |
|(2)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_model_stage2 |        |         |         |
|(1)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_model_stage2 |        |         |         |
|(0)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_model_stage1 |        |         |         |
|(3)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_model_stage1 |        |         |         |
|(2)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_model_stage1 |        |         |         |
|(1)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_s_model_stage1 |        |         |         |
|(0)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_constr_id_dec_ |        |         |         |
|o(7)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_constr_id_dec_ |        |         |         |
|o(6)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_constr_id_dec_ |        |         |         |
|o(5)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_constr_id_dec_ |        |         |         |
|o(4)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_constr_id_dec_ |        |         |         |
|o(3)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_constr_id_dec_ |        |         |         |
|o(2)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_constr_id_dec_ |        |         |         |
|o(1)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_constr_id_dec_ |        |         |         |
|o(0)                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_model_id_dec_o |        |         |         |
|(7)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_model_id_dec_o |        |         |         |
|(6)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_model_id_dec_o |        |         |         |
|(5)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_model_id_dec_o |        |         |         |
|(4)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_model_id_dec_o |        |         |         |
|(3)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_model_id_dec_o |        |         |         |
|(2)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_model_id_dec_o |        |         |         |
|(1)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|model_constr_decoder_reg_model_id_dec_o |        |         |         |
|(0)                                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|WISHBONE_controller_reg_s_wb_we_synch(2)|none    |         |         |
|----------------------------------------|--------|---------|---------|
|WISHBONE_controller_reg_s_wb_we_synch(1)|none    |         |         |
|----------------------------------------|--------|---------|---------|
|WISHBONE_controller_reg_s_wb_we_synch(0)|none    |         |         |
|----------------------------------------|--------|---------|---------|
|WISHBONE_controller_reg_s_wb_cyc_synch( |        |         |         |
|2)                                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|WISHBONE_controller_reg_s_wb_cyc_synch( |        |         |         |
|1)                                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|WISHBONE_controller_reg_s_wb_cyc_synch( |        |         |         |
|0)                                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|WISHBONE_controller_reg_s_wb_stb_synch( |        |         |         |
|3)                                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|WISHBONE_controller_reg_s_wb_stb_synch( |        |         |         |
|2)                                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|WISHBONE_controller_reg_s_wb_stb_synch( |        |         |         |
|1)                                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|WISHBONE_controller_reg_s_wb_stb_synch( |        |         |         |
|0)                                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|WISHBONE_controller_reg_wb_ack_prod_p_o |none    |         |         |
|----------------------------------------|--------|---------|---------|
|WISHBONE_controller_reg_wb_ack_p_o      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|FIELDRIVE_Receiver_FIELDRIVE_Receiver_D |        |         |         |
|eglitcher_reg_s_fd_rxd_filt__repl0      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|FIELDRIVE_Receiver_FIELDRIVE_Receiver_D |        |         |         |
|eglitcher_reg_s_fd_rxd_filt__repl1      |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/reset_unit                      |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_rsti_synch(2)                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_rsti_synch(1)                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_rsti_synch(0)                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_fd_rstn_o                           |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_rston_o                             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(11)                               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(10)                               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(9)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(8)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(7)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(6)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(5)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(4)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(3)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(2)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(1)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(0)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(11)_dup_1                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(10)_dup_2                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(9)_dup_3                          |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(8)_dup_4                          |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(7)_dup_5                          |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(6)_dup_6                          |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(5)_dup_7                          |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(4)_dup_8                          |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(3)_dup_9                          |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(2)_dup_10                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(1)_dup_11                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(0)_dup_12                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_rstin_st(4)                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_rstin_st(3)                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_rstin_st(2)                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_rstin_st(1)                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_rstin_st(0)                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_var_rst_st(5)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_var_rst_st(4)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_var_rst_st(3)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_var_rst_st(2)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_var_rst_st(1)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_var_rst_st(0)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_wb_por_synch(1)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_u_por_synch(1)                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_wb_por_synch(0)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_u_por_synch(0)                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_var_rst_st(2)__repl0                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_var_rst_st(0)__repl0                |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/JTAG_controller                 |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(15)                               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(14)                               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(13)                               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(12)                               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(11)                               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(10)                               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(9)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(8)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(7)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(6)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(5)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(4)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(3)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(2)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(1)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|JC_TCK_periods_counter_modgen_counter_c |        |         |         |
|ounter_o_reg_q(4)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|JC_TCK_periods_counter_modgen_counter_c |        |         |         |
|ounter_o_reg_q(3)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|JC_TCK_periods_counter_modgen_counter_c |        |         |         |
|ounter_o_reg_q(2)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|JC_TCK_periods_counter_modgen_counter_c |        |         |         |
|ounter_o_reg_q(1)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|JC_TCK_periods_counter_modgen_counter_c |        |         |         |
|ounter_o_reg_q(0)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|JC_bytes_counter_modgen_counter_counter |        |         |         |
|_o_reg_q(6)                             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|JC_bytes_counter_modgen_counter_counter |        |         |         |
|_o_reg_q(5)                             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|JC_bytes_counter_modgen_counter_counter |        |         |         |
|_o_reg_q(4)                             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|JC_bytes_counter_modgen_counter_counter |        |         |         |
|_o_reg_q(3)                             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|JC_bytes_counter_modgen_counter_counter |        |         |         |
|_o_reg_q(2)                             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|JC_bytes_counter_modgen_counter_counter |        |         |         |
|_o_reg_q(1)                             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|JC_bytes_counter_modgen_counter_counter |        |         |         |
|_o_reg_q(0)                             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_jc_st(3)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_jc_st(2)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_jc_st(1)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_jc_st(0)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_tck                               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_lsb(7)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_lsb(6)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_lsb(5)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_lsb(4)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_lsb(3)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_lsb(2)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_lsb(1)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_lsb(0)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_msb(7)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_msb(6)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_msb(5)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_msb(4)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_msb(3)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_msb(2)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_msb(1)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_frame_bits_msb(0)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_bytes_c_d1(6)                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_bytes_c_d1(5)                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_bytes_c_d1(4)                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_bytes_c_d1(3)                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_bytes_c_d1(2)                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_bytes_c_d1(1)                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_bytes_c_d1(0)                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_jc_tdi_o                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_jc_tms_o                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_jc_tdo_byte_o(0)                    |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/JTAG_controller/Session_Timeout |
|_Counter                                |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(0)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(1)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(2)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(3)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(4)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(5)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(6)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(7)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(8)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(9)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(10)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(11)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(12)                       |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/engine_control                  |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(7)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(6)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(5)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(4)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(3)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(2)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(1)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(0)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(7)_dup_60                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(6)_dup_61                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(5)_dup_62                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(4)_dup_63                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(3)_dup_64                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(2)_dup_65                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(1)_dup_66                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(0)_dup_67                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_control_st(9)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_control_st(8)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_control_st(7)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_control_st(6)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_control_st(5)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_control_st(4)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_control_st(3)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_control_st(2)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_control_st(1)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_control_st(0)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_broadcast_var                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_prod_or_cons(1)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_prod_or_cons(0)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var(8)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var(7)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var(6)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var(5)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var(4)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var(3)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var(2)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var(1)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var(0)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var_aux(8)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var_aux(7)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var_aux(6)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var_aux(5)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var_aux(4)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var_aux(3)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var_aux(2)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var_aux(1)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var_aux(0)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_tx_start_prod_p                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_tx_byte_request_accept_p_d2       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_tx_byte_request_accept_p_d1       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_tx_last_data_byte_p_d             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_tx_last_data_byte_p_o               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var(1)__repl0                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(4)__repl0                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(0)__repl0                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(6)_dup_61__repl0                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(5)_dup_62__repl0                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(4)_dup_63__repl0                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(3)_dup_64__repl0                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(2)_dup_65__repl0                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(1)_dup_66__repl0                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(0)_dup_67__repl0                  |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/engine_control/Produced_Data_Le |
|ngth_Calculator                         |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_prod_data_lgth_o(7)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_prod_data_lgth_o(6)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_prod_data_lgth_o(5)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_prod_data_lgth_o(4)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_prod_data_lgth_o(3)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_prod_data_lgth_o(2)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_prod_data_lgth_o(1)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_prod_data_lgth_o(0)                 |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/engine_control/Session_Timeout_ |
|Counter                                 |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(0)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(1)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(2)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(3)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(4)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(5)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(6)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(7)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(8)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(9)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(10)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(11)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(12)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(13)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(14)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(15)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(16)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(17)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(18)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(19)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(20)                       |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/engine_control/Turnaround_and_S |
|ilence_Time_Counter                     |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(0)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(1)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(2)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(3)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(4)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(5)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(6)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(7)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(8)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(9)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(10)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(11)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(12)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(13)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(14)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(15)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(16)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(17)                       |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/Consumption_Consumption_Bytes_P |
|rocessor                                |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(15)                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(14)                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(13)                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(12)                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(11)                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(10)                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(9)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(8)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(7)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(6)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(5)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(4)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(3)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(2)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(1)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_data_out(0)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_cons_lgth_byte(7)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_cons_lgth_byte(6)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_cons_lgth_byte(5)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_cons_lgth_byte(4)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_cons_lgth_byte(3)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_cons_lgth_byte(2)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_cons_lgth_byte(1)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_cons_lgth_byte(0)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_cons_pdu_byte_o(7)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_cons_pdu_byte_o(6)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_cons_pdu_byte_o(5)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_cons_pdu_byte_o(4)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_cons_pdu_byte_o(3)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_cons_pdu_byte_o(2)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_cons_pdu_byte_o(1)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_cons_pdu_byte_o(0)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_cons_ctrl_byte_o(5)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_cons_ctrl_byte_o(4)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_cons_ctrl_byte_o(3)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_cons_ctrl_byte_o(1)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_cons_ctrl_byte_o(0)                 |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/Consumption_Consumption_Outcome |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_cons_frame_ok_p                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_nfip_status_r_tler_p_o              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_var2_rdy_o                          |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_var1_rdy_o                          |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_assert_rston                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_rst_nfip_and_fd                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_jc_start_p_o                        |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/Consumption_Consumption_Outcome |
|/ix59072z60019                          |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/FIELDRIVE_Receiver_FIELDRIVE_Re |
|ceiver_Oscillator                       |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(10)                               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(9)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(8)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(7)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(6)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(5)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(4)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(3)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(2)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(1)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(0)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_signif_edge_found                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_manch_clk_d1                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_bit_clk_d1                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_bit_clk                           |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_manch_clk                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_ix19025z21835                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(9)__repl0                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(8)__repl0                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(7)__repl0                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(6)__repl0                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(5)__repl0                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(4)__repl0                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(3)__repl0                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(1)__repl0                         |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/FIELDRIVE_Receiver_FIELDRIVE_Re |
|ceiver_Oscillator/ix23882z61525         |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/FIELDRIVE_Receiver_FIELDRIVE_Re |
|ceiver_Deserializer                     |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_rx_st(5)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_rx_st(4)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_rx_st(3)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_rx_st(2)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_rx_st(1)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_rx_st(0)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte(7)                           |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte(6)                           |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte(5)                           |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte(4)                           |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte(3)                           |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte(2)                           |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte(1)                           |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte(0)                           |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_sample_manch_bit_p_d1             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte_ready_p_d1                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_CRC_ok_p_found                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_CRC_ok_p_d                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(15)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(14)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(13)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(12)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(11)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(10)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(9)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(8)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(7)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(6)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(5)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(4)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(3)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(2)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(1)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_arriving_fes(0)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Incoming_Bits_Index_reg_s_counter(0)    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Incoming_Bits_Index_reg_s_counter(1)    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Incoming_Bits_Index_reg_s_counter(2)    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Incoming_Bits_Index_reg_s_counter(3)    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(15)            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(14)            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(13)            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(12)            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(11)            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(10)            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(9)             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(8)             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(7)             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(6)             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(5)             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(4)             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(3)             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(2)             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(1)             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(0)             |none    |         |         |
|----------------------------------------|--------|---------|---------|
|CRC_Verification_reg_s_q(15)__repl0     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte_ready_p_d1__repl0            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_rx_st(4)__repl0                     |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_rx_st(4)__repl1                     |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/FIELDRIVE_Receiver_FIELDRIVE_Re |
|ceiver_Deserializer/Session_Timeout_Cou |
|nter                                    |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(0)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(1)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(2)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(3)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(4)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(5)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(6)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(7)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(8)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(9)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(10)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(11)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(12)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(13)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(14)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(15)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(16)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(17)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(18)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(19)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(20)                       |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/Production_production_bytes_ret |
|riever                                  |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(15)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(14)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(13)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(12)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(11)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(10)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(9)                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(8)                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(7)                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(6)                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(5)                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(4)                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(3)                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(2)                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(1)                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_slone_bytes(0)                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte_index_d1(7)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte_index_d1(6)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte_index_d1(5)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte_index_d1(4)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte_index_d1(3)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte_index_d1(2)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte_index_d1(1)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte_index_d1(0)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte_index_d1(0)__repl0           |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte_index_d1(0)__repl1           |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte_index_d1(3)__repl0           |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte_index_d1(2)__repl0           |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_byte_index_d1(1)__repl0           |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/Production_production_status_by |
|tes_generator                           |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|Extend_VAR1_RDY_modgen_counter_counter_ |        |         |         |
|o_reg_q(3)                              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Extend_VAR1_RDY_modgen_counter_counter_ |        |         |         |
|o_reg_q(2)                              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Extend_VAR1_RDY_modgen_counter_counter_ |        |         |         |
|o_reg_q(1)                              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Extend_VAR1_RDY_modgen_counter_counter_ |        |         |         |
|o_reg_q(0)                              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Extend_VAR2_RDY_modgen_counter_counter_ |        |         |         |
|o_reg_q(3)                              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Extend_VAR2_RDY_modgen_counter_counter_ |        |         |         |
|o_reg_q(2)                              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Extend_VAR2_RDY_modgen_counter_counter_ |        |         |         |
|o_reg_q(1)                              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Extend_VAR2_RDY_modgen_counter_counter_ |        |         |         |
|o_reg_q(0)                              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Extend_VAR3_RDY_modgen_counter_counter_ |        |         |         |
|o_reg_q(3)                              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Extend_VAR3_RDY_modgen_counter_counter_ |        |         |         |
|o_reg_q(2)                              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Extend_VAR3_RDY_modgen_counter_counter_ |        |         |         |
|o_reg_q(1)                              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Extend_VAR3_RDY_modgen_counter_counter_ |        |         |         |
|o_reg_q(0)                              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_fd_txer_synch(2)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_fd_txer_synch(1)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_fd_txer_synch(0)                  |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_fd_wdg_synch(2)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_fd_wdg_synch(1)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_fd_wdg_synch(0)                   |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var3_acc_synch(2)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var3_acc_synch(1)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var3_acc_synch(0)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var2_acc_synch(2)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var2_acc_synch(1)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var2_acc_synch(0)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var1_acc_synch(2)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var1_acc_synch(1)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_var1_acc_synch(0)                 |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_refreshment                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_nFIP_status_byte(7)               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_nFIP_status_byte(6)               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_nFIP_status_byte(5)               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_nFIP_status_byte(4)               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_nFIP_status_byte(3)               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_nFIP_status_byte(2)               |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/FIELDRIVE_Transmitter_tx_oscill |
|ator                                    |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(10)                               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(9)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(8)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(7)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(6)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(5)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(4)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(3)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(2)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(1)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(0)                                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_tx_clk_d1                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_tx_sched_p_buff(3)                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_tx_sched_p_buff(2)                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_tx_sched_p_buff(1)                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_tx_sched_p_buff(0)                |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_q(5)__repl0                         |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/FIELDRIVE_Transmitter_tx_serial |
|izer                                    |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_tx_st(6)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_tx_st(5)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_tx_st(4)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_tx_st(3)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_tx_st(2)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_tx_st(1)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_tx_st(0)                            |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_data_byte(7)                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_data_byte(6)                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_data_byte(5)                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_data_byte(4)                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_data_byte(3)                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_data_byte(2)                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_data_byte(1)                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_data_byte(0)                      |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_txd                               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_tx_enable_o                         |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(15)              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(14)              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(13)              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(12)              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(11)              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(10)              |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(9)               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(8)               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(7)               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(6)               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(5)               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(4)               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(3)               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(2)               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(1)               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(0)               |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Outgoing_Bits_Index_reg_s_counter(0)    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Outgoing_Bits_Index_reg_s_counter(1)    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Outgoing_Bits_Index_reg_s_counter(2)    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Outgoing_Bits_Index_reg_s_counter(3)    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Outgoing_Bits_Index_reg_s_counter(4)    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|crc_generation_reg_s_q(15)__repl0       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_txd__repl0                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Outgoing_Bits_Index_reg_s_counter(3)__r |        |         |         |
|epl0                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Outgoing_Bits_Index_reg_s_counter(3)__r |        |         |         |
|epl1                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Outgoing_Bits_Index_reg_s_counter(1)__r |        |         |         |
|epl0                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Outgoing_Bits_Index_reg_s_counter(0)__r |        |         |         |
|epl0                                    |none    |         |         |
|----------------------------------------|--------|---------|---------|
|Outgoing_Bits_Index_reg_s_counter(0)__r |        |         |         |
|epl1                                    |none    |         |         |
|=====================================================================|
 
|=======================================\
|nanofip/FIELDRIVE_Transmitter_tx_serial |
|izer/Session_Timeout_Counter            |
|=====================================================================|
|                                        |TMR     |Tripled  |Voted    |
|Register                                |Scheme  |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(0)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(1)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(2)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(3)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(4)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(5)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(6)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(7)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(8)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(9)                        |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(10)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(11)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(12)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(13)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(14)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(15)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(16)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(17)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(18)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(19)                       |none    |         |         |
|----------------------------------------|--------|---------|---------|
|reg_s_counter(20)                       |none    |         |         |
|=====================================================================|
 
