#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jul  1 14:25:17 2021
# Process ID: 30547
# Current directory: /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex
# Command line: vivado -notrace -source /home/saurabh/ethernet/eth_fresh_1July/eth_fresh_1July.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_ex.tcl
# Log file: /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/vivado.log
# Journal file: /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/saurabh/ethernet/eth_fresh_1July/eth_fresh_1July.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx_2017.1/Vivado/2017.1/data/ip'.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
update_compile_order: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 6179.551 ; gain = 10.094 ; free physical = 3265 ; free virtual = 41406
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xsim/tri_mode_ethernet_mac_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/modelsim/tri_mode_ethernet_mac_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/questa/tri_mode_ethernet_mac_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/ies/tri_mode_ethernet_mac_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/vcs/tri_mode_ethernet_mac_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/riviera/tri_mode_ethernet_mac_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/activehdl/tri_mode_ethernet_mac_0.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -scan_for_includes /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/UDP_Block/UDP_Block.bd
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.39) then the current supported version (0.33).
Data could be potentially be lost
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/UDP_Block/ip/UDP_Block_app_layer_0_0/UDP_Block_app_layer_0_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/UDP_Block/ip/UDP_Block_app_recv_0_0/UDP_Block_app_recv_0_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/UDP_Block/ip/UDP_Block_toplevel_0_0/UDP_Block_toplevel_0_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/UDP_Block/ip/UDP_Block_axi_buf_recv_final_0_0/UDP_Block_axi_buf_recv_final_0_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/UDP_Block/ip/UDP_Block_axi_buf_send_0_0/UDP_Block_axi_buf_send_0_0.xci
export_ip_user_files -of_objects  [get_files  /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/UDP_Block/UDP_Block.bd] -lib_map_path [list {modelsim=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/modelsim} {questa=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/questa} {ies=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/ies} {vcs=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/vcs} {riviera=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/riviera}] -force -quiet
import_files /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/UDP_Block/UDP_Block.bd
export_ip_user_files -of_objects  [get_files  /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/UDP_Block/UDP_Block.bd] -lib_map_path [list {modelsim=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/modelsim} {questa=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/questa} {ies=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/ies} {vcs=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/vcs} {riviera=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
open_bd_design {/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/UDP_Block/UDP_Block.bd}
ERROR: [BD 41-469] Cannot find top attribute on <bd:repository> element in BD file
ERROR: [BD 41-425] Failed to read Diagram <UDP_Block> from BD file </home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/UDP_Block/UDP_Block.bd>
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
add_files -norecurse -scan_for_includes {/home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_send.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/toplevel.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/send_buffer.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/udp_send.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/IP_recv.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/arp_send.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/app_layer.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/app_recv.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/mac_cache.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/recv_buffer.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/udp_rcv.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/arp_rcv.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/IP_send2.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/UDP_Block/hdl/UDP_Block_wrapper.v}
import_files -norecurse {/home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_send.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/axi_buf_recv.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/toplevel.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/send_buffer.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/udp_send.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/IP_recv.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/arp_send.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/app_layer.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/app_recv.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/mac_cache.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/recv_buffer.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/udp_rcv.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/arp_rcv.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/new/IP_send2.v /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/UDP_Block/hdl/UDP_Block_wrapper.v}
update_compile_order -fileset sources_1
create_bd_design "udp_block"
Wrote  : </home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type module -reference app_layer app_layer_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference app_recv app_recv_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference axi_buf_send axi_buf_send_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_INIT' by 8 for port or parameter 'axi_state_ip'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'AXI_INIT2' by 14 for port or parameter 'axi_state_arp'
INFO: [IP_Flow 19-5107] Inferred bus interface 'tx_axis_mac' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'tx_axis_mac'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference toplevel toplevel_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
add_files -norecurse -scan_for_includes /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/new/axi_buf_recv_final.v
import_files -norecurse /home/saurabh/ethernet/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/new/axi_buf_recv_final.v
update_compile_order -fileset sources_1
remove_files  /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/imports/new/axi_buf_recv.v
create_bd_cell -type module -reference axi_buf_recv_final axi_buf_recv_final_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rx_axis_fifo' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'rx_axis_fifo'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {1.5 579 638} [get_bd_cells toplevel_0]
set_property location {1 89 823} [get_bd_cells axi_buf_send_0]
connect_bd_net [get_bd_pins app_layer_0/data_valid] [get_bd_pins toplevel_0/data_out_from_app_valid]
connect_bd_net [get_bd_pins app_layer_0/data_in] [get_bd_pins toplevel_0/data_out_from_app]
connect_bd_net [get_bd_pins app_layer_0/ip_addr_in] [get_bd_pins toplevel_0/dest_ip_addr]
connect_bd_net [get_bd_pins app_layer_0/dest_port] [get_bd_pins toplevel_0/dest_port]
connect_bd_net [get_bd_pins app_layer_0/length_in] [get_bd_pins toplevel_0/data_out_from_app_length]
startgroup
make_bd_pins_external  [get_bd_pins app_recv_0/frame_error]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins app_recv_0/activity_flash]
endgroup
connect_bd_net [get_bd_pins axi_buf_recv_final_0/data_in] [get_bd_pins toplevel_0/data_in_from_ethernet]
connect_bd_net [get_bd_pins axi_buf_recv_final_0/data_type] [get_bd_pins toplevel_0/data_in_from_ethernet_type]
connect_bd_net [get_bd_pins axi_buf_send_0/axi_ip_done] [get_bd_pins toplevel_0/axi_ip_done]
connect_bd_net [get_bd_pins axi_buf_send_0/axi_ip_index] [get_bd_pins toplevel_0/axi_ip_index]
connect_bd_net [get_bd_pins axi_buf_send_0/axi_arp_done] [get_bd_pins toplevel_0/axi_arp_done]
connect_bd_net [get_bd_pins axi_buf_send_0/axi_arp_index] [get_bd_pins toplevel_0/axi_arp_index]
startgroup
make_bd_pins_external  [get_bd_pins axi_buf_send_0/tx_axis_mac_tdata]
WARNING: [BD 41-1306] The connection to interface pin /axi_buf_send_0/tx_axis_mac_tdata is being overridden by the user. This pin will not be connected as a part of interface connection tx_axis_mac
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_buf_send_0/tx_axis_mac_tlast]
WARNING: [BD 41-1306] The connection to interface pin /axi_buf_send_0/tx_axis_mac_tlast is being overridden by the user. This pin will not be connected as a part of interface connection tx_axis_mac
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_buf_send_0/tx_axis_mac_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /axi_buf_send_0/tx_axis_mac_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection tx_axis_mac
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_buf_send_0/tx_axis_mac_tready]
WARNING: [BD 41-1306] The connection to interface pin /axi_buf_send_0/tx_axis_mac_tready is being overridden by the user. This pin will not be connected as a part of interface connection tx_axis_mac
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_buf_recv_final_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_buf_send_0/clk]
endgroup
delete_bd_objs [get_bd_nets clk_1_1] [get_bd_ports clk_1]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_buf_send_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins app_recv_0/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins toplevel_0/clk]
save_bd_design
Wrote  : </home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd> 
Wrote  : </home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/ui/bd_635a8cf.ui> 
startgroup
make_bd_pins_external  [get_bd_pins axi_buf_recv_final_0/reset]
endgroup
connect_bd_net [get_bd_ports reset] [get_bd_pins axi_buf_send_0/reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins app_recv_0/reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins toplevel_0/reset]
startgroup
make_bd_pins_external  [get_bd_pins axi_buf_recv_final_0/rx_axis_fifo_tdata]
WARNING: [BD 41-1306] The connection to interface pin /axi_buf_recv_final_0/rx_axis_fifo_tdata is being overridden by the user. This pin will not be connected as a part of interface connection rx_axis_fifo
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_buf_recv_final_0/rx_axis_fifo_tlast]
WARNING: [BD 41-1306] The connection to interface pin /axi_buf_recv_final_0/rx_axis_fifo_tlast is being overridden by the user. This pin will not be connected as a part of interface connection rx_axis_fifo
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_buf_recv_final_0/rx_axis_fifo_tuser]
WARNING: [BD 41-1306] The connection to interface pin /axi_buf_recv_final_0/rx_axis_fifo_tuser is being overridden by the user. This pin will not be connected as a part of interface connection rx_axis_fifo
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_buf_recv_final_0/rx_axis_fifo_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /axi_buf_recv_final_0/rx_axis_fifo_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection rx_axis_fifo
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_buf_recv_final_0/rx_axis_fifo_tready]
WARNING: [BD 41-1306] The connection to interface pin /axi_buf_recv_final_0/rx_axis_fifo_tready is being overridden by the user. This pin will not be connected as a part of interface connection rx_axis_fifo
endgroup
connect_bd_net [get_bd_pins app_recv_0/data_valid] [get_bd_pins toplevel_0/data_in_to_app_valid]
save_bd_design
Wrote  : </home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd> 
Wrote  : </home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/ui/bd_635a8cf.ui> 
connect_bd_net [get_bd_pins app_recv_0/data] [get_bd_pins toplevel_0/data_in_to_app]
connect_bd_net [get_bd_pins app_recv_0/dest_port] [get_bd_pins toplevel_0/input_port]
connect_bd_net [get_bd_pins axi_buf_recv_final_0/data_ack] [get_bd_pins toplevel_0/ack]
set_property location {2.5 1073 621} [get_bd_cells toplevel_0]
connect_bd_net [get_bd_pins axi_buf_send_0/axi_ip_ready] [get_bd_pins toplevel_0/axi_ip_ready]
connect_bd_net [get_bd_pins axi_buf_send_0/axi_ip_mac] [get_bd_pins axi_buf_send_0/axi_ip_data]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins axi_buf_send_0/axi_ip_mac] [get_bd_pins toplevel_0/axi_ip_mac]
connect_bd_net [get_bd_pins axi_buf_send_0/axi_ip_data] [get_bd_pins toplevel_0/axi_ip_data]
connect_bd_net [get_bd_pins axi_buf_send_0/axi_ip_length] [get_bd_pins toplevel_0/axi_ip_length]
connect_bd_net [get_bd_pins axi_buf_send_0/axi_arp_ready] [get_bd_pins toplevel_0/axi_arp_ready]
connect_bd_net [get_bd_pins axi_buf_send_0/axi_arp_mac] [get_bd_pins toplevel_0/axi_arp_mac]
connect_bd_net [get_bd_pins axi_buf_send_0/axi_arp_data] [get_bd_pins toplevel_0/axi_arp_data]
connect_bd_net [get_bd_pins toplevel_0/ready] [get_bd_pins app_layer_0/udp_ready]
startgroup
make_bd_pins_external  [get_bd_pins app_layer_0/enable_pat_gen]
endgroup
startgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins app_layer_0/clk]
endgroup
connect_bd_net [get_bd_ports reset] [get_bd_pins app_layer_0/reset]
save_bd_design
Wrote  : </home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd> 
Wrote  : </home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/ui/bd_635a8cf.ui> 
open_bd_design {/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd}
make_wrapper -files [get_files /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd] -top
ERROR: [BD 41-469] Cannot find top attribute on <bd:repository> element in BD file
ERROR: [BD 41-425] Failed to read Diagram <UDP_Block> from BD file </home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/UDP_Block/UDP_Block.bd>
Wrote  : </home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd> 
Verilog Output written to : /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/hdl/udp_block.v
Verilog Output written to : /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/hdl/udp_block_wrapper.v
ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.
remove_files  /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/imports/sources_1/bd/UDP_Block/hdl/UDP_Block_wrapper.v
remove_files  /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/UDP_Block/UDP_Block.bd
file delete -force /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/UDP_Block
add_files -norecurse /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd
export_ip_user_files -of_objects  [get_files  /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd] -lib_map_path [list {modelsim=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/modelsim} {questa=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/questa} {ies=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/ies} {vcs=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/vcs} {riviera=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
open_bd_design {/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd}
Adding cell -- user.org:module_ref:app_layer:1.0 - app_layer_0
Adding cell -- user.org:module_ref:app_recv:1.0 - app_recv_0
Adding cell -- user.org:module_ref:axi_buf_send:1.0 - axi_buf_send_0
Adding cell -- user.org:module_ref:toplevel:1.0 - toplevel_0
Adding cell -- user.org:module_ref:axi_buf_recv_final:1.0 - axi_buf_recv_final_0
Successfully read diagram <udp_block> from BD file </home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd>
open_bd_design {/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd}
make_wrapper -files [get_files /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd] -top
INFO: [BD 41-1662] The design 'udp_block.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/hdl/udp_block.v
Verilog Output written to : /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/hdl/udp_block_wrapper.v
add_files -norecurse /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/hdl/udp_block_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files  {/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_gen.v /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.v /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_mux.v /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.v /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_address_swap.v}
remove_files  /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_basic_pat_gen.v
launch_runs synth_1 -jobs 6
INFO: [BD 41-1662] The design 'udp_block.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/hdl/udp_block.v
Verilog Output written to : /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/hdl/udp_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block app_layer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block app_recv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_buf_send_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block toplevel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_buf_recv_final_0 .
Exporting to file /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/hw_handoff/udp_block.hwh
Generated Block Design Tcl file /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/hw_handoff/udp_block_bd.tcl
Generated Hardware Definition File /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/hdl/udp_block.hwdef
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci' is already up-to-date
[Thu Jul  1 14:54:23 2021] Launched udp_block_axi_buf_send_0_0_synth_1, udp_block_app_layer_0_0_synth_1, udp_block_toplevel_0_0_synth_1, udp_block_axi_buf_recv_final_0_0_synth_1, udp_block_app_recv_0_0_synth_1...
Run output will be captured here:
udp_block_axi_buf_send_0_0_synth_1: /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_axi_buf_send_0_0_synth_1/runme.log
udp_block_app_layer_0_0_synth_1: /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_app_layer_0_0_synth_1/runme.log
udp_block_toplevel_0_0_synth_1: /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_toplevel_0_0_synth_1/runme.log
udp_block_axi_buf_recv_final_0_0_synth_1: /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_axi_buf_recv_final_0_0_synth_1/runme.log
udp_block_app_recv_0_0_synth_1: /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_app_recv_0_0_synth_1/runme.log
[Thu Jul  1 14:54:24 2021] Launched synth_1...
Run output will be captured here: /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:01:02 . Memory (MB): peak = 6885.223 ; gain = 33.164 ; free physical = 2860 ; free virtual = 41032
update_module_reference udp_block_toplevel_0_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd'
delete_fileset: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 7013.059 ; gain = 0.000 ; free physical = 3097 ; free virtual = 41012
delete_ip_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 7013.059 ; gain = 0.000 ; free physical = 3097 ; free virtual = 41012
INFO: [IP_Flow 19-1972] Upgraded udp_block_toplevel_0_0 from toplevel_v1_0 1.0 to toplevel_v1_0 1.0
Wrote  : </home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd> 
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 7013.059 ; gain = 0.000 ; free physical = 3097 ; free virtual = 41011
update_module_reference: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 7013.059 ; gain = 5.016 ; free physical = 3097 ; free virtual = 41011
reset_run synth_1
launch_runs synth_1 -jobs 6
Wrote  : </home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd> 
Verilog Output written to : /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/hdl/udp_block.v
Verilog Output written to : /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/hdl/udp_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block app_layer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block app_recv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_buf_send_0 .
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/vivado_pid30547.debug)
INFO: [BD 41-1029] Generation completed for the IP Integrator block toplevel_0 .
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/vivado_pid30547.debug)
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_buf_recv_final_0 .
Exporting to file /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/hw_handoff/udp_block.hwh
Generated Block Design Tcl file /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/hw_handoff/udp_block_bd.tcl
Generated Hardware Definition File /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/hdl/udp_block.hwdef
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/vivado_pid30547.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/vivado_pid30547.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/vivado_pid30547.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/vivado_pid30547.debug)
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci' is already up-to-date
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
generate_target all [get_files  /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'udp_block' - hence not re-generating.
export_ip_user_files -of_objects [get_files /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd]
launch_runs -jobs 6 udp_block_toplevel_0_0_synth_1
[Thu Jul  1 14:58:53 2021] Launched udp_block_toplevel_0_0_synth_1...
Run output will be captured here: /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/udp_block_toplevel_0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/bd/udp_block/udp_block.bd] -directory /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files -ipstatic_source_dir /home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/modelsim} {questa=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/questa} {ies=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/ies} {vcs=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/vcs} {riviera=/home/saurabh/ethernet/final_design/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
