INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/shift_register_multiply_subtract/shift_register_multiply_subtract.srcs/sources_1/new/shift_register_multiply_subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_multiply_subtract
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/shift_register_multiply_subtract/shift_register_multiply_subtract.srcs/sim_1/new/shift_register_multiply_subtract_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_multiply_subtract_tb
