INFO-FLOW: Workspace C:/Users/gbeve/Downloads/MemBench/solution1 opened at Mon Jan 09 10:20:00 +0100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 3.174 sec.
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.115 sec.
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.237 sec.
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.601 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.81 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 3.87 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.18 sec.
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.255 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.314 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./MemBench/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./MemBench/solution1/directives.tcl
Execute     set_directive_top -name ddrBenchmark ddrBenchmark 
INFO: [HLS 200-1510] Running: set_directive_top -name ddrBenchmark ddrBenchmark 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 227.109 MB.
INFO: [HLS 200-10] Analyzing design file 'MemBench/src/ddrbenchmark.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling MemBench/src/ddrbenchmark.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang MemBench/src/ddrbenchmark.cpp -foptimization-record-file=C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.cpp.clang.out.log 2> C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.cpp.clang.err.log 
Command       ap_eval done; 1.902 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.9 seconds per iteration
Execute       set_directive_top ddrBenchmark -name=ddrBenchmark 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/clang.out.log 2> C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 3.155 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.665 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.729 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.116 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 3.035 sec.
Execute         source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 3.116 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 2.41 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (MemBench/src/ddrbenchmark.cpp:64:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (MemBench/src/ddrbenchmark.cpp:64:41)
Execute       send_msg_by_id WARNING @200-471@%s%s 2 MemBench/src/ddrbenchmark.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file MemBench/src/ddrbenchmark.cpp
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp.clang.out.log 2> C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.pp.0.cpp.clang.err.log 
Command       ap_eval done; 2.669 sec.
WARNING: [HLS 207-5292] unused parameter 'res' (MemBench/src/ddrbenchmark.cpp:60:12)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 21.221 seconds; current allocated memory: 1.106 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/ddrbenchmark.g.bc -o C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.151 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.162 sec.
Execute       run_link_or_opt -opt -out C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.587 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.597 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 7.127 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 7.133 sec.
Execute       run_link_or_opt -opt -out C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ddrBenchmark -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ddrBenchmark -reflow-float-conversion -o C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 2.17 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.176 sec.
Execute       run_link_or_opt -out C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.241 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.245 sec.
Execute       run_link_or_opt -opt -out C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ddrBenchmark 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ddrBenchmark -o C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.156 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.164 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=ddrBenchmark -mllvm -hls-db-dir -mllvm C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.056 sec.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi512ELb0EEC2EDq512_j' into 'ap_int_base<512, false>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<512, false>::ap_int_base(int)' into 'ap_uint<512>::ap_uint(int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<512>::ap_uint(int)' into 'writeData(ap_uint<512>*, int)' (MemBench/src/ddrbenchmark.cpp:31:12)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<512, false>(ap_int_base<512, false> const&, int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:2233)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<512, false>::operator!=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator!=<512, false>(ap_int_base<512, false> const&, int)' (D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:2230)
INFO: [HLS 214-131] Inlining function 'bool operator!=<512, false>(ap_int_base<512, false> const&, int)' into 'runBench(ap_uint<512>*, hls::stream<long long, 0>&, int, bool)' (MemBench/src/ddrbenchmark.cpp:49:14)
INFO: [HLS 214-178] Inlining function 'writeData(ap_uint<512>*, int)' into 'runBench(ap_uint<512>*, hls::stream<long long, 0>&, int, bool)' (MemBench/src/ddrbenchmark.cpp:43:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 512-bits (MemBench/src/ddrbenchmark.cpp:60:0)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 in loop 'dataWrite'(MemBench/src/ddrbenchmark.cpp:30:13) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (MemBench/src/ddrbenchmark.cpp:30:13)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.095 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.106 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top ddrBenchmark -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.0.bc -o C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.471 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.1.bc -o C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.106 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.g.1.bc to C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.o.1.bc -o C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'dataWrite' (MemBench/src/ddrbenchmark.cpp:30) in function 'runBench' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dataWrite' (MemBench/src/ddrbenchmark.cpp:30) in function 'runBench' automatically.
WARNING: [XFORM 203-731] Internal stream variable 'counterCmd' (MemBench/src/ddrbenchmark.cpp:68) is invalid: it has no data consumer.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'ddrBenchmark' (MemBench/src/ddrbenchmark.cpp:59:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-970] Internal stream 'counterCmd' (MemBench/src/ddrbenchmark.cpp:68) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'counterCmd' has write operations in process function 'runBench' (MemBench/src/ddrbenchmark.cpp:30:13) (around MemBench/src/ddrbenchmark.cpp:70).
Command         transform done; error code: 1; 0.326 sec.
Execute         send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in Presyn 1: transform -hls -tmp C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db  -interface-port-rename   -function-uniquify -directive-preproc -mem2reg -dse -dce  -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify  -resource-proc  -clib-intrinsic-prepare -dce  -func-buffer -dce -pag -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce  -deadargelim -dce -instcombine  -ptrArgReplace -mem2reg -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -function-uniquify -directive-preproc -mem2reg -dse -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -cfgopt -instcombine  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -clean-region  -attach-range  -gvn -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -scalar-auto-dep-elim -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce  -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -indvars -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse  -duplicate-dataflow-processes -globaldce -instcombine  -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -dce -global-constprop -deadargelim -mem2reg  -simplifycfg -dce   -merge-param -deadargelim   -globalopt -constprop -dce  -array-promote -scalar-auto-dep-elim -constprop -dce  -ptrArgReplace -mem2reg  -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-internalize -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -dce -norm-name  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge  -function-inline -complex-op-raise -inst-simplify -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow  -loop-delete -instcombine -simplifycfg  -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments  -loop-stream -instcombine -simplifycfg -dce -globaldce  -duplicate-dataflow-processes -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads  -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse  -duplicate-dataflow-processes -check-dataflow-syntax  -legalize-stream-variable -legalize-global  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc  -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify -instcombine  -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce  -bundle-memfifo-ops -deadargelim    -function-uniquify -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete -hls-display -norm-name  C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.o.1.bc -o C:/Users/gbeve/Downloads/MemBench/solution1/.autopilot/db/a.o.1.tmp.bc -f:
command 'transform' returned error code
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO-FLOW: Caught error in opt_and_import_c: 
    while executing
"::AP::OptAndImportC_39 $irbase $opt_level $skip_syncheck $ng $keep_printf"
    (procedure "ap_internal_opt_and_import_c" line 21)
    invoked from within
"ap_internal_opt_and_import_c "
Command       opt_and_import_c done; error code: 2; 1.016 sec.
INFO-FLOW: Caught error in elaborate: 
    while executing
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 34.379 sec.
INFO-FLOW: Caught error in csynth_design: 
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 34.417 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 34.417 seconds; current allocated memory: 907.758 MB.
Command ap_source done; error code: 1; 38.707 sec.
Execute cleanup_all 
