/*
 * Copyright (c) 2010-2012, Freescale Semiconductor, Inc.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 *
 * o Redistributions of source code must retain the above copyright notice, this list
 *   of conditions and the following disclaimer.
 *
 * o Redistributions in binary form must reproduce the above copyright notice, this
 *   list of conditions and the following disclaimer in the documentation and/or
 *   other materials provided with the distribution.
 *
 * o Neither the name of Freescale Semiconductor, Inc. nor the names of its
 *   contributors may be used to endorse or promote products derived from this
 *   software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include <cyg/hal/var_hab.h>
#include <cyg/hal/var_memory_map.h>
#include <cyg/hal/registers.h>
#include <cyg/hal/iomux_register.h>
#include <cyg/hal/registers/regsiomuxc.h>

//! @brief dcd data, list of (register, value) pairs to initialize ddr
uint8_t input_dcd[] __attribute__ ((section(".dcd_data"))) = {
/*
 * The DDR init commands below are based on MX6_series_boards/SabreSD/RevC_and_RevB/MX6DQ/MX6Q_SabreSD_DDR3_register_programming_aid_v1.6.inc
 * This file can be found at ddr-script-rel git with commit dfde48ed72f0d43bff72bd372df54d5043b855c8
 */
#ifdef SABRE_SD_DCD
	EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x798), EXPAND_UINT32(0x000C0000),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x758), EXPAND_UINT32(0x00000000),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x588), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x594), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x56c), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x578), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x74c), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x57c), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x58c), EXPAND_UINT32(0x00000000),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x59c), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x5a0), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x78c), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x750), EXPAND_UINT32(0x00020000),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x5a8), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x5b0), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x524), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x51c), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x518), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x50c), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x5b8), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x5c0), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x774), EXPAND_UINT32(0x00020000),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x784), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x788), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x794), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x79c), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x7a0), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x7a4), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x7a8), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x748), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x5ac), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x5b4), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x528), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x520), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x514), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x510), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x5bc), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(IOMUXC_BASE_ADDR + 0x5c4), EXPAND_UINT32(0x00000030),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x800), EXPAND_UINT32(0xa1390003),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x80c), EXPAND_UINT32(0x001F001F),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x810), EXPAND_UINT32(0x001F001F),
        EXPAND_UINT32(MMDC_P1_BASE_ADDR + 0x80c), EXPAND_UINT32(0x001F001F),
        EXPAND_UINT32(MMDC_P1_BASE_ADDR + 0x810), EXPAND_UINT32(0x001F001F),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x83c), EXPAND_UINT32(0x43270338),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x840), EXPAND_UINT32(0x03200314),
        EXPAND_UINT32(MMDC_P1_BASE_ADDR + 0x83c), EXPAND_UINT32(0x431A032F),
        EXPAND_UINT32(MMDC_P1_BASE_ADDR + 0x840), EXPAND_UINT32(0x03200263),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x848), EXPAND_UINT32(0x4B434748),
        EXPAND_UINT32(MMDC_P1_BASE_ADDR + 0x848), EXPAND_UINT32(0x4445404C),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x850), EXPAND_UINT32(0x38444542),
        EXPAND_UINT32(MMDC_P1_BASE_ADDR + 0x850), EXPAND_UINT32(0x4935493A),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x81c), EXPAND_UINT32(0x33333333),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x820), EXPAND_UINT32(0x33333333),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x824), EXPAND_UINT32(0x33333333),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x828), EXPAND_UINT32(0x33333333),
        EXPAND_UINT32(MMDC_P1_BASE_ADDR + 0x81c), EXPAND_UINT32(0x33333333),
        EXPAND_UINT32(MMDC_P1_BASE_ADDR + 0x820), EXPAND_UINT32(0x33333333),
        EXPAND_UINT32(MMDC_P1_BASE_ADDR + 0x824), EXPAND_UINT32(0x33333333),
        EXPAND_UINT32(MMDC_P1_BASE_ADDR + 0x828), EXPAND_UINT32(0x33333333),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x8b8), EXPAND_UINT32(0x00000800),
        EXPAND_UINT32(MMDC_P1_BASE_ADDR + 0x8b8), EXPAND_UINT32(0x00000800),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x004), EXPAND_UINT32(0x00020036),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x008), EXPAND_UINT32(0x09444040),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x00c), EXPAND_UINT32(0x555A7975),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x010), EXPAND_UINT32(0xFF538F64),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x014), EXPAND_UINT32(0x01FF00DB),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x018), EXPAND_UINT32(0x00001740),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x01c), EXPAND_UINT32(0x00008000),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x02c), EXPAND_UINT32(0x000026d2),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x030), EXPAND_UINT32(0x005A1023),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x040), EXPAND_UINT32(0x00000027),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x000), EXPAND_UINT32(0x831A0000),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x01c), EXPAND_UINT32(0x04088032),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x01c), EXPAND_UINT32(0x00008033),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x01c), EXPAND_UINT32(0x00048031),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x01c), EXPAND_UINT32(0x09408030),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x01c), EXPAND_UINT32(0x09408038),
     //   EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x01c), EXPAND_UINT32(0x04008040),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x020), EXPAND_UINT32(0x00005000),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x818), EXPAND_UINT32(0x00011117),
        EXPAND_UINT32(MMDC_P1_BASE_ADDR + 0x818), EXPAND_UINT32(0x00011117),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x004), EXPAND_UINT32(0x00025576),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x404), EXPAND_UINT32(0x00011006),
        EXPAND_UINT32(MMDC_P0_BASE_ADDR + 0x01c), EXPAND_UINT32(0x00000000),
#else
#if (CYGPKG_HAL_SMP_CPU_MAX == 2)
        // Data from wandboard-sdk-20130514/u-boot-2013.04-wand/board/boundary/nitrogen6x/nitrogen6dl.cfg
        EXPAND_UINT32(0x020E05A8), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P
        EXPAND_UINT32(0x020E05B0), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P
        EXPAND_UINT32(0x020E0524), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P
        EXPAND_UINT32(0x020E051C), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P
        EXPAND_UINT32(0x020E0518), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_P
        EXPAND_UINT32(0x020E050C), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_P
        EXPAND_UINT32(0x020E05B8), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_P
        EXPAND_UINT32(0x020E05C0), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_P
        EXPAND_UINT32(0x020E0784), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B0DS
        EXPAND_UINT32(0x020E0788), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B1DS
        EXPAND_UINT32(0x020E0794), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B2DS
        EXPAND_UINT32(0x020E079C), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B3DS
        EXPAND_UINT32(0x020E07A0), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B4DS
        EXPAND_UINT32(0x020E07A4), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B5DS
        EXPAND_UINT32(0x020E07A8), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B6DS
        EXPAND_UINT32(0x020E0748), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B7DS
        EXPAND_UINT32(0x020E074C), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_ADDDS
        EXPAND_UINT32(0x020E078C), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_CTLDS
        EXPAND_UINT32(0x020E05AC), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
        EXPAND_UINT32(0x020E05B4), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
        EXPAND_UINT32(0x020E0528), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2
        EXPAND_UINT32(0x020E0520), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3
        EXPAND_UINT32(0x020E0514), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4
        EXPAND_UINT32(0x020E0510), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5
        EXPAND_UINT32(0x020E05BC), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6
        EXPAND_UINT32(0x020E05C4), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7
        EXPAND_UINT32(0x020E056C), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B
        EXPAND_UINT32(0x020E0578), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B
        EXPAND_UINT32(0x020E0588), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P
        EXPAND_UINT32(0x020E0594), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK1_P
        EXPAND_UINT32(0x020E057C), EXPAND_UINT32(0x000e0030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
        EXPAND_UINT32(0x020E0590), EXPAND_UINT32(0x00003000), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0
        EXPAND_UINT32(0x020E0598), EXPAND_UINT32(0x00003000), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1
        EXPAND_UINT32(0x020E059C), EXPAND_UINT32(0x00003030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0
        EXPAND_UINT32(0x020E05A0), EXPAND_UINT32(0x00003030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1
        EXPAND_UINT32(0x020E0750), EXPAND_UINT32(0x00020000), // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
        EXPAND_UINT32(0x020E0774), EXPAND_UINT32(0x00020000), // IOMUXC_SW_PAD_CTL_GRP_DDRMODE
        EXPAND_UINT32(0x020E0758), EXPAND_UINT32(0x00000000), // IOMUXC_SW_PAD_CTL_GRP_DDRPKE
        EXPAND_UINT32(0x020E058C), EXPAND_UINT32(0x00000000), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2
        EXPAND_UINT32(0x020E0798), EXPAND_UINT32(0x000C0000), // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
        EXPAND_UINT32(0x021B081C), EXPAND_UINT32(0x33333333), // MMDC1_MPRDDQBY0DL
        EXPAND_UINT32(0x021B0820), EXPAND_UINT32(0x33333333), // MMDC1_MPRDDQBY1DL
        EXPAND_UINT32(0x021B0824), EXPAND_UINT32(0x33333333), // MMDC1_MPRDDQBY2DL
        EXPAND_UINT32(0x021B0828), EXPAND_UINT32(0x33333333), // MMDC1_MPRDDQBY3DL
        EXPAND_UINT32(0x021B481C), EXPAND_UINT32(0x33333333), // MMDC2_MPRDDQBY0DL
        EXPAND_UINT32(0x021B4820), EXPAND_UINT32(0x33333333), // MMDC2_MPRDDQBY1DL
        EXPAND_UINT32(0x021B4824), EXPAND_UINT32(0x33333333), // MMDC2_MPRDDQBY2DL
        EXPAND_UINT32(0x021B4828), EXPAND_UINT32(0x33333333), // MMDC2_MPRDDQBY3DL
        EXPAND_UINT32(0x021B0018), EXPAND_UINT32(0x00081740), // MMDC1_MDMISC
        EXPAND_UINT32(0x021B001C), EXPAND_UINT32(0x00008000), // MMDC1_MDSCR
        EXPAND_UINT32(0x021B0004), EXPAND_UINT32(0x0002002D), // MMDC1_MDPDC
        EXPAND_UINT32(0x021B000C), EXPAND_UINT32(0x40435323), // MMDC1_MDCFG0
        EXPAND_UINT32(0x021B0010), EXPAND_UINT32(0xB66E8D63), // MMDC1_MDCFG1
        EXPAND_UINT32(0x021B0014), EXPAND_UINT32(0x01FF00DB), // MMDC1_MDCFG2
        EXPAND_UINT32(0x021B002C), EXPAND_UINT32(0x000026D2), // MMDC1_MDRWD
        EXPAND_UINT32(0x021B0030), EXPAND_UINT32(0x00431023), // MMDC1_MDOR
        EXPAND_UINT32(0x021B0008), EXPAND_UINT32(0x00333030), // MMDC1_MDOTC
        EXPAND_UINT32(0x021B0004), EXPAND_UINT32(0x0002556D), // MMDC1_MDPDC
        EXPAND_UINT32(0x021B0040), EXPAND_UINT32(0x00000027), // MMDC1_MDASP
        EXPAND_UINT32(0x021B0000), EXPAND_UINT32(0x831A0000), // MMDC1_MDCTL
        EXPAND_UINT32(0x021B001C), EXPAND_UINT32(0x04008032), // MMDC1_MDSCR
        EXPAND_UINT32(0x021B001C), EXPAND_UINT32(0x00008033), // MMDC1_MDSCR
        EXPAND_UINT32(0x021B001C), EXPAND_UINT32(0x00048031), // MMDC1_MDSCR
        EXPAND_UINT32(0x021B001C), EXPAND_UINT32(0x13208030), // MMDC1_MDSCR
        EXPAND_UINT32(0x021B001C), EXPAND_UINT32(0x04008040), // MMDC1_MDSCR
        EXPAND_UINT32(0x021B0800), EXPAND_UINT32(0xA1390003), // MMDC1_MPZQHWCTRL
        EXPAND_UINT32(0x021B4800), EXPAND_UINT32(0xA1390003), // MMDC2_MPZQHWCTRL
        EXPAND_UINT32(0x021B0020), EXPAND_UINT32(0x00005800), // MMDC1_MDREF
        EXPAND_UINT32(0x021B0818), EXPAND_UINT32(0x00022227), // MMDC1_MPODTCTRL
        EXPAND_UINT32(0x021B4818), EXPAND_UINT32(0x00022227), // MMDC2_MPODTCTRL
        EXPAND_UINT32(0x021B083C), EXPAND_UINT32(0x420F020F), // MMDC1_MPDGCTRL0
        EXPAND_UINT32(0x021B0840), EXPAND_UINT32(0x01760175), // MMDC1_MPDGCTRL1
        EXPAND_UINT32(0x021B483C), EXPAND_UINT32(0x41640171), // MMDC2_MPDGCTRL0
        EXPAND_UINT32(0x021B4840), EXPAND_UINT32(0x015E0160), // MMDC2_MPDGCTRL1
        EXPAND_UINT32(0x021B0848), EXPAND_UINT32(0x45464B4A), // MMDC1_MPRDDLCTL
        EXPAND_UINT32(0x021B4848), EXPAND_UINT32(0x49484A46), // MMDC2_MPRDDLCTL
        EXPAND_UINT32(0x021B0850), EXPAND_UINT32(0x40402E32), // MMDC1_MPWRDLCTL
        EXPAND_UINT32(0x021B4850), EXPAND_UINT32(0x3A3A3231), // MMDC2_MPWRDLCTL
        EXPAND_UINT32(0x021B080C), EXPAND_UINT32(0x003A003A), // MMDC1_MPWLDECTRL0
        EXPAND_UINT32(0x021B0810), EXPAND_UINT32(0x0030002F), // MMDC1_MPWLDECTRL1
        EXPAND_UINT32(0x021B480C), EXPAND_UINT32(0x002F0038), // MMDC2_MPWLDECTRL0
        EXPAND_UINT32(0x021B4810), EXPAND_UINT32(0x00270039), // MMDC2_MPWLDECTRL1
        EXPAND_UINT32(0x021B08B8), EXPAND_UINT32(0x00000800), // MMDC1_MPMUR0
        EXPAND_UINT32(0x021B48B8), EXPAND_UINT32(0x00000800), // MMDC2_MPMUR0
        EXPAND_UINT32(0x021B001C), EXPAND_UINT32(0x00000000), // MMDC1_MDSCR
        EXPAND_UINT32(0x021B0404), EXPAND_UINT32(0x00011006), // MMDC1_MAPSR
        EXPAND_UINT32(0x020C4068), EXPAND_UINT32(0x00C03F3F), // CCM_CCGR0
        EXPAND_UINT32(0x020C406C), EXPAND_UINT32(0x0030FC03), // CCM_CCGR1
        EXPAND_UINT32(0x020C4070), EXPAND_UINT32(0x0FFFC000), // CCM_CCGR2
        EXPAND_UINT32(0x020C4074), EXPAND_UINT32(0x3FF00000), // CCM_CCGR3
        EXPAND_UINT32(0x020C4078), EXPAND_UINT32(0x00FFF300), // CCM_CCGR4
        EXPAND_UINT32(0x020C407C), EXPAND_UINT32(0x0F0000C3), // CCM_CCGR5
        EXPAND_UINT32(0x020C4080), EXPAND_UINT32(0x000003FF), // CCM_CCGR6
        EXPAND_UINT32(0x020E0010), EXPAND_UINT32(0xF00000CF), // IOMUXC_GPR4
        EXPAND_UINT32(0x020E0018), EXPAND_UINT32(0x007F007F), // IOMUXC_GPR6
        EXPAND_UINT32(0x020E001C), EXPAND_UINT32(0x007F007F), // IOMUXC_GPR7
#else
        // Data from wandboard-sdk-20130514/u-boot-2013.04-wand/board/boundary/nitrogen6x/nitrogen6q2g.cfg
        EXPAND_UINT32(0x020E05A8), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P
        EXPAND_UINT32(0x020E05B0), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P
        EXPAND_UINT32(0x020E0524), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P
        EXPAND_UINT32(0x020E051C), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P
        EXPAND_UINT32(0x020E0518), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_P
        EXPAND_UINT32(0x020E050C), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_P
        EXPAND_UINT32(0x020E05B8), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_P
        EXPAND_UINT32(0x020E05C0), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_P
        EXPAND_UINT32(0x020E0784), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B0DS
        EXPAND_UINT32(0x020E0788), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B1DS
        EXPAND_UINT32(0x020E0794), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B2DS
        EXPAND_UINT32(0x020E079C), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B3DS
        EXPAND_UINT32(0x020E07A0), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B4DS
        EXPAND_UINT32(0x020E07A4), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B5DS
        EXPAND_UINT32(0x020E07A8), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B6DS
        EXPAND_UINT32(0x020E0748), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_B7DS
        EXPAND_UINT32(0x020E074C), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_ADDDS
        EXPAND_UINT32(0x020E078C), EXPAND_UINT32(0x00000030), // IOMUXC_SW_PAD_CTL_GRP_CTLDS
        EXPAND_UINT32(0x020E05AC), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
        EXPAND_UINT32(0x020E05B4), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
        EXPAND_UINT32(0x020E0528), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2
        EXPAND_UINT32(0x020E0520), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3
        EXPAND_UINT32(0x020E0514), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4
        EXPAND_UINT32(0x020E0510), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5
        EXPAND_UINT32(0x020E05BC), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6
        EXPAND_UINT32(0x020E05C4), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7
        EXPAND_UINT32(0x020E056C), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B
        EXPAND_UINT32(0x020E0578), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B
        EXPAND_UINT32(0x020E0588), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P
        EXPAND_UINT32(0x020E0594), EXPAND_UINT32(0x00020030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK1_P
        EXPAND_UINT32(0x020E057C), EXPAND_UINT32(0x000e0030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
        EXPAND_UINT32(0x020E0590), EXPAND_UINT32(0x00003000), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0
        EXPAND_UINT32(0x020E0598), EXPAND_UINT32(0x00003000), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1
        EXPAND_UINT32(0x020E059C), EXPAND_UINT32(0x00003030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0
        EXPAND_UINT32(0x020E05A0), EXPAND_UINT32(0x00003030), // IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1
        EXPAND_UINT32(0x020E0750), EXPAND_UINT32(0x00020000), // IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
        EXPAND_UINT32(0x020E0774), EXPAND_UINT32(0x00020000), // IOMUXC_SW_PAD_CTL_GRP_DDRMODE
        EXPAND_UINT32(0x020E0758), EXPAND_UINT32(0x00000000), // IOMUXC_SW_PAD_CTL_GRP_DDRPKE
        EXPAND_UINT32(0x020E058C), EXPAND_UINT32(0x00000000), // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2
        EXPAND_UINT32(0x020E0798), EXPAND_UINT32(0x000C0000), // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
        EXPAND_UINT32(0x021B081C), EXPAND_UINT32(0x33333333), // MMDC1_MPRDDQBY0DL
        EXPAND_UINT32(0x021B0820), EXPAND_UINT32(0x33333333), // MMDC1_MPRDDQBY1DL
        EXPAND_UINT32(0x021B0824), EXPAND_UINT32(0x33333333), // MMDC1_MPRDDQBY2DL
        EXPAND_UINT32(0x021B0828), EXPAND_UINT32(0x33333333), // MMDC1_MPRDDQBY3DL
        EXPAND_UINT32(0x021B481C), EXPAND_UINT32(0x33333333), // MMDC2_MPRDDQBY0DL
        EXPAND_UINT32(0x021B4820), EXPAND_UINT32(0x33333333), // MMDC2_MPRDDQBY1DL
        EXPAND_UINT32(0x021B4824), EXPAND_UINT32(0x33333333), // MMDC2_MPRDDQBY2DL
        EXPAND_UINT32(0x021B4828), EXPAND_UINT32(0x33333333), // MMDC2_MPRDDQBY3DL
        EXPAND_UINT32(0x021B0018), EXPAND_UINT32(0x00081740), // MMDC1_MDMISC
        EXPAND_UINT32(0x021B001C), EXPAND_UINT32(0x00008000), // MMDC1_MDSCR
        EXPAND_UINT32(0x021B0004), EXPAND_UINT32(0x00020036), // MMDC1_MDPDC
        EXPAND_UINT32(0x021B000C), EXPAND_UINT32(0x898E7974), // MMDC1_MDCFG0
        EXPAND_UINT32(0x021B0010), EXPAND_UINT32(0xDB538F64), // MMDC1_MDCFG1
        EXPAND_UINT32(0x021B0014), EXPAND_UINT32(0x01FF00DB), // MMDC1_MDCFG2
        EXPAND_UINT32(0x021B002C), EXPAND_UINT32(0x000026D2), // MMDC1_MDRWD
        EXPAND_UINT32(0x021B0030), EXPAND_UINT32(0x008E1023), // MMDC1_MDOR
        EXPAND_UINT32(0x021B0008), EXPAND_UINT32(0x09444040), // MMDC1_MDOTC
        EXPAND_UINT32(0x021B0004), EXPAND_UINT32(0x00025576), // MMDC1_MDPDC
        EXPAND_UINT32(0x021B0040), EXPAND_UINT32(0x00000047), // MMDC1_MDASP
        EXPAND_UINT32(0x021B0000), EXPAND_UINT32(0x841A0000), // MMDC1_MDCTL
        EXPAND_UINT32(0x021B001C), EXPAND_UINT32(0x04088032), // MMDC1_MDSCR
        EXPAND_UINT32(0x021B001C), EXPAND_UINT32(0x00008033), // MMDC1_MDSCR
        EXPAND_UINT32(0x021B001C), EXPAND_UINT32(0x00428031), // MMDC1_MDSCR
        EXPAND_UINT32(0x021B001C), EXPAND_UINT32(0x19308030), // MMDC1_MDSCR
        EXPAND_UINT32(0x021B001C), EXPAND_UINT32(0x04008040), // MMDC1_MDSCR
        EXPAND_UINT32(0x021B0800), EXPAND_UINT32(0xA1390003), // MMDC1_MPZQHWCTRL
        EXPAND_UINT32(0x021B4800), EXPAND_UINT32(0xA1390003), // MMDC2_MPZQHWCTRL
        EXPAND_UINT32(0x021B0020), EXPAND_UINT32(0x00007800), // MMDC1_MDREF
        EXPAND_UINT32(0x021B0818), EXPAND_UINT32(0x00022227), // MMDC1_MPODTCTRL
        EXPAND_UINT32(0x021B4818), EXPAND_UINT32(0x00022227), // MMDC2_MPODTCTRL
        EXPAND_UINT32(0x021B083C), EXPAND_UINT32(0x43040319), // MMDC1_MPDGCTRL0
        EXPAND_UINT32(0x021B0840), EXPAND_UINT32(0x03040279), // MMDC1_MPDGCTRL1
        EXPAND_UINT32(0x021B483C), EXPAND_UINT32(0x43040321), // MMDC2_MPDGCTRL0
        EXPAND_UINT32(0x021B4840), EXPAND_UINT32(0x03030251), // MMDC2_MPDGCTRL1
        EXPAND_UINT32(0x021B0848), EXPAND_UINT32(0x4d434248), // MMDC1_MPRDDLCTL
        EXPAND_UINT32(0x021B4848), EXPAND_UINT32(0x42413c4d), // MMDC2_MPRDDLCTL
        EXPAND_UINT32(0x021B0850), EXPAND_UINT32(0x34424543), // MMDC1_MPWRDLCTL
        EXPAND_UINT32(0x021B4850), EXPAND_UINT32(0x49324933), // MMDC2_MPWRDLCTL
        EXPAND_UINT32(0x021B080C), EXPAND_UINT32(0x001a0017), // MMDC1_MPWLDECTRL0
        EXPAND_UINT32(0x021B0810), EXPAND_UINT32(0x001F001F), // MMDC1_MPWLDECTRL1
        EXPAND_UINT32(0x021B480C), EXPAND_UINT32(0x00170027), // MMDC2_MPWLDECTRL0
        EXPAND_UINT32(0x021B4810), EXPAND_UINT32(0x000a001f), // MMDC2_MPWLDECTRL1
        EXPAND_UINT32(0x021B08B8), EXPAND_UINT32(0x00000800), // MMDC1_MPMUR0
        EXPAND_UINT32(0x021B48B8), EXPAND_UINT32(0x00000800), // MMDC2_MPMUR0
        EXPAND_UINT32(0x021B001C), EXPAND_UINT32(0x00000000), // MMDC1_MDSCR
        EXPAND_UINT32(0x021B0404), EXPAND_UINT32(0x00011006), // MMDC1_MAPSR
        EXPAND_UINT32(0x020C4068), EXPAND_UINT32(0x00C03F3F), // CCM_CCGR0
        EXPAND_UINT32(0x020C406C), EXPAND_UINT32(0x0030FC03), // CCM_CCGR1
        EXPAND_UINT32(0x020C4070), EXPAND_UINT32(0x0FFFC000), // CCM_CCGR2
        EXPAND_UINT32(0x020C4074), EXPAND_UINT32(0x3FF00000), // CCM_CCGR3
        EXPAND_UINT32(0x020C4078), EXPAND_UINT32(0x00FFF300), // CCM_CCGR4
        EXPAND_UINT32(0x020C407C), EXPAND_UINT32(0x0F0000C3), // CCM_CCGR5
        EXPAND_UINT32(0x020C4080), EXPAND_UINT32(0x000003FF), // CCM_CCGR6
        EXPAND_UINT32(0x020E0010), EXPAND_UINT32(0xF00000CF), // IOMUXC_GPR4
        EXPAND_UINT32(0x020E0018), EXPAND_UINT32(0x007F007F), // IOMUXC_GPR6
        EXPAND_UINT32(0x020E001C), EXPAND_UINT32(0x007F007F), // IOMUXC_GPR7
#endif
#endif
};

//! @brief HAB command write data header, with tag, 
//!        size of dcd data with hdr, 
//!        parameter field (size of register value and flag)
uint8_t input_dcd_wrt_cmd[] __attribute__ ((section(".dcd_wrt_cmd"))) = {
    HAB_CMD_WRT_DAT, EXPAND_UINT16(sizeof(input_dcd) + HDR_BYTES), WRT_DAT_PAR(0, HAB_DATA_WIDTH_WORD)  //!< flag 0, width 4
};

//! @brief HAB dcd header with dcd tag, size of entire dcd and version.
uint8_t input_dcd_hdr[] __attribute__ ((section(".dcd_hdr"))) = {
    HAB_TAG_DCD,
        EXPAND_UINT16(sizeof(input_dcd) + sizeof(input_dcd_wrt_cmd) + HDR_BYTES), HAB_VER(4, 0)
};
