 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : RPE_1
Version: O-2018.06
Date   : Fri Aug  8 13:39:56 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: Activation_in[6]
              (input port clocked by clk)
  Endpoint: Partial_Sum_out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RPE_1              tsmc090_wl10          slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  input external delay                                    0.50       0.60 f
  Activation_in[6] (in)                                   0.01       0.61 f
  MAC_u1/Activation[7] (MAC_Unit_PARTIAL_SUM_WIDTH19)     0.00       0.61 f
  MAC_u1/m0/activation[7] (Multiplier_RPE)                0.00       0.61 f
  MAC_u1/m0/U26/Y (XOR2X8)                                0.09       0.70 r
  MAC_u1/m0/F200/A (Half_adder_0)                         0.00       0.70 r
  MAC_u1/m0/F200/U1/Y (AND2X8)                            0.11       0.81 r
  MAC_u1/m0/F200/C (Half_adder_0)                         0.00       0.81 r
  MAC_u1/m0/F201/B (Half_adder_27)                        0.00       0.81 r
  MAC_u1/m0/F201/U1/Y (AND2X8)                            0.10       0.91 r
  MAC_u1/m0/F201/C (Half_adder_27)                        0.00       0.91 r
  MAC_u1/m0/F202/B (Half_adder_26)                        0.00       0.91 r
  MAC_u1/m0/F202/U1/Y (XOR2X8)                            0.09       0.99 r
  MAC_u1/m0/F202/S (Half_adder_26)                        0.00       0.99 r
  MAC_u1/m0/U25/Y (AND2X8)                                0.12       1.11 r
  MAC_u1/m0/F214/A (Full_adder_0)                         0.00       1.11 r
  MAC_u1/m0/F214/U1/CO (ACHCINX4)                         0.20       1.31 r
  MAC_u1/m0/F214/C (Full_adder_0)                         0.00       1.31 r
  MAC_u1/m0/F215/C_in (Full_adder_19)                     0.00       1.31 r
  MAC_u1/m0/F215/U5/Y (BUFX10)                            0.11       1.42 r
  MAC_u1/m0/F215/U4/Y (INVX12)                            0.03       1.45 f
  MAC_u1/m0/F215/U2/CO (ACHCINX4)                         0.08       1.53 r
  MAC_u1/m0/F215/U1/Y (BUFX10)                            0.10       1.63 r
  MAC_u1/m0/F215/C (Full_adder_19)                        0.00       1.63 r
  MAC_u1/m0/F216/C_in (Full_adder_18)                     0.00       1.63 r
  MAC_u1/m0/F216/U3/Y (XOR2X8)                            0.09       1.72 r
  MAC_u1/m0/F216/S (Full_adder_18)                        0.00       1.72 r
  MAC_u1/m0/F223/A (Full_adder_13)                        0.00       1.72 r
  MAC_u1/m0/F223/U3/CO (ACHCINX4)                         0.24       1.96 r
  MAC_u1/m0/F223/C (Full_adder_13)                        0.00       1.96 r
  MAC_u1/m0/F224/C_in (Full_adder_12)                     0.00       1.96 r
  MAC_u1/m0/F224/U4/Y (INVX6)                             0.09       2.05 f
  MAC_u1/m0/F224/U1/Y (XOR2X8)                            0.10       2.15 r
  MAC_u1/m0/F224/S (Full_adder_12)                        0.00       2.15 r
  MAC_u1/m0/F231/A (Full_adder_6)                         0.00       2.15 r
  MAC_u1/m0/F231/U3/CO (ACHCINX4)                         0.23       2.37 r
  MAC_u1/m0/F231/C (Full_adder_6)                         0.00       2.37 r
  MAC_u1/m0/F232/C_in (Full_adder_5)                      0.00       2.37 r
  MAC_u1/m0/F232/U2/Y (BUFX10)                            0.12       2.49 r
  MAC_u1/m0/F232/U7/Y (NOR2X8)                            0.04       2.53 f
  MAC_u1/m0/F232/U5/Y (OR3X8)                             0.13       2.66 f
  MAC_u1/m0/F232/U3/Y (CLKINVX20)                         0.04       2.70 r
  MAC_u1/m0/F232/C (Full_adder_5)                         0.00       2.70 r
  MAC_u1/m0/F233/C_in (Full_adder_4)                      0.00       2.70 r
  MAC_u1/m0/F233/U3/Y (NOR2X8)                            0.03       2.72 f
  MAC_u1/m0/F233/U4/Y (NOR2X8)                            0.08       2.80 r
  MAC_u1/m0/F233/C (Full_adder_4)                         0.00       2.80 r
  MAC_u1/m0/F234/C_in (Full_adder_3)                      0.00       2.80 r
  MAC_u1/m0/F234/U1/Y (INVX12)                            0.04       2.84 f
  MAC_u1/m0/F234/U2/CO (ACHCINX4)                         0.09       2.94 r
  MAC_u1/m0/F234/C (Full_adder_3)                         0.00       2.94 r
  MAC_u1/m0/F235/C_in (Full_adder_2)                      0.00       2.94 r
  MAC_u1/m0/F235/U1/Y (BUFX20)                            0.10       3.04 r
  MAC_u1/m0/F235/U2/Y (INVX16)                            0.02       3.06 f
  MAC_u1/m0/F235/U4/CO (ACHCINX4)                         0.09       3.15 r
  MAC_u1/m0/F235/C (Full_adder_2)                         0.00       3.15 r
  MAC_u1/m0/F236/C_in (Full_adder_1)                      0.00       3.15 r
  MAC_u1/m0/F236/U1/Y (BUFX18)                            0.10       3.24 r
  MAC_u1/m0/F236/U4/Y (XOR2X8)                            0.07       3.31 r
  MAC_u1/m0/F236/S (Full_adder_1)                         0.00       3.31 r
  MAC_u1/m0/U28/Y (XOR2X8)                                0.11       3.42 r
  MAC_u1/m0/F255/A (Half_adder_2)                         0.00       3.42 r
  MAC_u1/m0/F255/U1/Y (XOR2X8)                            0.13       3.55 f
  MAC_u1/m0/F255/S (Half_adder_2)                         0.00       3.55 f
  MAC_u1/m0/sum[10] (Multiplier_RPE)                      0.00       3.55 f
  MAC_u1/add_64/A[11] (MAC_Unit_PARTIAL_SUM_WIDTH19_DW01_add_14)
                                                          0.00       3.55 f
  MAC_u1/add_64/U95/Y (NAND2BX8)                          0.12       3.67 f
  MAC_u1/add_64/U101/Y (AND2X8)                           0.09       3.77 f
  MAC_u1/add_64/U102/Y (XOR2X8)                           0.10       3.86 r
  MAC_u1/add_64/SUM[11] (MAC_Unit_PARTIAL_SUM_WIDTH19_DW01_add_14)
                                                          0.00       3.86 r
  MAC_u1/U27/Y (NAND2X8)                                  0.08       3.95 f
  MAC_u1/U23/Y (OAI2BB1X4)                                0.12       4.07 r
  MAC_u1/add_67/A[11] (MAC_Unit_PARTIAL_SUM_WIDTH19_DW01_add_2)
                                                          0.00       4.07 r
  MAC_u1/add_67/U225/Y (NOR2X8)                           0.06       4.12 f
  MAC_u1/add_67/U214/Y (OAI21X8)                          0.12       4.25 r
  MAC_u1/add_67/U206/Y (AOI21X8)                          0.08       4.33 f
  MAC_u1/add_67/U172/Y (CLKBUFX40)                        0.10       4.42 f
  MAC_u1/add_67/U199/Y (OAI21X8)                          0.08       4.51 r
  MAC_u1/add_67/U200/Y (XOR2X8)                           0.09       4.59 f
  MAC_u1/add_67/SUM[15] (MAC_Unit_PARTIAL_SUM_WIDTH19_DW01_add_2)
                                                          0.00       4.59 f
  MAC_u1/Partial_Sum_out[15] (MAC_Unit_PARTIAL_SUM_WIDTH19)
                                                          0.00       4.59 f
  Partial_Sum_out_reg[15]/D (EDFFHQX4)                    0.00       4.59 f
  data arrival time                                                  4.59

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.10       4.10
  clock uncertainty                                      -0.50       3.60
  Partial_Sum_out_reg[15]/CK (EDFFHQX4)                   0.00       3.60 r
  library setup time                                     -0.10       3.50
  data required time                                                 3.50
  --------------------------------------------------------------------------
  data required time                                                 3.50
  data arrival time                                                 -4.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.09


1
