#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec 22 14:25:10 2023
# Process ID: 7064
# Current directory: C:/Users/Administrator/Documents/GitHub/Piano
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8064 C:\Users\Administrator\Documents\GitHub\Piano\piano.xpr
# Log file: C:/Users/Administrator/Documents/GitHub/Piano/vivado.log
# Journal file: C:/Users/Administrator/Documents/GitHub/Piano\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Documents/GitHub/Piano/piano.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/keyboard.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/sim_keyboard.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 14:31:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 14:31:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Piano/.Xil/Vivado-7064-S210-07/dcp0/scan_seg.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Piano/.Xil/Vivado-7064-S210-07/dcp0/scan_seg.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1219.973 ; gain = 0.164
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1219.973 ; gain = 0.164
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.988 ; gain = 426.867
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property top learn_mode [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 14:34:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 14:34:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec 22 14:35:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec 22 14:36:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec 22 14:38:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Dec 22 14:39:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 14:41:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Piano/.Xil/Vivado-7064-S210-07/dcp5/learn_mode.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Piano/.Xil/Vivado-7064-S210-07/dcp5/learn_mode.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1812.719 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1812.719 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {guide_lights[7]} {guide_lights[6]} {guide_lights[5]} {guide_lights[4]} {guide_lights[3]} {guide_lights[2]} {guide_lights[1]} {guide_lights[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {octave_sw[2]} {octave_sw[1]} {octave_sw[0]}]]
place_ports {octave_sw[2]} V2
place_ports {octave_sw[1]} V5
place_ports {octave_sw[0]} V4
place_ports {guide_lights[7]} P4
place_ports {guide_lights[6]} P3
place_ports {guide_lights[5]} P2
startgroup
set_property package_pin "" [get_ports [list  {sw[3]}]]
place_ports {guide_lights[4]} R2
endgroup
place_ports {guide_lights[7]} F6
place_ports {guide_lights[6]} G4
place_ports {guide_lights[5]} G3
place_ports {guide_lights[4]} J4
place_ports {guide_lights[3]} H4
place_ports {guide_lights[2]} J3
place_ports {guide_lights[1]} J2
place_ports {guide_lights[0]} K2
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[4]}]]
place_ports {sw[7]} P5
place_ports {sw[6]} P4
startgroup
set_property package_pin "" [get_ports [list  {sw[6]}]]
place_ports {sw[7]} P4
endgroup
place_ports {sw[6]} P3
place_ports {sw[5]} P2
place_ports {sw[4]} R2
startgroup
set_property package_pin "" [get_ports [list  {sw[4]}]]
place_ports {sw[3]} R2
endgroup
startgroup
set_property package_pin "" [get_ports [list  {sw[5]}]]
place_ports {sw[4]} P2
endgroup
startgroup
set_property package_pin "" [get_ports [list  {sw[5]}]]
place_ports {sw[4]} P2
endgroup
startgroup
set_property package_pin "" [get_ports [list  {sw[6]}]]
place_ports {sw[5]} P3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {sw[7]}]]
place_ports {sw[6]} P4
endgroup
place_ports {sw[7]} P5
set_property IOSTANDARD LVCMOS33 [get_ports [list melody]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select_song_btn]]
place_ports melody T1
place_ports sd M6
place_ports select_song_btn R11
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 14:45:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 14:45:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 14:50:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 14:51:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 14:51:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 14:54:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 14:55:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 14:55:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 14:57:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 14:58:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 14:58:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 15:07:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 15:10:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 15:10:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
refresh_hw_server
WARNING: [Labtoolstcl 44-27] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the refresh_hw_server command to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
connect_hw_server
ERROR: [Labtoolstcl 44-586] Disconnect server connection, TCP:localhost:3121, before making a new one.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
disconnect_hw_server
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 15:16:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 15:17:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 15:17:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]'
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 15:23:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 15:24:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 15:24:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec 22 15:31:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Dec 22 15:31:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 15:32:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 15:34:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 15:35:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 15:35:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 15:38:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 15:39:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 15:39:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 15:51:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 15:51:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 15:51:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Piano/.Xil/Vivado-7064-S210-07/dcp26/learn_mode.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Piano/.Xil/Vivado-7064-S210-07/dcp26/learn_mode.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2467.676 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2467.676 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {led_for_ss[1]} {led_for_ss[0]}]]
place_ports {led_for_ss[1]} M1
place_ports {led_for_ss[0]} K3
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 15:54:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
disconnect_hw_server
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 15:57:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 15:59:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 15:59:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 16:03:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 16:04:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 16:04:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/constrs_1/new/ff.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/constrs_1/new/ff.xdc
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/constrs_1/new/freecon.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/constrs_1/new/freecon.xdc
close [ open C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/constrs_1/new/learn_con.xdc w ]
add_files -fileset constrs_1 C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/constrs_1/new/learn_con.xdc
set_property target_constrs_file C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/constrs_1/new/learn_con.xdc [current_fileset -constrset]
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 16:08:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 16:08:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 16:09:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 16:10:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

refresh_design
INFO: [Netlist 29-17] Analyzing 192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2502.566 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2502.566 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {guide_lights[7]} {guide_lights[6]} {guide_lights[5]} {guide_lights[4]} {guide_lights[3]} {guide_lights[2]} {guide_lights[1]} {guide_lights[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led_for_ss[1]} {led_for_ss[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_en[7]} {seg_en[6]} {seg_en[5]} {seg_en[4]} {seg_en[3]} {seg_en[2]} {seg_en[1]} {seg_en[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {octave_sw[2]} {octave_sw[1]} {octave_sw[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out0[7]} {seg_out0[6]} {seg_out0[5]} {seg_out0[4]} {seg_out0[3]} {seg_out0[2]} {seg_out0[1]} {seg_out0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_out1[7]} {seg_out1[6]} {seg_out1[5]} {seg_out1[4]} {seg_out1[3]} {seg_out1[2]} {seg_out1[1]} {seg_out1[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[7]} {sw[6]} {sw[5]} {sw[4]} {sw[3]} {sw[2]} {sw[1]} {sw[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list melody]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list select_song_btn]]
place_ports sd M6
startgroup
set_property package_pin "" [get_ports [list  {seg_out1[0]}]]
place_ports reset P15
endgroup
startgroup
set_property package_pin "" [get_ports [list  {seg_out1[2]}]]
place_ports clk P17
endgroup
place_ports melody T1
place_ports {sw[7]} P5
place_ports {sw[6]} A9
place_ports {sw[5]} P3
place_ports {sw[6]} P4
place_ports {sw[4]} P2
place_ports {sw[3]} R2
place_ports {sw[2]} M4
place_ports {sw[1]} N4
place_ports {sw[0]} R1
place_ports {seg_out1[7]} B4
place_ports {seg_out1[6]} A4
place_ports {seg_out1[5]} A3
place_ports {seg_out1[4]} B1
place_ports {seg_out1[3]} A1
place_ports {seg_out1[2]} B3
place_ports {seg_out1[1]} B2
place_ports {seg_out1[0]} D5
place_ports {seg_out0[7]} D4
place_ports {seg_out0[6]} E3
place_ports {seg_out0[5]} D3
place_ports {seg_out0[4]} F4
place_ports {seg_out0[3]} F3
place_ports {seg_out0[2]} E2
place_ports {seg_out0[1]} D2
place_ports {seg_out0[0]} H2
place_ports {seg_en[7]} G2
place_ports {seg_en[6]} C2
place_ports {seg_en[5]} C1
place_ports {seg_en[4]} H1
place_ports {seg_en[3]} G1
place_ports {seg_en[2]} F1
place_ports {seg_en[1]} E1
place_ports {seg_en[0]} G6
place_ports {octave_sw[2]} V2
place_ports {octave_sw[1]} V5
place_ports {octave_sw[0]} V4
place_ports {led_for_ss[1]} M1
set_property is_loc_fixed true [get_ports [list  {led_for_ss[1]}]]
place_ports {led_for_ss[0]} K3
place_ports {guide_lights[7]} F6
place_ports {guide_lights[6]} G4
place_ports {guide_lights[5]} G3
place_ports {guide_lights[4]} J4
place_ports {guide_lights[3]} H4
place_ports {guide_lights[2]} J3
place_ports {guide_lights[1]} J2
place_ports {guide_lights[0]} K2
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 16:15:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 16:17:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 16:17:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 16:19:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 16:19:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
disconnect_hw_server
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 16:24:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 16:24:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 16:25:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 16:30:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 16:31:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 16:31:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec 22 16:35:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec 22 16:36:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Fri Dec 22 16:36:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/learn_mode.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 22 16:38:23 2023...
