//===========================================================================
// Verilog module generated by IPexpress    10/02/2024    19:54:05       
// Filename  : dut_params.v                                                  
// IP package: Pixel to Byte Converter 1.3                           
// Copyright(c) 2017 Lattice Semiconductor Corporation. All rights reserved. 
//===========================================================================
localparam DSI_FORMAT = 0;
localparam DT           = 6'h24;
localparam WORD_WIDTH   = 24;
localparam DATA_WIDTH   = 16;
localparam LANE_WIDTH   = 2;
localparam GEAR_16      = 0;
localparam TX_GEAR      = 8;
localparam PIX_WIDTH    = 24;
localparam NUM_TX_LANE  = 2;
localparam NUM_PIX_LANE = 1;
