Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Wed Jun 17 22:52:09 2020
| Host         : chap2 running 64-bit Debian GNU/Linux 9.3 (stretch)
| Command      : report_timing_summary -file ./results/post_route_timing_summary.rpt
| Design       : top_gcu1f3
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 910 register/latch pins with no clock driven by root clock pin: adca_dclkp[0] (HIGH)

 There are 804 register/latch pins with no clock driven by root clock pin: adca_dclkp[1] (HIGH)

 There are 804 register/latch pins with no clock driven by root clock pin: adca_dclkp[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[0]_rep__0/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[0]_rep__1/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[1]_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[1]_rep__1/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[1]_rep__2/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[1]_rep__3/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[2]_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: network_interface_i/ipbus_ctrl_1/trans/sm/addr_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: synch_link_i/ttc_trg_time_1/FSM_sequential_s_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: synch_link_i/ttc_trg_time_1/FSM_sequential_s_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: synch_link_i/ttc_trg_time_1/FSM_sequential_s_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5741 pins that are not constrained for maximum delay. (HIGH)

 There are 60 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.163        0.000                      0                30585       -0.094       -0.442                      5                30585        0.264        0.000                       0                 11742  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
U0_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         
board_clk            {0.000 4.000}        8.000           125.000         
  clk_fbout_in       {0.000 4.000}        8.000           125.000         
  clk_out0_in        {0.000 4.000}        8.000           125.000         
  clk_out1_in        {0.000 2.000}        4.000           250.000         
  clk_out2_in        {0.000 2.500}        5.000           200.000         
  clk_out3_in        {0.000 5.000}        10.000          100.000         
  clk_out4_in        {2.000 6.000}        8.000           125.000         
    U0_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
  clk_out5_in        {0.000 16.000}       32.000          31.250          
clk_cdr              {0.000 2.000}        4.000           250.000         
rgmii_rxc            {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clk             5.699        0.000                      0                   48        0.636        0.000                      0                   48        2.000        0.000                       0                    49  
  clk_fbout_in                                                                                                                                                    6.591        0.000                       0                     3  
  clk_out0_in         2.219        0.000                      0                 8960        0.041        0.000                      0                 8960        3.358        0.000                       0                  4058  
  clk_out1_in         1.074        0.000                      0                 1062        0.109        0.000                      0                 1062        1.358        0.000                       0                   573  
  clk_out2_in                                                                                                                                                     0.264        0.000                       0                     9  
  clk_out3_in         4.161        0.000                      0                  581        0.067        0.000                      0                  581        4.232        0.000                       0                   232  
  clk_out4_in         6.028        0.000                      0                    1        0.266        0.000                      0                    1        3.600        0.000                       0                     8  
  clk_out5_in        17.780        0.000                      0                14174        0.072        0.000                      0                14174       15.232        0.000                       0                  6313  
rgmii_rxc             4.377        0.000                      0                  992        0.099        0.000                      0                  992        3.232        0.000                       0                   497  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out5_in      clk_out0_in            1.034        0.000                      0                  264        0.166        0.000                      0                  264  
rgmii_rxc        clk_out0_in           30.356        0.000                      0                   17                                                                        
clk_out5_in      clk_out1_in            1.605        0.000                      0                    1        0.317        0.000                      0                    1  
clk_out0_in      U0_rgmii_tx_clk        0.259        0.000                      0                    5        0.331        0.000                      0                    5  
clk_out0_in      clk_out5_in            3.533        0.000                      0                   80        0.147        0.000                      0                   80  
clk_out1_in      clk_out5_in            0.163        0.000                      0                   64        0.077        0.000                      0                   64  
U0_rgmii_rx_clk  rgmii_rxc              1.609        0.000                      0                    5       -0.094       -0.442                      5                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out0_in        clk_out0_in              3.749        0.000                      0                   21        0.312        0.000                      0                   21  
**async_default**  clk_out1_in        clk_out1_in              1.568        0.000                      0                  304        0.476        0.000                      0                  304  
**async_default**  clk_out5_in        clk_out5_in             25.197        0.000                      0                 4198        0.237        0.000                      0                 4198  
**async_default**  rgmii_rxc          rgmii_rxc                6.894        0.000                      0                   23        0.303        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clk
  To Clock:  board_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.636ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 local_time_GCU_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            local_time_GCU_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             board_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (board_clk rise@8.000ns - board_clk rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 1.168ns (46.653%)  route 1.336ns (53.347%))
  Logic Levels:           12  (CARRY4=11 LUT1=1)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 13.294 - 8.000 ) 
    Source Clock Delay      (SCD):    6.024ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          4.795     6.024    board_clk_IBUF
    SLICE_X55Y293        FDRE                                         r  local_time_GCU_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y293        FDRE (Prop_fdre_C_Q)         0.223     6.247 f  local_time_GCU_reg[0]/Q
                         net (fo=2, routed)           1.335     7.582    local_time_GCU_reg[0]
    SLICE_X55Y293        LUT1 (Prop_lut1_I0_O)        0.043     7.625 r  local_time_GCU[0]_i_2/O
                         net (fo=1, routed)           0.000     7.625    local_time_GCU[0]_i_2_n_0
    SLICE_X55Y293        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.884 r  local_time_GCU_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.884    local_time_GCU_reg[0]_i_1_n_0
    SLICE_X55Y294        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.937 r  local_time_GCU_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.937    local_time_GCU_reg[4]_i_1_n_0
    SLICE_X55Y295        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.990 r  local_time_GCU_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.990    local_time_GCU_reg[8]_i_1_n_0
    SLICE_X55Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.043 r  local_time_GCU_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.043    local_time_GCU_reg[12]_i_1_n_0
    SLICE_X55Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.096 r  local_time_GCU_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.096    local_time_GCU_reg[16]_i_1_n_0
    SLICE_X55Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.149 r  local_time_GCU_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    local_time_GCU_reg[20]_i_1_n_0
    SLICE_X55Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.202 r  local_time_GCU_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.203    local_time_GCU_reg[24]_i_1_n_0
    SLICE_X55Y300        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.256 r  local_time_GCU_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.256    local_time_GCU_reg[28]_i_1_n_0
    SLICE_X55Y301        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.309 r  local_time_GCU_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.309    local_time_GCU_reg[32]_i_1_n_0
    SLICE_X55Y302        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.362 r  local_time_GCU_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.362    local_time_GCU_reg[36]_i_1_n_0
    SLICE_X55Y303        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.528 r  local_time_GCU_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.528    local_time_GCU_reg[40]_i_1_n_6
    SLICE_X55Y303        FDRE                                         r  local_time_GCU_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      8.000     8.000 r  
    AD23                                              0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116     9.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          4.178    13.294    board_clk_IBUF
    SLICE_X55Y303        FDRE                                         r  local_time_GCU_reg[41]/C
                         clock pessimism              0.927    14.221    
                         clock uncertainty           -0.043    14.178    
    SLICE_X55Y303        FDRE (Setup_fdre_C_D)        0.049    14.227    local_time_GCU_reg[41]
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  5.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 local_time_GCU_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            local_time_GCU_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by board_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             board_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clk rise@0.000ns - board_clk rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.254ns (30.629%)  route 0.575ns (69.371%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.958ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          2.572     3.191    board_clk_IBUF
    SLICE_X55Y294        FDRE                                         r  local_time_GCU_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y294        FDRE (Prop_fdre_C_Q)         0.100     3.291 r  local_time_GCU_reg[6]/Q
                         net (fo=3, routed)           0.575     3.866    local_time_GCU_reg[6]
    SLICE_X55Y294        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     3.979 r  local_time_GCU_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.979    local_time_GCU_reg[4]_i_1_n_0
    SLICE_X55Y295        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.020 r  local_time_GCU_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.020    local_time_GCU_reg[8]_i_1_n_7
    SLICE_X55Y295        FDRE                                         r  local_time_GCU_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clk rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          3.173     3.958    board_clk_IBUF
    SLICE_X55Y295        FDRE                                         r  local_time_GCU_reg[8]/C
                         clock pessimism             -0.645     3.314    
    SLICE_X55Y295        FDRE (Hold_fdre_C_D)         0.071     3.385    local_time_GCU_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.385    
                         arrival time                           4.020    
  -------------------------------------------------------------------
                         slack                                  0.636    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { board_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fbout_in
  To Clock:  clk_fbout_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fbout_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager_1/clock_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y12   clk_manager_1/clock_generator/clkfbout_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out0_in
  To Clock:  clk_out0_in

Setup :            0  Failing Endpoints,  Worst Slack        2.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/ipbus_ctrl_1/udp_if/payload/payload_data_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out0_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out0_in rise@8.000ns - clk_out0_in rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 0.302ns (5.434%)  route 5.255ns (94.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 6.465 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        1.296    -1.992    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X20Y159        FDRE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y159        FDRE (Prop_fdre_C_Q)         0.259    -1.733 r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=21, routed)          5.255     3.522    network_interface_i/ipbus_ctrl_1/udp_if/payload/m_axis_tdata[4]
    SLICE_X58Y249        LUT5 (Prop_lut5_I4_O)        0.043     3.565 r  network_interface_i/ipbus_ctrl_1/udp_if/payload/payload_data_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     3.565    network_interface_i/ipbus_ctrl_1/udp_if/payload/payload_data_sig[4]_i_1_n_0
    SLICE_X58Y249        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/payload/payload_data_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_in rise edge)
                                                      8.000     8.000 r  
    AD23                                              0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116     9.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    10.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143     2.959 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     5.307    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     5.390 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        1.075     6.465    network_interface_i/ipbus_ctrl_1/udp_if/payload/clk_out0
    SLICE_X58Y249        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/payload/payload_data_sig_reg[4]/C
                         clock pessimism             -0.678     5.787    
                         clock uncertainty           -0.069     5.718    
    SLICE_X58Y249        FDRE (Setup_fdre_C_D)        0.066     5.784    network_interface_i/ipbus_ctrl_1/udp_if/payload/payload_data_sig_reg[4]
  -------------------------------------------------------------------
                         required time                          5.784    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  2.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/hi_byte_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/lo_byte_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out0_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_in rise@0.000ns - clk_out0_in rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.282ns (69.159%)  route 0.126ns (30.841%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        0.530    -0.449    network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/clk_out0
    SLICE_X54Y248        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/hi_byte_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y248        FDRE (Prop_fdre_C_Q)         0.118    -0.331 r  network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/hi_byte_int_reg[2]/Q
                         net (fo=3, routed)           0.125    -0.206    network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/hi_byte_int_reg_n_0_[2]
    SLICE_X55Y248        LUT4 (Prop_lut4_I3_O)        0.029    -0.177 r  network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/lo_byte[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.177    network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/lo_byte[3]_i_3_n_0
    SLICE_X55Y248        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.069    -0.108 r  network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/lo_byte_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/lo_byte_reg[3]_i_1_n_0
    SLICE_X55Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.083 r  network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/lo_byte_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.082    network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/lo_byte_reg[7]_i_1_n_0
    SLICE_X55Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.041 r  network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/lo_byte_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.041    network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/lo_byte_reg[8]_i_1_n_7
    SLICE_X55Y250        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/lo_byte_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        0.834    -0.326    network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/clk_out0
    SLICE_X55Y250        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/lo_byte_reg[8]/C
                         clock pessimism              0.173    -0.153    
    SLICE_X55Y250        FDRE (Hold_fdre_C_D)         0.071    -0.082    network_interface_i/ipbus_ctrl_1/udp_if/rx_byte_sum/lo_byte_reg[8]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out0_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y39     network_interface_i/ipbus_ctrl_1/udp_if/ipbus_rx_ram/ram1_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X38Y269    network_interface_i/ipbus_ctrl_1/udp_if/resend/pkt_mask_reg[42]_srl29____network_interface_i_ipbus_ctrl_1_udp_if_rx_packet_parser_pkt_mask_reg_s_27/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X42Y266    network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_data_reg[57]_srl4___network_interface_i_ipbus_ctrl_1_udp_if_rx_packet_parser_pkt_data_reg_r_60/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_in
  To Clock:  clk_out1_in

Setup :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 synch_link_i/Inst_ttc_decoder/tap_reset_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            synch_link_i/Inst_ttc_encoder/GEN_IDELAY.IDELAYE2_4/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_in rise@4.000ns - clk_out1_in rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.359ns (12.124%)  route 2.602ns (87.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.216ns = ( 2.784 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.665ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         1.231    -2.057    synch_link_i/Inst_ttc_decoder/clk_out1
    SLICE_X86Y194        FDRE                                         r  synch_link_i/Inst_ttc_decoder/tap_reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y194        FDRE (Prop_fdre_C_Q)         0.236    -1.821 r  synch_link_i/Inst_ttc_decoder/tap_reset_o_reg/Q
                         net (fo=2, routed)           1.103    -0.718    synch_link_i/Inst_tap_control/tap_reset_o
    SLICE_X117Y175       LUT6 (Prop_lut6_I0_O)        0.123    -0.595 r  synch_link_i/Inst_tap_control/GEN_IDELAY.IDELAYE2_1_i_3/O
                         net (fo=4, routed)           1.499     0.904    synch_link_i/Inst_ttc_encoder/slink1_tx_p_o
    IDELAY_X1Y145        IDELAYE2                                     r  synch_link_i/Inst_ttc_encoder/GEN_IDELAY.IDELAYE2_4/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_in rise edge)
                                                      4.000     4.000 r  
    AD23                                              0.000     4.000 r  board_clk (IN)
                         net (fo=0)                   0.000     4.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116     5.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986     6.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.143    -1.041 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.348     1.307    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     1.390 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         1.394     2.784    synch_link_i/Inst_ttc_encoder/clk_out1
    IDELAY_X1Y145        IDELAYE2                                     r  synch_link_i/Inst_ttc_encoder/GEN_IDELAY.IDELAYE2_4/C
                         clock pessimism             -0.665     2.119    
                         clock uncertainty           -0.063     2.056    
    IDELAY_X1Y145        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.078     1.978    synch_link_i/Inst_ttc_encoder/GEN_IDELAY.IDELAYE2_4
  -------------------------------------------------------------------
                         required time                          1.978    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                  1.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 synch_link_i/Inst_ttc_encoder/Inst_chb_fsm/Inst_piso_register/G1.s_int_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            synch_link_i/Inst_ttc_encoder/Inst_chb_fsm/Inst_piso_register/G1.s_int_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_in rise@0.000ns - clk_out1_in rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.051%)  route 0.100ns (43.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         0.554    -0.425    synch_link_i/Inst_ttc_encoder/Inst_chb_fsm/Inst_piso_register/clk_out1
    SLICE_X105Y189       FDPE                                         r  synch_link_i/Inst_ttc_encoder/Inst_chb_fsm/Inst_piso_register/G1.s_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y189       FDPE (Prop_fdpe_C_Q)         0.100    -0.325 r  synch_link_i/Inst_ttc_encoder/Inst_chb_fsm/Inst_piso_register/G1.s_int_reg[15]/Q
                         net (fo=1, routed)           0.100    -0.224    synch_link_i/Inst_ttc_encoder/Inst_chb_fsm/Inst_piso_register/G1.s_int_reg_n_0_[15]
    SLICE_X106Y189       LUT5 (Prop_lut5_I0_O)        0.028    -0.196 r  synch_link_i/Inst_ttc_encoder/Inst_chb_fsm/Inst_piso_register/G1.s_int[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    synch_link_i/Inst_ttc_encoder/Inst_chb_fsm/Inst_piso_register/G1.s_int[16]_i_1_n_0
    SLICE_X106Y189       FDPE                                         r  synch_link_i/Inst_ttc_encoder/Inst_chb_fsm/Inst_piso_register/G1.s_int_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         0.754    -0.406    synch_link_i/Inst_ttc_encoder/Inst_chb_fsm/Inst_piso_register/clk_out1
    SLICE_X106Y189       FDPE                                         r  synch_link_i/Inst_ttc_encoder/Inst_chb_fsm/Inst_piso_register/G1.s_int_reg[16]/C
                         clock pessimism              0.013    -0.393    
    SLICE_X106Y189       FDPE (Hold_fdpe_C_D)         0.087    -0.306    synch_link_i/Inst_ttc_encoder/Inst_chb_fsm/Inst_piso_register/G1.s_int_reg[16]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         4.000       2.000      IDELAY_X1Y149    synch_link_i/Inst_ttc_encoder/GEN_IDELAY.IDELAYE2_1/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X52Y222    synch_link_i/Inst_ttc_decoder/Inst_ttcrx_coarse_delay/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X52Y222    synch_link_i/Inst_ttc_decoder/Inst_ttcrx_coarse_delay/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_in
  To Clock:  clk_out2_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_in
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  Delay_manager_inst/gcu_idelayctrl_common_i/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  Delay_manager_inst/gcu_idelayctrl_common_i/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_in
  To Clock:  clk_out3_in

Setup :            0  Failing Endpoints,  Worst Slack        4.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 picoblaze_i/rom_1/kcpsm6_rom_l/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picoblaze_i/uart_tx6_1/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_in rise@10.000ns - clk_out3_in rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 2.328ns (41.320%)  route 3.306ns (58.680%))
  Logic Levels:           5  (LUT2=1 LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 8.701 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out3_in
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout3_buf/O
                         net (fo=230, routed)         1.409    -1.880    picoblaze_i/rom_1/clk_out3
    RAMB36_X2Y25         RAMB36E1                                     r  picoblaze_i/rom_1/kcpsm6_rom_l/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      1.800    -0.080 r  picoblaze_i/rom_1/kcpsm6_rom_l/DOADO[6]
                         net (fo=14, routed)          1.120     1.040    picoblaze_i/kcpsm6_1/lower_reg_banks/ADDRA2
    SLICE_X42Y122        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.051     1.091 r  picoblaze_i/kcpsm6_1/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.654     1.745    picoblaze_i/kcpsm6_1/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X48Y123        LUT5 (Prop_lut5_I0_O)        0.145     1.890 r  picoblaze_i/kcpsm6_1/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=31, routed)          0.483     2.373    picoblaze_i/kcpsm6_1/kcpsm6_rom_l[0]
    SLICE_X41Y124        LUT2 (Prop_lut2_I1_O)        0.137     2.510 r  picoblaze_i/kcpsm6_1/pointer3_lut_i_1/O
                         net (fo=14, routed)          0.452     2.963    picoblaze_i/uart_tx6_1/data_present_lut/I2
    SLICE_X41Y127        LUT5 (Prop_lut5_I2_O)        0.051     3.014 r  picoblaze_i/uart_tx6_1/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.376     3.390    picoblaze_i/uart_tx6_1/pointer01_lut/I2
    SLICE_X40Y127        LUT5 (Prop_lut5_I2_O)        0.144     3.534 r  picoblaze_i/uart_tx6_1/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.220     3.754    picoblaze_i/uart_tx6_1/pointer_value_0
    SLICE_X40Y127        FDRE                                         r  picoblaze_i/uart_tx6_1/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_in rise edge)
                                                     10.000    10.000 r  
    AD23                                              0.000    10.000 r  board_clk (IN)
                         net (fo=0)                   0.000    10.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116    11.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    12.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.143     4.959 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.348     7.307    clk_manager_1/clock_generator/clk_out3_in
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.390 r  clk_manager_1/clock_generator/clkout3_buf/O
                         net (fo=230, routed)         1.311     8.701    picoblaze_i/uart_tx6_1/clk_out3
    SLICE_X40Y127        FDRE                                         r  picoblaze_i/uart_tx6_1/pointer0_flop/C
                         clock pessimism             -0.590     8.111    
                         clock uncertainty           -0.071     8.040    
    SLICE_X40Y127        FDRE (Setup_fdre_C_D)       -0.124     7.916    picoblaze_i/uart_tx6_1/pointer0_flop
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                  4.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 picoblaze_i/kcpsm6_1/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picoblaze_i/kcpsm6_1/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_in rise@0.000ns - clk_out3_in rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.319%)  route 0.183ns (64.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out3_in
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout3_buf/O
                         net (fo=230, routed)         0.617    -0.362    picoblaze_i/kcpsm6_1/clk_out3
    SLICE_X47Y122        FDRE                                         r  picoblaze_i/kcpsm6_1/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y122        FDRE (Prop_fdre_C_Q)         0.100    -0.262 r  picoblaze_i/kcpsm6_1/sx_addr4_flop/Q
                         net (fo=20, routed)          0.183    -0.079    picoblaze_i/kcpsm6_1/lower_reg_banks/ADDRD4
    SLICE_X42Y122        RAMD32                                       r  picoblaze_i/kcpsm6_1/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out3_in
    BUFGCTRL_X0Y9        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout3_buf/O
                         net (fo=230, routed)         0.836    -0.324    picoblaze_i/kcpsm6_1/lower_reg_banks/WCLK
    SLICE_X42Y122        RAMD32                                       r  picoblaze_i/kcpsm6_1/lower_reg_banks/RAMA/CLK
                         clock pessimism             -0.007    -0.331    
    SLICE_X42Y122        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185    -0.146    picoblaze_i/kcpsm6_1/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y24     picoblaze_i/rom_1/kcpsm6_rom_h/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X42Y124    picoblaze_i/kcpsm6_1/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X42Y124    picoblaze_i/kcpsm6_1/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_in
  To Clock:  clk_out4_in

Setup :            0  Failing Endpoints,  Worst Slack        6.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_in  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/R
                            (rising edge-triggered cell ODDR clocked by clk_out4_in  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out4_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out4_in rise@10.000ns - clk_out4_in rise@2.000ns)
  Data Path Delay:        1.463ns  (logic 0.204ns (13.942%)  route 1.259ns (86.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 9.177 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.430ns = ( 0.570 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_in rise edge)
                                                      2.000     2.000 r  
    AD23                                              0.000     2.000 r  board_clk (IN)
                         net (fo=0)                   0.000     2.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     3.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     4.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -8.173    -3.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.482    -1.381    clk_manager_1/clock_generator/clk_out4_in
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -1.288 r  clk_manager_1/clock_generator/clkout4_buf/O
                         net (fo=6, routed)           1.858     0.570    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/clk
    SLICE_X0Y28          FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.204     0.774 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg4/Q
                         net (fo=1, routed)           1.259     2.033    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/tx_reset90
    OLOGIC_X0Y28         ODDR                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_in rise edge)
                                                     10.000    10.000 r  
    AD23                                              0.000    10.000 r  board_clk (IN)
                         net (fo=0)                   0.000    10.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116    11.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    12.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.143     4.959 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.348     7.307    clk_manager_1/clock_generator/clk_out4_in
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.390 r  clk_manager_1/clock_generator/clkout4_buf/O
                         net (fo=6, routed)           1.787     9.177    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/gtx_clk90
    OLOGIC_X0Y28         ODDR                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism             -0.586     8.591    
                         clock uncertainty           -0.069     8.522    
    OLOGIC_X0Y28         ODDR (Setup_oddr_C_R)       -0.461     8.061    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -2.033    
  -------------------------------------------------------------------
                         slack                                  6.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_in  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/R
                            (rising edge-triggered cell ODDR clocked by clk_out4_in  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out4_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_in rise@2.000ns - clk_out4_in rise@2.000ns)
  Data Path Delay:        0.809ns  (logic 0.091ns (11.246%)  route 0.718ns (88.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.100ns = ( 1.900 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.209ns = ( 1.791 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_in rise edge)
                                                      2.000     2.000 r  
    AD23                                              0.000     2.000 r  board_clk (IN)
                         net (fo=0)                   0.000     2.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     2.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     3.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.262    -0.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.135     0.995    clk_manager_1/clock_generator/clk_out4_in
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.021 r  clk_manager_1/clock_generator/clkout4_buf/O
                         net (fo=6, routed)           0.770     1.791    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/clk
    SLICE_X0Y28          FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.091     1.882 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg4/Q
                         net (fo=1, routed)           0.718     2.600    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/tx_reset90
    OLOGIC_X0Y28         ODDR                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_in rise edge)
                                                      2.000     2.000 r  
    AD23                                              0.000     2.000 r  board_clk (IN)
                         net (fo=0)                   0.000     2.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     2.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     3.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.732    -0.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.204     0.810    clk_manager_1/clock_generator/clk_out4_in
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.840 r  clk_manager_1/clock_generator/clkout4_buf/O
                         net (fo=6, routed)           1.060     1.900    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/gtx_clk90
    OLOGIC_X0Y28         ODDR                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism             -0.047     1.853    
    OLOGIC_X0Y28         ODDR (Hold_oddr_C_R)         0.481     2.334    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_in
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y5    clk_manager_1/clock_generator/clkout4_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y28      network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X0Y28      network_interface_i/tri_mode_ethernet_mac_0_1/U0/tx_reset90_sync/data_sync_reg0/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_in
  To Clock:  clk_out5_in

Setup :            0  Failing Endpoints,  Worst Slack       17.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.780ns  (required time - arrival time)
  Source:                 network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/address_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[112][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out5_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out5_in rise@32.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        13.948ns  (logic 0.895ns (6.417%)  route 13.053ns (93.583%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 30.734 - 32.000 ) 
    Source Clock Delay      (SCD):    -1.707ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        1.581    -1.707    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/clk_out5
    SLICE_X43Y321        FDCE                                         r  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/address_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y321        FDCE (Prop_fdce_C_Q)         0.223    -1.484 r  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/address_reg[1]_rep__2/Q
                         net (fo=121, routed)         4.211     2.727    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/address_reg[1]_rep__2_n_0
    SLICE_X81Y331        LUT6 (Prop_lut6_I2_O)        0.043     2.770 r  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem[255][5]_i_85/O
                         net (fo=1, routed)           0.000     2.770    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem[255][5]_i_85_n_0
    SLICE_X81Y331        MUXF7 (Prop_muxf7_I1_O)      0.122     2.892 r  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[255][5]_i_40/O
                         net (fo=1, routed)           0.000     2.892    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[255][5]_i_40_n_0
    SLICE_X81Y331        MUXF8 (Prop_muxf8_I0_O)      0.045     2.937 r  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[255][5]_i_18/O
                         net (fo=1, routed)           1.153     4.090    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[255][5]_i_18_n_0
    SLICE_X48Y332        LUT6 (Prop_lut6_I3_O)        0.126     4.216 r  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem[255][5]_i_9/O
                         net (fo=1, routed)           0.000     4.216    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem[255][5]_i_9_n_0
    SLICE_X48Y332        MUXF7 (Prop_muxf7_I1_O)      0.122     4.338 r  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[255][5]_i_6/O
                         net (fo=1, routed)           0.000     4.338    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[255][5]_i_6_n_0
    SLICE_X48Y332        MUXF8 (Prop_muxf8_I0_O)      0.045     4.383 r  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[255][5]_i_5/O
                         net (fo=2, routed)           0.819     5.202    network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DOUT_DSP[1]
    SLICE_X38Y313        LUT3 (Prop_lut3_I2_O)        0.126     5.328 r  network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/idma_mem[255][5]_i_3/O
                         net (fo=3, routed)           0.368     5.696    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/ipbus_slave_1/IAD_int[1]
    SLICE_X39Y313        LUT4 (Prop_lut4_I3_O)        0.043     5.739 r  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/ipbus_slave_1/idma_mem[255][5]_i_1/O
                         net (fo=257, routed)         6.502    12.241    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/DIN[5]
    SLICE_X87Y346        FDCE                                         r  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[112][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in rise edge)
                                                     32.000    32.000 r  
    AD23                                              0.000    32.000 r  board_clk (IN)
                         net (fo=0)                   0.000    32.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116    33.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    34.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.143    26.959 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.348    29.307    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    29.390 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        1.344    30.734    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/clk_out5
    SLICE_X87Y346        FDCE                                         r  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[112][5]/C
                         clock pessimism             -0.605    30.129    
                         clock uncertainty           -0.086    30.043    
    SLICE_X87Y346        FDCE (Setup_fdce_C_D)       -0.022    30.021    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[112][5]
  -------------------------------------------------------------------
                         required time                         30.021    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                 17.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].ipbus_daq_i/funnel_1/s_intermediate_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].ipbus_daq_i/funnel_1/c_fifo_2/cunnings_style.fifomem_1/mem_reg_1/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out5_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_in rise@0.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.118ns (22.639%)  route 0.403ns (77.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    -0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        0.731    -0.248    network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].ipbus_daq_i/funnel_1/clk_out5
    SLICE_X16Y317        FDRE                                         r  network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].ipbus_daq_i/funnel_1/s_intermediate_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y317        FDRE (Prop_fdre_C_Q)         0.118    -0.130 r  network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].ipbus_daq_i/funnel_1/s_intermediate_out_reg[13]/Q
                         net (fo=1, routed)           0.403     0.273    network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].ipbus_daq_i/funnel_1/c_fifo_2/cunnings_style.fifomem_1/mem_reg_3_2[13]
    RAMB36_X0Y58         RAMB36E1                                     r  network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].ipbus_daq_i/funnel_1/c_fifo_2/cunnings_style.fifomem_1/mem_reg_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        0.913    -0.248    network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].ipbus_daq_i/funnel_1/c_fifo_2/cunnings_style.fifomem_1/clk_out5
    RAMB36_X0Y58         RAMB36E1                                     r  network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].ipbus_daq_i/funnel_1/c_fifo_2/cunnings_style.fifomem_1/mem_reg_1/CLKARDCLK
                         clock pessimism              0.153    -0.094    
    RAMB36_X0Y58         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.202    network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].ipbus_daq_i/funnel_1/c_fifo_2/cunnings_style.fifomem_1/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_in
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X2Y39     network_interface_i/ipbus_ctrl_1/udp_if/ipbus_rx_ram/ram1_reg_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       32.000      181.360    MMCME2_ADV_X0Y0  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         16.000      15.232     SLICE_X42Y289    network_interface_i/payload_1/ipbus_subsys_i/ipbus_ram_1/reg_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         16.000      15.232     SLICE_X42Y289    network_interface_i/payload_1/ipbus_subsys_i/ipbus_ram_1/reg_reg_0_15_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        4.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.313ns (9.799%)  route 2.881ns (90.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 10.367 - 8.000 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AF23                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         1.234     1.234 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.563     1.797    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.314     2.111 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.571     2.682    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X2Y33          FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.259     2.941 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=162, routed)         2.108     5.050    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/O134
    SLICE_X1Y42          LUT3 (Prop_lut3_I0_O)        0.054     5.104 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=23, routed)          0.773     5.877    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/SS[0]
    SLICE_X2Y41          FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AF23                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         1.121     9.121 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.436     9.557    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.289     9.846 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.521    10.367    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X2Y41          FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[0]/C
                         clock pessimism              0.297    10.664    
                         clock uncertainty           -0.035    10.629    
    SLICE_X2Y41          FDRE (Setup_fdre_C_R)       -0.375    10.254    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -5.877    
  -------------------------------------------------------------------
                         slack                                  4.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (43.980%)  route 0.150ns (56.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AF23                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         0.624     0.624 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.266     0.890    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090     0.980 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.310     1.290    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X14Y47         FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.118     1.408 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/Q
                         net (fo=1, routed)           0.150     1.559    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X18Y49         RAMD32                                       r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AF23                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         0.790     0.790 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.338     1.128    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.093     1.221 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.350     1.571    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X18Y49         RAMD32                                       r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.241     1.330    
    SLICE_X18Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.459    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I      n/a            1.851         8.000       6.149      BUFR_X0Y0     network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X18Y49  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X18Y49  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_in
  To Clock:  clk_out0_in

Setup :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 network_interface_i/payload_1/ipbus_subsys_i/ipbus_adu_manager_1/s_ctrl_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            adu_instances[2].ODDR_inst/CE
                            (falling edge-triggered cell ODDR clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out0_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out0_in fall@4.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.223ns (10.025%)  route 2.001ns (89.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.156ns = ( 2.844 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.839ns
    Clock Pessimism Removal (CPR):    -0.822ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        1.449    -1.839    network_interface_i/payload_1/ipbus_subsys_i/ipbus_adu_manager_1/clk_out5
    SLICE_X21Y256        FDRE                                         r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_adu_manager_1/s_ctrl_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y256        FDRE (Prop_fdre_C_Q)         0.223    -1.616 r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_adu_manager_1/s_ctrl_reg_reg[7]/Q
                         net (fo=2, routed)           2.001     0.385    network_interface_i_n_58
    OLOGIC_X0Y143        ODDR                                         r  adu_instances[2].ODDR_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_in fall edge)
                                                      4.000     4.000 f  
    AD23                                              0.000     4.000 f  board_clk (IN)
                         net (fo=0)                   0.000     4.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116     5.116 f  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986     6.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -1.041 f  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     1.307    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     1.390 f  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        1.454     2.844    cdrclk_o_125
    OLOGIC_X0Y143        ODDR                                         f  adu_instances[2].ODDR_inst/C
                         clock pessimism             -0.822     2.022    
                         clock uncertainty           -0.206     1.816    
    OLOGIC_X0Y143        ODDR (Setup_oddr_C_CE)      -0.397     1.419    adu_instances[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                          1.419    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  1.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out0_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_in rise@0.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.091ns (13.894%)  route 0.564ns (86.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        0.565    -0.414    network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/clk_out5
    SLICE_X44Y248        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y248        FDRE (Prop_fdre_C_Q)         0.091    -0.323 r  network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.564     0.241    network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X39Y248        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        0.771    -0.389    network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/clk_out0
    SLICE_X39Y248        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.254    -0.135    
                         clock uncertainty            0.206     0.071    
    SLICE_X39Y248        FDRE (Hold_fdre_C_D)         0.004     0.075    network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clk_out0_in

Setup :            0  Failing Endpoints,  Worst Slack       30.356ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.356ns  (required time - arrival time)
  Source:                 network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out0_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.678ns  (logic 0.416ns (24.787%)  route 1.262ns (75.213%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47                                       0.000     0.000 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/Q
                         net (fo=2, routed)           0.554     0.758    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[5]
    SLICE_X3Y47          LUT4 (Prop_lut4_I3_O)        0.126     0.884 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_5/O
                         net (fo=1, routed)           0.355     1.240    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_5_n_0
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.043     1.283 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.353     1.635    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg
    SLICE_X5Y48          LUT6 (Prop_lut6_I1_O)        0.043     1.678 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     1.678    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X5Y48          FDRE                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X5Y48          FDRE (Setup_fdre_C_D)        0.034    32.034    network_interface_i/tri_mode_ethernet_mac_0_1/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.034    
                         arrival time                          -1.678    
  -------------------------------------------------------------------
                         slack                                 30.356    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_in
  To Clock:  clk_out1_in

Setup :            0  Failing Endpoints,  Worst Slack        1.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/auto_trigger_mode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_in rise@4.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.388ns (19.432%)  route 1.609ns (80.568%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 2.497 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.067ns
    Clock Pessimism Removal (CPR):    -0.822ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        1.221    -2.067    network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/clk_out5
    SLICE_X86Y206        FDRE                                         r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/auto_trigger_mode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y206        FDRE (Prop_fdre_C_Q)         0.259    -1.808 r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/auto_trigger_mode_reg[4]/Q
                         net (fo=151, routed)         0.467    -1.341    network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/p_0_in
    SLICE_X83Y206        LUT5 (Prop_lut5_I0_O)        0.043    -1.298 r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/s_data_i_5/O
                         net (fo=1, routed)           0.292    -1.007    network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/trig_request[2]
    SLICE_X90Y206        LUT3 (Prop_lut3_I2_O)        0.043    -0.964 r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/s_data_i_2/O
                         net (fo=1, routed)           0.850    -0.113    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/trig_request_or
    SLICE_X106Y185       LUT5 (Prop_lut5_I4_O)        0.043    -0.070 r  synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_i_1/O
                         net (fo=1, routed)           0.000    -0.070    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_i_1_n_0
    SLICE_X106Y185       FDCE                                         r  synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_in rise edge)
                                                      4.000     4.000 r  
    AD23                                              0.000     4.000 r  board_clk (IN)
                         net (fo=0)                   0.000     4.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116     5.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986     6.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.143    -1.041 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.348     1.307    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     1.390 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         1.107     2.497    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/clk_out1
    SLICE_X106Y185       FDCE                                         r  synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg/C
                         clock pessimism             -0.822     1.675    
                         clock uncertainty           -0.206     1.469    
    SLICE_X106Y185       FDCE (Setup_fdce_C_D)        0.065     1.534    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg
  -------------------------------------------------------------------
                         required time                          1.534    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  1.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/auto_trigger_mode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_in rise@0.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.184ns (20.345%)  route 0.720ns (79.655%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        0.529    -0.450    network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/clk_out5
    SLICE_X83Y206        FDRE                                         r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/auto_trigger_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y206        FDRE (Prop_fdre_C_Q)         0.100    -0.350 r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/auto_trigger_mode_reg[2]/Q
                         net (fo=4, routed)           0.110    -0.239    network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/auto_trigger_mode_reg[2]_0[2]
    SLICE_X83Y206        LUT5 (Prop_lut5_I1_O)        0.028    -0.211 r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/s_data_i_5/O
                         net (fo=1, routed)           0.147    -0.065    network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/trig_request[2]
    SLICE_X90Y206        LUT3 (Prop_lut3_I2_O)        0.028    -0.037 r  network_interface_i/payload_1/ipbus_subsys_i/ipbus_trigger_manager_1/s_data_i_2/O
                         net (fo=1, routed)           0.463     0.427    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/trig_request_or
    SLICE_X106Y185       LUT5 (Prop_lut5_I4_O)        0.028     0.455 r  synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_i_1/O
                         net (fo=1, routed)           0.000     0.455    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_i_1_n_0
    SLICE_X106Y185       FDCE                                         r  synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         0.751    -0.409    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/clk_out1
    SLICE_X106Y185       FDCE                                         r  synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg/C
                         clock pessimism              0.254    -0.155    
                         clock uncertainty            0.206     0.051    
    SLICE_X106Y185       FDCE (Hold_fdce_C_D)         0.087     0.138    synch_link_i/Inst_ttc_encoder/Inst_bmc_generator/s_data_reg
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out0_in
  To Clock:  U0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             U0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (U0_rgmii_tx_clk fall@6.000ns - clk_out0_in fall@4.000ns)
  Data Path Delay:        1.688ns  (logic 1.688ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 7.052 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.089ns = ( 3.911 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in fall edge)
                                                      4.000     4.000 f  
    AD23                                              0.000     4.000 f  board_clk (IN)
                         net (fo=0)                   0.000     4.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     4.785 f  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     5.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732     1.606 f  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204     2.810    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.840 f  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        1.071     3.911    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/gtx_clk
    OLOGIC_X0Y1          ODDR                                         f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y1          ODDR (Prop_oddr_C_Q)         0.221     4.132 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     4.132    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txd_obuf_1
    AK21                 OBUF (Prop_obuf_I_O)         1.467     5.599 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     5.599    rgmii_txd[1]
    AK21                                                              r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AD23                                              0.000     6.000 f  board_clk (IN)
                         net (fo=0)                   0.000     6.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     6.619 f  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     7.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.262     3.860 f  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.135     4.995    clk_manager_1/clock_generator/clk_out4_in
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.021 f  clk_manager_1/clock_generator/clkout4_buf/O
                         net (fo=6, routed)           0.793     5.814    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/gtx_clk90
    OLOGIC_X0Y28         ODDR (Prop_oddr_C_Q)         0.192     6.006 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.006    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/I
    AE23                 OBUF (Prop_obuf_I_O)         1.046     7.052 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.052    rgmii_txc
    AE23                                                              f  rgmii_txc (OUT)
                         clock pessimism             -0.254     6.798    
                         clock uncertainty           -0.189     6.608    
                         output delay                -0.750     5.858    
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  0.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by U0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             U0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (U0_rgmii_tx_clk fall@6.000ns - clk_out0_in rise@8.000ns)
  Data Path Delay:        1.230ns  (logic 1.230ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 7.577 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.178ns = ( 7.822 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in rise edge)
                                                      8.000     8.000 r  
    AD23                                              0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     8.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     9.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262     5.860 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135     6.995    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.021 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        0.801     7.822    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/gtx_clk
    OLOGIC_X0Y5          ODDR                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y5          ODDR (Prop_oddr_C_Q)         0.192     8.014 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.014    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txd_obuf_3
    AH20                 OBUF (Prop_obuf_I_O)         1.038     9.052 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.052    rgmii_txd[3]
    AH20                                                              r  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock U0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AD23                                              0.000     6.000 f  board_clk (IN)
                         net (fo=0)                   0.000     6.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     6.785 f  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     7.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.732     3.606 f  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.204     4.810    clk_manager_1/clock_generator/clk_out4_in
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.840 f  clk_manager_1/clock_generator/clkout4_buf/O
                         net (fo=6, routed)           1.060     5.900    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/gtx_clk90
    OLOGIC_X0Y28         ODDR (Prop_oddr_C_Q)         0.221     6.121 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.121    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/I
    AE23                 OBUF (Prop_obuf_I_O)         1.456     7.577 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.577    rgmii_txc
    AE23                                                              f  rgmii_txc (OUT)
                         clock pessimism              0.254     7.832    
                         clock uncertainty            0.189     8.021    
                         output delay                 0.700     8.721    
  -------------------------------------------------------------------
                         required time                         -8.721    
                         arrival time                           9.052    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out0_in
  To Clock:  clk_out5_in

Setup :            0  Failing Endpoints,  Worst Slack        3.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 network_interface_i/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_10/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out5_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out5_in rise@32.000ns - clk_out0_in rise@24.000ns)
  Data Path Delay:        3.481ns  (logic 0.309ns (8.878%)  route 3.172ns (91.122%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 30.571 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.014ns = ( 21.986 - 24.000 ) 
    Clock Pessimism Removal (CPR):    -0.822ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in rise edge)
                                                     24.000    24.000 r  
    AD23                                              0.000    24.000 r  board_clk (IN)
                         net (fo=0)                   0.000    24.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229    25.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081    26.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    18.137 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    20.619    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    20.712 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        1.274    21.986    network_interface_i/clk_out0
    SLICE_X30Y233        FDRE                                         r  network_interface_i/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y233        FDRE (Prop_fdre_C_Q)         0.223    22.209 f  network_interface_i/rst_ipb_reg/Q
                         net (fo=1051, routed)        2.277    24.486    network_interface_i/ipbus_ctrl_1/trans/sm/SR[0]
    SLICE_X23Y250        LUT6 (Prop_lut6_I0_O)        0.043    24.529 r  network_interface_i/ipbus_ctrl_1/trans/sm/ram_reg_10_i_6/O
                         net (fo=1, routed)           0.295    24.824    network_interface_i/ipbus_ctrl_1/trans/sm/ram_reg_10_i_6_n_0
    SLICE_X18Y250        LUT5 (Prop_lut5_I3_O)        0.043    24.867 r  network_interface_i/ipbus_ctrl_1/trans/sm/ram_reg_10_i_2/O
                         net (fo=1, routed)           0.599    25.467    network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/tx_dia[20]
    RAMB36_X0Y49         RAMB36E1                                     r  network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_10/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in rise edge)
                                                     32.000    32.000 r  
    AD23                                              0.000    32.000 r  board_clk (IN)
                         net (fo=0)                   0.000    32.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116    33.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    34.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.143    26.959 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.348    29.307    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    29.390 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        1.181    30.571    network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/clk_out5
    RAMB36_X0Y49         RAMB36E1                                     r  network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_10/CLKARDCLK
                         clock pessimism             -0.822    29.748    
                         clock uncertainty           -0.206    29.543    
    RAMB36_X0Y49         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    29.000    network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_10
  -------------------------------------------------------------------
                         required time                         29.000    
                         arrival time                         -25.467    
  -------------------------------------------------------------------
                         slack                                  3.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out5_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_in rise@0.000ns - clk_out0_in rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.091ns (14.317%)  route 0.545ns (85.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        0.566    -0.413    network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/clk_out0
    SLICE_X37Y244        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y244        FDRE (Prop_fdre_C_Q)         0.091    -0.322 r  network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           0.545     0.223    network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X40Y248        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        0.771    -0.389    network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/clk_out5
    SLICE_X40Y248        FDRE                                         r  network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism              0.254    -0.135    
                         clock uncertainty            0.206     0.071    
    SLICE_X40Y248        FDRE (Hold_fdre_C_D)         0.005     0.076    network_interface_i/ipbus_ctrl_1/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_in
  To Clock:  clk_out5_in

Setup :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/[1].s_register_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out5_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out5_in rise@32.000ns - clk_out1_in rise@28.000ns)
  Data Path Delay:        2.761ns  (logic 0.352ns (12.748%)  route 2.409ns (87.252%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 30.483 - 32.000 ) 
    Source Clock Delay      (SCD):    -2.012ns = ( 25.988 - 28.000 ) 
    Clock Pessimism Removal (CPR):    -0.822ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_in rise edge)
                                                     28.000    28.000 r  
    AD23                                              0.000    28.000 r  board_clk (IN)
                         net (fo=0)                   0.000    28.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229    29.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081    30.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.173    22.137 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.482    24.619    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    24.712 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         1.276    25.988    synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/clk_out1
    SLICE_X43Y249        FDCE                                         r  synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/[1].s_register_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y249        FDCE (Prop_fdce_C_Q)         0.223    26.211 r  synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/[1].s_register_reg[1][4]/Q
                         net (fo=4, routed)           0.938    27.149    network_interface_i/ipbus_ctrl_1/trans/sm/l1a_time[3]
    SLICE_X41Y249        LUT6 (Prop_lut6_I1_O)        0.043    27.192 r  network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input[3]_i_1/O
                         net (fo=2, routed)           0.347    27.538    network_interface_i/ipbus_ctrl_1/trans/sm/ipbus_shim_in[ipb_rdata][3]
    SLICE_X40Y249        LUT6 (Prop_lut6_I5_O)        0.043    27.581 r  network_interface_i/ipbus_ctrl_1/trans/sm/ram_reg_1_i_3/O
                         net (fo=1, routed)           0.361    27.942    network_interface_i/ipbus_ctrl_1/trans/iface/ram_reg_1
    SLICE_X40Y249        LUT6 (Prop_lut6_I0_O)        0.043    27.985 r  network_interface_i/ipbus_ctrl_1/trans/iface/ram_reg_1_i_1/O
                         net (fo=1, routed)           0.764    28.749    network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X2Y45         RAMB36E1                                     r  network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in rise edge)
                                                     32.000    32.000 r  
    AD23                                              0.000    32.000 r  board_clk (IN)
                         net (fo=0)                   0.000    32.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116    33.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    34.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.143    26.959 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.348    29.307    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    29.390 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        1.093    30.483    network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/clk_out5
    RAMB36_X2Y45         RAMB36E1                                     r  network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.822    29.660    
                         clock uncertainty           -0.206    29.455    
    RAMB36_X2Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    28.912    network_interface_i/ipbus_ctrl_1/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         28.912    
                         arrival time                         -28.749    
  -------------------------------------------------------------------
                         slack                                  0.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/[1].s_register_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_out5_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_in rise@0.000ns - clk_out1_in rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.128ns (20.588%)  route 0.494ns (79.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         0.565    -0.414    synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/clk_out1
    SLICE_X43Y249        FDCE                                         r  synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/[1].s_register_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y249        FDCE (Prop_fdce_C_Q)         0.100    -0.314 r  synch_link_i/Inst_ttc_decoder/Inst_TTC_register_stack/[1].s_register_reg[1][4]/Q
                         net (fo=4, routed)           0.494     0.180    network_interface_i/ipbus_ctrl_1/trans/sm/l1a_time[3]
    SLICE_X41Y249        LUT6 (Prop_lut6_I1_O)        0.028     0.208 r  network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input[3]_i_1/O
                         net (fo=2, routed)           0.000     0.208    network_interface_i/ipbus_ctrl_1/trans/sm/ipbus_shim_in[ipb_rdata][3]
    SLICE_X41Y249        FDRE                                         r  network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        0.771    -0.389    network_interface_i/ipbus_ctrl_1/trans/sm/clk_out5
    SLICE_X41Y249        FDRE                                         r  network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input_reg[3]/C
                         clock pessimism              0.254    -0.135    
                         clock uncertainty            0.206     0.071    
    SLICE_X41Y249        FDRE (Hold_fdre_C_D)         0.060     0.131    network_interface_i/ipbus_ctrl_1/trans/sm/rmw_input_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  U0_rgmii_rx_clk
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        1.609ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.094ns,  Total Violation       -0.442ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - U0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.149ns  (logic 1.149ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 13.285 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AK25                                              0.000     2.500 r  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000     2.500    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxd[0]
    AK25                 IBUF (Prop_ibuf_I_O)         0.818     3.318 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.318    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxd_ibuf_0
    IDELAY_X0Y19         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     3.649 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     3.649    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxd_delay_0
    ILOGIC_X0Y19         IDDR                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    AF23                                              0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         0.624     4.624 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.266     4.890    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.090     4.980 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk_1/O
                         net (fo=5, routed)           0.305     5.285    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y19         IDDR                                         f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.285    
                         clock uncertainty           -0.025     5.260    
    ILOGIC_X0Y19         IDDR (Setup_iddr_C_D)       -0.003     5.257    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.257    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  1.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.094ns  (arrival time - required time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by U0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - U0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 1.717ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 6.851 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AK23                                              0.000    -2.800 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.800    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl
    AK23                 IBUF (Prop_ibuf_I_O)         1.142    -1.658 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.658    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y16         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    -1.083 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -1.083    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y16         IDDR                                         r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    AF23                                              0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         1.234    -2.766 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.563    -2.203    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.314    -1.889 f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk_1/O
                         net (fo=5, routed)           0.740    -1.149    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y16         IDDR                                         f  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -1.149    
                         clock uncertainty            0.025    -1.124    
    ILOGIC_X0Y16         IDDR (Hold_iddr_C_D)         0.135    -0.989    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          0.989    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 -0.094    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out0_in
  To Clock:  clk_out0_in

Setup :            0  Failing Endpoints,  Worst Slack        3.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out0_in rise@8.000ns - clk_out0_in rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.259ns (7.448%)  route 3.218ns (92.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 6.516 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.644ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        1.644    -1.644    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X14Y52         FDPE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDPE (Prop_fdpe_C_Q)         0.259    -1.385 f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          3.218     1.833    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y228        FDPE                                         f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_in rise edge)
                                                      8.000     8.000 r  
    AD23                                              0.000     8.000 r  board_clk (IN)
                         net (fo=0)                   0.000     8.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116     9.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    10.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143     2.959 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     5.307    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     5.390 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        1.126     6.516    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X38Y228        FDPE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.678     5.838    
                         clock uncertainty           -0.069     5.769    
    SLICE_X38Y228        FDPE (Recov_fdpe_C_PRE)     -0.187     5.582    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          5.582    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                  3.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out0_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out0_in rise@0.000ns - clk_out0_in rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.118ns (40.124%)  route 0.176ns (59.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        0.696    -0.283    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X14Y52         FDPE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDPE (Prop_fdpe_C_Q)         0.118    -0.165 f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.176     0.011    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X16Y51         FDCE                                         f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out0_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out0_in
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout0_buf/O
                         net (fo=4056, routed)        0.936    -0.224    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X16Y51         FDCE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.027    -0.251    
    SLICE_X16Y51         FDCE (Remov_fdce_C_CLR)     -0.050    -0.301    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.312    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_in
  To Clock:  clk_out1_in

Setup :            0  Failing Endpoints,  Worst Slack        1.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 synch_link_i/Inst_ttc_decoder/tap_reset_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            synch_link_i/Inst_tap_control/u_tap_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_in rise@4.000ns - clk_out1_in rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.359ns (16.994%)  route 1.754ns (83.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 2.490 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.057ns
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         1.231    -2.057    synch_link_i/Inst_ttc_decoder/clk_out1
    SLICE_X86Y194        FDRE                                         r  synch_link_i/Inst_ttc_decoder/tap_reset_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y194        FDRE (Prop_fdre_C_Q)         0.236    -1.821 f  synch_link_i/Inst_ttc_decoder/tap_reset_o_reg/Q
                         net (fo=2, routed)           1.114    -0.707    synch_link_i/Inst_ttc_encoder/tap_reset_o
    SLICE_X109Y182       LUT3 (Prop_lut3_I2_O)        0.123    -0.584 f  synch_link_i/Inst_ttc_encoder/FSM_sequential_s_state[2]_i_3/O
                         net (fo=10, routed)          0.640     0.055    synch_link_i/Inst_tap_control/AR[0]
    SLICE_X117Y174       FDCE                                         f  synch_link_i/Inst_tap_control/u_tap_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_in rise edge)
                                                      4.000     4.000 r  
    AD23                                              0.000     4.000 r  board_clk (IN)
                         net (fo=0)                   0.000     4.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116     5.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986     6.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.143    -1.041 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.348     1.307    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     1.390 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         1.100     2.490    synch_link_i/Inst_tap_control/clk_out1
    SLICE_X117Y174       FDCE                                         r  synch_link_i/Inst_tap_control/u_tap_count_reg[0]/C
                         clock pessimism             -0.592     1.898    
                         clock uncertainty           -0.063     1.835    
    SLICE_X117Y174       FDCE (Recov_fdce_C_CLR)     -0.212     1.623    synch_link_i/Inst_tap_control/u_tap_count_reg[0]
  -------------------------------------------------------------------
                         required time                          1.623    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  1.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 synch_link_i/Inst_ttc_encoder/s_mmcm_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            synch_link_i/Inst_ttc_encoder/Inst_chb_traffic_light/FSM_sequential_s_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_in rise@0.000ns - clk_out1_in rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.128ns (29.286%)  route 0.309ns (70.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.411ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         0.551    -0.428    synch_link_i/Inst_ttc_encoder/clk_out1
    SLICE_X109Y182       FDCE                                         r  synch_link_i/Inst_ttc_encoder/s_mmcm_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y182       FDCE (Prop_fdce_C_Q)         0.100    -0.328 r  synch_link_i/Inst_ttc_encoder/s_mmcm_lock_reg/Q
                         net (fo=7, routed)           0.167    -0.161    synch_link_i/Inst_ttc_encoder/Inst_chb_traffic_light/FSM_sequential_s_state_reg[2]_1
    SLICE_X111Y182       LUT2 (Prop_lut2_I1_O)        0.028    -0.133 f  synch_link_i/Inst_ttc_encoder/Inst_chb_traffic_light/FSM_sequential_s_state[2]_i_3__0/O
                         net (fo=3, routed)           0.142     0.009    synch_link_i/Inst_ttc_encoder/Inst_chb_traffic_light/FSM_sequential_s_state[2]_i_3__0_n_0
    SLICE_X112Y181       FDCE                                         f  synch_link_i/Inst_ttc_encoder/Inst_chb_traffic_light/FSM_sequential_s_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out1_in
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout1_buf/O
                         net (fo=571, routed)         0.749    -0.411    synch_link_i/Inst_ttc_encoder/Inst_chb_traffic_light/clk_out1
    SLICE_X112Y181       FDCE                                         r  synch_link_i/Inst_ttc_encoder/Inst_chb_traffic_light/FSM_sequential_s_state_reg[0]/C
                         clock pessimism              0.013    -0.398    
    SLICE_X112Y181       FDCE (Remov_fdce_C_CLR)     -0.069    -0.467    synch_link_i/Inst_ttc_encoder/Inst_chb_traffic_light/FSM_sequential_s_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.476    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out5_in
  To Clock:  clk_out5_in

Setup :            0  Failing Endpoints,  Worst Slack       25.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.197ns  (required time - arrival time)
  Source:                 network_interface_i/payload_1/ipbus_subsys_i/dspsim1/ipbus_slave_1/reset_sim_reg_rep__30/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[10][1]/CLR
                            (recovery check against rising-edge clock clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_out5_in rise@32.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 0.223ns (3.421%)  route 6.295ns (96.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 30.785 - 32.000 ) 
    Source Clock Delay      (SCD):    -1.695ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.229     1.229 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          1.081     2.310    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -8.173    -5.863 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.482    -3.381    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.288 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        1.593    -1.695    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/ipbus_slave_1/clk_out5
    SLICE_X43Y310        FDRE                                         r  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/ipbus_slave_1/reset_sim_reg_rep__30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y310        FDRE (Prop_fdre_C_Q)         0.223    -1.472 f  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/ipbus_slave_1/reset_sim_reg_rep__30/Q
                         net (fo=124, routed)         6.295     4.823    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[28][1]_0[0]
    SLICE_X22Y323        FDCE                                         f  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[10][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in rise edge)
                                                     32.000    32.000 r  
    AD23                                              0.000    32.000 r  board_clk (IN)
                         net (fo=0)                   0.000    32.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         1.116    33.116 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.986    34.102    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -7.143    26.959 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           2.348    29.307    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    29.390 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        1.395    30.785    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/clk_out5
    SLICE_X22Y323        FDCE                                         r  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[10][1]/C
                         clock pessimism             -0.525    30.260    
                         clock uncertainty           -0.086    30.174    
    SLICE_X22Y323        FDCE (Recov_fdce_C_CLR)     -0.154    30.020    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[10][1]
  -------------------------------------------------------------------
                         required time                         30.020    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 25.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 network_interface_i/payload_1/ipbus_subsys_i/dspsim1/ipbus_slave_1/reset_sim_reg_rep__26/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[46][4]/CLR
                            (removal check against rising-edge clock clk_out5_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_in rise@0.000ns - clk_out5_in rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.723%)  route 0.101ns (50.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.503     1.122    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.262    -2.140 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.135    -1.005    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.979 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        0.690    -0.289    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/ipbus_slave_1/clk_out5
    SLICE_X53Y305        FDRE                                         r  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/ipbus_slave_1/reset_sim_reg_rep__26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y305        FDRE (Prop_fdre_C_Q)         0.100    -0.189 f  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/ipbus_slave_1/reset_sim_reg_rep__26/Q
                         net (fo=124, routed)         0.101    -0.088    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[164][15]_0[4]
    SLICE_X52Y306        FDCE                                         f  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[46][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_in rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  board_clk (IN)
                         net (fo=0)                   0.000     0.000    board_clk
    AD23                 IBUF (Prop_ibuf_I_O)         0.785     0.785 r  board_clk_IBUF_inst/O
                         net (fo=49, routed)          0.553     1.338    clk_manager_1/clock_generator/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.732    -2.394 r  clk_manager_1/clock_generator/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.204    -1.190    clk_manager_1/clock_generator/clk_out5_in
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.160 r  clk_manager_1/clock_generator/clkout5_buf/O
                         net (fo=6311, routed)        0.934    -0.226    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/clk_out5
    SLICE_X52Y306        FDCE                                         r  network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[46][4]/C
                         clock pessimism             -0.049    -0.275    
    SLICE_X52Y306        FDCE (Remov_fdce_C_CLR)     -0.050    -0.325    network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/idma_mem_reg[46][4]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        6.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.204ns (26.001%)  route 0.581ns (73.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 10.429 - 8.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AF23                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         1.234     1.234 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.563     1.797    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.314     2.111 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.643     2.754    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y48         FDPE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDPE (Prop_fdpe_C_Q)         0.204     2.958 f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.581     3.539    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X13Y45         FDPE                                         f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    AF23                                              0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         1.121     9.121 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.436     9.557    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.289     9.846 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.583    10.429    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X13Y45         FDPE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.300    10.729    
                         clock uncertainty           -0.035    10.694    
    SLICE_X13Y45         FDPE (Recov_fdpe_C_PRE)     -0.261    10.433    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         10.433    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                  6.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.118ns (40.285%)  route 0.175ns (59.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AF23                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         0.624     0.624 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.266     0.890    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.090     0.980 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.310     1.290    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X14Y48         FDPE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDPE (Prop_fdpe_C_Q)         0.118     1.408 f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.175     1.583    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y47         FDCE                                         f  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    AF23                                              0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc
    AF23                 IBUF (Prop_ibuf_I_O)         0.790     0.790 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.338     1.128    network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.093     1.221 r  network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=490, routed)         0.350     1.571    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X16Y47         FDCE                                         r  network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.241     1.330    
    SLICE_X16Y47         FDCE (Remov_fdce_C_CLR)     -0.050     1.280    network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.303    





