[
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920822",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920822",
        "articleTitle": "Robust subthreshold logic for ultra-low power operation",
        "volume": "9",
        "issue": "1",
        "startPage": "90",
        "endPage": "99",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37426593800,
                "preferredName": "H. Soeleman",
                "firstName": "H.",
                "lastName": "Soeleman"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            },
            {
                "id": 37280985100,
                "preferredName": "B.C. Paul",
                "firstName": "B.C.",
                "lastName": "Paul"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974905",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974905",
        "articleTitle": "Impact of three-dimensional architectures on interconnects in gigascale integration",
        "volume": "9",
        "issue": "6",
        "startPage": "922",
        "endPage": "928",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37325337200,
                "preferredName": "J.W. Joyner",
                "firstName": "J.W.",
                "lastName": "Joyner"
            },
            {
                "id": 37340793800,
                "preferredName": "R. Venkatesan",
                "firstName": "R.",
                "lastName": "Venkatesan"
            },
            {
                "id": 38273542700,
                "preferredName": "P. Zarkesh-Ha",
                "firstName": "P.",
                "lastName": "Zarkesh-Ha"
            },
            {
                "id": 37276332000,
                "preferredName": "J.A. Davis",
                "firstName": "J.A.",
                "lastName": "Davis"
            },
            {
                "id": 37274738500,
                "preferredName": "J.D. Meindl",
                "firstName": "J.D.",
                "lastName": "Meindl"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924061",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924061",
        "articleTitle": "Dual-threshold voltage assignment with transistor sizing for low power CMOS circuits",
        "volume": "9",
        "issue": "2",
        "startPage": "390",
        "endPage": "394",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37327562000,
                "preferredName": "P. Pant",
                "firstName": "P.",
                "lastName": "Pant"
            },
            {
                "id": 37347502900,
                "preferredName": "R.K. Roy",
                "firstName": "R.K.",
                "lastName": "Roy"
            },
            {
                "id": 37086979376,
                "preferredName": "A. Chattejee",
                "firstName": "A.",
                "lastName": "Chattejee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924059",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924059",
        "articleTitle": "Partial bus-invert coding for power optimization of application-specific systems",
        "volume": "9",
        "issue": "2",
        "startPage": "377",
        "endPage": "383",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087193502,
                "preferredName": "Youngsoo Shin",
                "firstName": null,
                "lastName": "Youngsoo Shin"
            },
            {
                "id": 37087168969,
                "preferredName": "Soo-Ik Chae",
                "firstName": null,
                "lastName": "Soo-Ik Chae"
            },
            {
                "id": 37087145795,
                "preferredName": "Kiyoung Choi",
                "firstName": null,
                "lastName": "Kiyoung Choi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974910",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974910",
        "articleTitle": "Exploiting the on-chip inductance in high-speed clock distribution networks",
        "volume": "9",
        "issue": "6",
        "startPage": "963",
        "endPage": "973",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271363500,
                "preferredName": "Y.I. Ismail",
                "firstName": "Y.I.",
                "lastName": "Ismail"
            },
            {
                "id": 37271493500,
                "preferredName": "E.G. Friedman",
                "firstName": "E.G.",
                "lastName": "Friedman"
            },
            {
                "id": 37270519800,
                "preferredName": "J.L. Neves",
                "firstName": "J.L.",
                "lastName": "Neves"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920816",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920816",
        "articleTitle": "Nonideal battery and main memory effects on CPU speed-setting for low power",
        "volume": "9",
        "issue": "1",
        "startPage": "29",
        "endPage": "34",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276305400,
                "preferredName": "T.L. Martin",
                "firstName": "T.L.",
                "lastName": "Martin"
            },
            {
                "id": 37271735200,
                "preferredName": "D.P. Siewiorek",
                "firstName": "D.P.",
                "lastName": "Siewiorek"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974893",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974893",
        "articleTitle": "Influence of compiler optimizations on system power",
        "volume": "9",
        "issue": "6",
        "startPage": "801",
        "endPage": "804",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275431900,
                "preferredName": "M. Kandemir",
                "firstName": "M.",
                "lastName": "Kandemir"
            },
            {
                "id": 37274587500,
                "preferredName": "N. Vijaykrishnan",
                "firstName": "N.",
                "lastName": "Vijaykrishnan"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            },
            {
                "id": 37087300349,
                "preferredName": "Wu Ye",
                "firstName": null,
                "lastName": "Wu Ye"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953495",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953495",
        "articleTitle": "Power estimation in adiabatic circuits: a simple and accurate model",
        "volume": "9",
        "issue": "5",
        "startPage": "608",
        "endPage": "615",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273061100,
                "preferredName": "M. Alioto",
                "firstName": "M.",
                "lastName": "Alioto"
            },
            {
                "id": 37269984500,
                "preferredName": "G. Palumbo",
                "firstName": "G.",
                "lastName": "Palumbo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920833",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920833",
        "articleTitle": "A bitstream reconfigurable FPGA implementation of the WSAT algorithm",
        "volume": "9",
        "issue": "1",
        "startPage": "197",
        "endPage": "201",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271572600,
                "preferredName": "P.H.W. Leong",
                "firstName": "P.H.W.",
                "lastName": "Leong"
            },
            {
                "id": 37281557100,
                "preferredName": "C.W. Sham",
                "firstName": "C.W.",
                "lastName": "Sham"
            },
            {
                "id": 37069301700,
                "preferredName": "W.C. Wong",
                "firstName": "W.C.",
                "lastName": "Wong"
            },
            {
                "id": 37735535700,
                "preferredName": "H.Y. Wong",
                "firstName": "H.Y.",
                "lastName": "Wong"
            },
            {
                "id": 37727581400,
                "preferredName": "W.S. Yuen",
                "firstName": "W.S.",
                "lastName": "Yuen"
            },
            {
                "id": 37336891800,
                "preferredName": "M.P. Leong",
                "firstName": "M.P.",
                "lastName": "Leong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974901",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974901",
        "articleTitle": "Parameterized RTL power models for soft macros",
        "volume": "9",
        "issue": "6",
        "startPage": "880",
        "endPage": "887",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274096900,
                "preferredName": "A. Bogliolo",
                "firstName": "A.",
                "lastName": "Bogliolo"
            },
            {
                "id": 37372899900,
                "preferredName": "R. Corgnati",
                "firstName": "R.",
                "lastName": "Corgnati"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37274445600,
                "preferredName": "M. Poncino",
                "firstName": "M.",
                "lastName": "Poncino"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920823",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920823",
        "articleTitle": "Implementation of a CMOS LNA plus mixer for GPS applications with no external components",
        "volume": "9",
        "issue": "1",
        "startPage": "100",
        "endPage": "104",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37285160400,
                "preferredName": "F. Svelto",
                "firstName": "F.",
                "lastName": "Svelto"
            },
            {
                "id": 37448361900,
                "preferredName": "S. Deantoni",
                "firstName": "S.",
                "lastName": "Deantoni"
            },
            {
                "id": 37282990200,
                "preferredName": "G. Montagna",
                "firstName": "G.",
                "lastName": "Montagna"
            },
            {
                "id": 37267924000,
                "preferredName": "R. Castello",
                "firstName": "R.",
                "lastName": "Castello"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953499",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953499",
        "articleTitle": "Narrow bus encoding for low-power DSP systems",
        "volume": "9",
        "issue": "5",
        "startPage": "656",
        "endPage": "660",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087193502,
                "preferredName": "Youngsoo Shin",
                "firstName": null,
                "lastName": "Youngsoo Shin"
            },
            {
                "id": 37087145795,
                "preferredName": "Kiyoung Choi",
                "firstName": null,
                "lastName": "Kiyoung Choi"
            },
            {
                "id": 37088096197,
                "preferredName": "Young-Hoon Chang",
                "firstName": null,
                "lastName": "Young-Hoon Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953506",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953506",
        "articleTitle": "An on-chip march pattern generator for testing embedded memory cores",
        "volume": "9",
        "issue": "5",
        "startPage": "730",
        "endPage": "735",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087256975,
                "preferredName": "Wei-Lun Wang",
                "firstName": null,
                "lastName": "Wei-Lun Wang"
            },
            {
                "id": 37087179832,
                "preferredName": "Kuen-Jong Lee",
                "firstName": null,
                "lastName": "Kuen-Jong Lee"
            },
            {
                "id": 37087001944,
                "preferredName": "Jhing-Fa Wang",
                "firstName": null,
                "lastName": "Jhing-Fa Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920834",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920834",
        "articleTitle": "Unifying simulation and execution in a design environment for FPGA systems",
        "volume": "9",
        "issue": "1",
        "startPage": "201",
        "endPage": "205",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283898200,
                "preferredName": "B.L. Hutchings",
                "firstName": "B.L.",
                "lastName": "Hutchings"
            },
            {
                "id": 37291594100,
                "preferredName": "B.E. Nelson",
                "firstName": "B.E.",
                "lastName": "Nelson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924062",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924062",
        "articleTitle": "Low-power CMOS with subvolt supply voltages",
        "volume": "9",
        "issue": "2",
        "startPage": "394",
        "endPage": "400",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272355600,
                "preferredName": "M.R. Stan",
                "firstName": "M.R.",
                "lastName": "Stan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.929579",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "929579",
        "articleTitle": "Fast and accurate quasi-three-dimensional capacitance determination of multilayer VLSI interconnects",
        "volume": "9",
        "issue": "3",
        "startPage": "450",
        "endPage": "460",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087184914,
                "preferredName": "Woojin Jin",
                "firstName": null,
                "lastName": "Woojin Jin"
            },
            {
                "id": 37087183668,
                "preferredName": "Yungseon Eo",
                "firstName": null,
                "lastName": "Yungseon Eo"
            },
            {
                "id": 37270189300,
                "preferredName": "W.R. Eisenstadt",
                "firstName": "W.R.",
                "lastName": "Eisenstadt"
            },
            {
                "id": 37267797600,
                "preferredName": "J. Shim",
                "firstName": "J.",
                "lastName": "Shim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974904",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974904",
        "articleTitle": "A differential equation for placement analysis",
        "volume": "9",
        "issue": "6",
        "startPage": "913",
        "endPage": "921",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37342964700,
                "preferredName": "P. Christie",
                "firstName": "P.",
                "lastName": "Christie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920837",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920837",
        "articleTitle": "The COBRA-ABS high-level synthesis system for multi-FPGA custom computing machines",
        "volume": "9",
        "issue": "1",
        "startPage": "218",
        "endPage": "223",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37358224500,
                "preferredName": "A.A. Duncan",
                "firstName": "A.A.",
                "lastName": "Duncan"
            },
            {
                "id": 37348443900,
                "preferredName": "D.C. Hendry",
                "firstName": "D.C.",
                "lastName": "Hendry"
            },
            {
                "id": 38185508000,
                "preferredName": "P. Gray",
                "firstName": "P.",
                "lastName": "Gray"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953505",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953505",
        "articleTitle": "Highly parallel and energy-efficient exhaustive minimum distance search engine using hybrid digital/analog circuit techniques",
        "volume": "9",
        "issue": "5",
        "startPage": "726",
        "endPage": "729",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087514272,
                "preferredName": "Chang Ki Kwon",
                "firstName": null,
                "lastName": "Chang Ki Kwon"
            },
            {
                "id": 37087156619,
                "preferredName": "Kwyro Lee",
                "firstName": null,
                "lastName": "Kwyro Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974907",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974907",
        "articleTitle": "A stochastic model for the interconnection topology of digital circuits",
        "volume": "9",
        "issue": "6",
        "startPage": "938",
        "endPage": "942",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37442763500,
                "preferredName": "P. Verplaetse",
                "firstName": "P.",
                "lastName": "Verplaetse"
            },
            {
                "id": 37347522100,
                "preferredName": "D. Stroobandt",
                "firstName": "D.",
                "lastName": "Stroobandt"
            },
            {
                "id": 38295936800,
                "preferredName": "J. Van Campenhout",
                "firstName": "J.",
                "lastName": "Van Campenhout"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974909",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974909",
        "articleTitle": "Multilevel reverse most-significant carry computation",
        "volume": "9",
        "issue": "6",
        "startPage": "959",
        "endPage": "962",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265870900,
                "preferredName": "J.D. Bruguera",
                "firstName": "J.D.",
                "lastName": "Bruguera"
            },
            {
                "id": 37284101800,
                "preferredName": "T. Lang",
                "firstName": "T.",
                "lastName": "Lang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920838",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920838",
        "articleTitle": "Structural analysis and generation of synthetic digital circuits with memory",
        "volume": "9",
        "issue": "1",
        "startPage": "223",
        "endPage": "226",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265862300,
                "preferredName": "S.J.E. Wilton",
                "firstName": "S.J.E.",
                "lastName": "Wilton"
            },
            {
                "id": 37277511800,
                "preferredName": "J. Rose",
                "firstName": "J.",
                "lastName": "Rose"
            },
            {
                "id": 37283995000,
                "preferredName": "Z. Vranesic",
                "firstName": "Z.",
                "lastName": "Vranesic"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924046",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924046",
        "articleTitle": "A built-in self-test method for diagnosis of synchronous sequential circuits",
        "volume": "9",
        "issue": "2",
        "startPage": "290",
        "endPage": "296",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974900",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974900",
        "articleTitle": "Efficient exponentiation using weakly dual basis",
        "volume": "9",
        "issue": "6",
        "startPage": "874",
        "endPage": "879",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087285789,
                "preferredName": "Huapeng Wu",
                "firstName": null,
                "lastName": "Huapeng Wu"
            },
            {
                "id": 37274209100,
                "preferredName": "M.A. Hasan",
                "firstName": "M.A.",
                "lastName": "Hasan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920824",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920824",
        "articleTitle": "Design considerations for databus charge recovery",
        "volume": "9",
        "issue": "1",
        "startPage": "104",
        "endPage": "106",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37339605600,
                "preferredName": "B. Bishop",
                "firstName": "B.",
                "lastName": "Bishop"
            },
            {
                "id": 37727758500,
                "preferredName": "V. Lyuboslavsky",
                "firstName": "V.",
                "lastName": "Lyuboslavsky"
            },
            {
                "id": 37274587500,
                "preferredName": "N. Vijaykrishnan",
                "firstName": "N.",
                "lastName": "Vijaykrishnan"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974912",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974912",
        "articleTitle": "Cell-based layout techniques supporting gate-level voltage scaling for low power",
        "volume": "9",
        "issue": "6",
        "startPage": "983",
        "endPage": "986",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087181629,
                "preferredName": "Chingwei Yeh",
                "firstName": null,
                "lastName": "Chingwei Yeh"
            },
            {
                "id": 37087289989,
                "preferredName": "Yin-Shuin Kang",
                "firstName": null,
                "lastName": "Yin-Shuin Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924064",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924064",
        "articleTitle": "A partitioning algorithm for technoiogy-mapped designs on single-chip emulation systems",
        "volume": "9",
        "issue": "2",
        "startPage": "407",
        "endPage": "410",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276510500,
                "preferredName": "A. Ejnioui",
                "firstName": "A.",
                "lastName": "Ejnioui"
            },
            {
                "id": 37273564100,
                "preferredName": "N. Ranganathan",
                "firstName": "N.",
                "lastName": "Ranganathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920820",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920820",
        "articleTitle": "Vibration-to-electric energy conversion",
        "volume": "9",
        "issue": "1",
        "startPage": "64",
        "endPage": "76",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37427811700,
                "preferredName": "S. Meninger",
                "firstName": "S.",
                "lastName": "Meninger"
            },
            {
                "id": 38274619100,
                "preferredName": "J.O. Mur-Miranda",
                "firstName": "J.O.",
                "lastName": "Mur-Miranda"
            },
            {
                "id": 37294466400,
                "preferredName": "R. Amirtharajah",
                "firstName": "R.",
                "lastName": "Amirtharajah"
            },
            {
                "id": 37269179400,
                "preferredName": "A. Chandrakasan",
                "firstName": "A.",
                "lastName": "Chandrakasan"
            },
            {
                "id": 37276032100,
                "preferredName": "J.H. Lang",
                "firstName": "J.H.",
                "lastName": "Lang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953498",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953498",
        "articleTitle": "High-speed architectures for Reed-Solomon decoders",
        "volume": "9",
        "issue": "5",
        "startPage": "641",
        "endPage": "655",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37294906300,
                "preferredName": "D.V. Sarwate",
                "firstName": "D.V.",
                "lastName": "Sarwate"
            },
            {
                "id": 37273973400,
                "preferredName": "N.R. Shanbhag",
                "firstName": "N.R.",
                "lastName": "Shanbhag"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974895",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974895",
        "articleTitle": "Soft digital signal processing",
        "volume": "9",
        "issue": "6",
        "startPage": "813",
        "endPage": "823",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37342078200,
                "preferredName": "R. Hegde",
                "firstName": "R.",
                "lastName": "Hegde"
            },
            {
                "id": 37273973400,
                "preferredName": "N.R. Shanbhag",
                "firstName": "N.R.",
                "lastName": "Shanbhag"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.931230",
        "publicationYear": "2001",
        "publicationDate": "Aug. 2001",
        "articleNumber": "931230",
        "articleTitle": "An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists",
        "volume": "9",
        "issue": "4",
        "startPage": "545",
        "endPage": "557",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089039402,
                "preferredName": "A.J. Elbirt",
                "firstName": "A.J.",
                "lastName": "Elbirt"
            },
            {
                "id": 37723168600,
                "preferredName": "W. Yip",
                "firstName": "W.",
                "lastName": "Yip"
            },
            {
                "id": 37088743950,
                "preferredName": "B. Chetwynd",
                "firstName": "B.",
                "lastName": "Chetwynd"
            },
            {
                "id": 37282655400,
                "preferredName": "C. Paar",
                "firstName": "C.",
                "lastName": "Paar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953497",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953497",
        "articleTitle": "Discrete-time battery models for system-level low-power design",
        "volume": "9",
        "issue": "5",
        "startPage": "630",
        "endPage": "640",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37445895100,
                "preferredName": "G. Castelli",
                "firstName": "G.",
                "lastName": "Castelli"
            },
            {
                "id": 37267160500,
                "preferredName": "A. Macii",
                "firstName": "A.",
                "lastName": "Macii"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37274445600,
                "preferredName": "M. Poncino",
                "firstName": "M.",
                "lastName": "Poncino"
            },
            {
                "id": 37370009600,
                "preferredName": "R. Scarsi",
                "firstName": "R.",
                "lastName": "Scarsi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924041",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924041",
        "articleTitle": "An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques",
        "volume": "9",
        "issue": "2",
        "startPage": "273",
        "endPage": "289",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37277243700,
                "preferredName": "J. Henkel",
                "firstName": "J.",
                "lastName": "Henkel"
            },
            {
                "id": 37297213900,
                "preferredName": "R. Ernst",
                "firstName": "R.",
                "lastName": "Ernst"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920830",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920830",
        "articleTitle": "BIST-based test and diagnosis of FPGA logic blocks",
        "volume": "9",
        "issue": "1",
        "startPage": "159",
        "endPage": "172",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283990700,
                "preferredName": "M. Abramovici",
                "firstName": "M.",
                "lastName": "Abramovici"
            },
            {
                "id": 37265075500,
                "preferredName": "C.E. Stroud",
                "firstName": "C.E.",
                "lastName": "Stroud"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953496",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953496",
        "articleTitle": "On gate level power optimization using dual-supply voltages",
        "volume": "9",
        "issue": "5",
        "startPage": "616",
        "endPage": "629",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087185406,
                "preferredName": "Chunhong Chen",
                "firstName": null,
                "lastName": "Chunhong Chen"
            },
            {
                "id": 37278954800,
                "preferredName": "A. Srivastava",
                "firstName": "A.",
                "lastName": "Srivastava"
            },
            {
                "id": 37278987300,
                "preferredName": "M. Sarrafzadeh",
                "firstName": "M.",
                "lastName": "Sarrafzadeh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924051",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924051",
        "articleTitle": "Memory optimization of MAP turbo decoder algorithms",
        "volume": "9",
        "issue": "2",
        "startPage": "305",
        "endPage": "312",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37284769000,
                "preferredName": "C. Schurgers",
                "firstName": "C.",
                "lastName": "Schurgers"
            },
            {
                "id": 37275971400,
                "preferredName": "F. Catthoor",
                "firstName": "F.",
                "lastName": "Catthoor"
            },
            {
                "id": 37287673700,
                "preferredName": "M. Engels",
                "firstName": "M.",
                "lastName": "Engels"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974899",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974899",
        "articleTitle": "A framework for reconfigurable computing: task scheduling and context management",
        "volume": "9",
        "issue": "6",
        "startPage": "858",
        "endPage": "873",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37374330900,
                "preferredName": "R. Maestre",
                "firstName": "R.",
                "lastName": "Maestre"
            },
            {
                "id": 37267909800,
                "preferredName": "F.J. Kurdahi",
                "firstName": "F.J.",
                "lastName": "Kurdahi"
            },
            {
                "id": 37270484100,
                "preferredName": "M. Fernandez",
                "firstName": "M.",
                "lastName": "Fernandez"
            },
            {
                "id": 37272589200,
                "preferredName": "R. Hermida",
                "firstName": "R.",
                "lastName": "Hermida"
            },
            {
                "id": 37267183200,
                "preferredName": "N. Bagherzadeh",
                "firstName": "N.",
                "lastName": "Bagherzadeh"
            },
            {
                "id": 37367910300,
                "preferredName": "H. Singh",
                "firstName": "H.",
                "lastName": "Singh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920839",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920839",
        "articleTitle": "Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution-oriented chips",
        "volume": "9",
        "issue": "1",
        "startPage": "227",
        "endPage": "232",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37268617500,
                "preferredName": "A. Stoica",
                "firstName": "A.",
                "lastName": "Stoica"
            },
            {
                "id": 37268613400,
                "preferredName": "R. Zebulum",
                "firstName": "R.",
                "lastName": "Zebulum"
            },
            {
                "id": 37270433000,
                "preferredName": "D. Keymeulen",
                "firstName": "D.",
                "lastName": "Keymeulen"
            },
            {
                "id": 37390135200,
                "preferredName": "R. Tawel",
                "firstName": "R.",
                "lastName": "Tawel"
            },
            {
                "id": 37268610000,
                "preferredName": "T. Daud",
                "firstName": "T.",
                "lastName": "Daud"
            },
            {
                "id": 37352544800,
                "preferredName": "A. Thakoor",
                "firstName": "A.",
                "lastName": "Thakoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920814",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920814",
        "articleTitle": "Energy-efficient design of battery-powered embedded systems",
        "volume": "9",
        "issue": "1",
        "startPage": "15",
        "endPage": "28",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265874300,
                "preferredName": "T. Simunic",
                "firstName": "T.",
                "lastName": "Simunic"
            },
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974890",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974890",
        "articleTitle": "Quantifying and enhancing power awareness of VLSI systems",
        "volume": "9",
        "issue": "6",
        "startPage": "757",
        "endPage": "772",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37339316800,
                "preferredName": "M. Bhardwaj",
                "firstName": "M.",
                "lastName": "Bhardwaj"
            },
            {
                "id": 37325660700,
                "preferredName": "R. Min",
                "firstName": "R.",
                "lastName": "Min"
            },
            {
                "id": 37269179400,
                "preferredName": "A.P. Chandrakasan",
                "firstName": "A.P.",
                "lastName": "Chandrakasan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920821",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920821",
        "articleTitle": "Reducing leakage in a high-performance deep-submicron instruction cache",
        "volume": "9",
        "issue": "1",
        "startPage": "77",
        "endPage": "89",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37270530700,
                "preferredName": "M. Powell",
                "firstName": "M.",
                "lastName": "Powell"
            },
            {
                "id": 37087220393,
                "preferredName": "Se-Hyun Yang",
                "firstName": null,
                "lastName": "Se-Hyun Yang"
            },
            {
                "id": 37364501300,
                "preferredName": "B. Falsafi",
                "firstName": "B.",
                "lastName": "Falsafi"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            },
            {
                "id": 37087700410,
                "preferredName": "N. Vijaykumar",
                "firstName": "N.",
                "lastName": "Vijaykumar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974889",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974889",
        "articleTitle": "Synthesis of hardware models in C with pointers and complex data structures",
        "volume": "9",
        "issue": "6",
        "startPage": "743",
        "endPage": "756",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37326039300,
                "preferredName": "L. Semeria",
                "firstName": "L.",
                "lastName": "Semeria"
            },
            {
                "id": 37440878300,
                "preferredName": "K. Sato",
                "firstName": "K.",
                "lastName": "Sato"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974902",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974902",
        "articleTitle": "Statistical clock skew modeling with data delay variations",
        "volume": "9",
        "issue": "6",
        "startPage": "888",
        "endPage": "898",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37287284400,
                "preferredName": "D. Harris",
                "firstName": "D.",
                "lastName": "Harris"
            },
            {
                "id": 38336652100,
                "preferredName": "S. Naffziger",
                "firstName": "S.",
                "lastName": "Naffziger"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974903",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974903",
        "articleTitle": "Optimal n-tier multilevel interconnect architectures for gigascale integration (GSI)",
        "volume": "9",
        "issue": "6",
        "startPage": "899",
        "endPage": "912",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37340793800,
                "preferredName": "R. Venkatesan",
                "firstName": "R.",
                "lastName": "Venkatesan"
            },
            {
                "id": 37276332000,
                "preferredName": "J.A. Davis",
                "firstName": "J.A.",
                "lastName": "Davis"
            },
            {
                "id": 37268211100,
                "preferredName": "K.A. Bowman",
                "firstName": "K.A.",
                "lastName": "Bowman"
            },
            {
                "id": 37274738500,
                "preferredName": "J.D. Meindl",
                "firstName": "J.D.",
                "lastName": "Meindl"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.931229",
        "publicationYear": "2001",
        "publicationDate": "Aug. 2001",
        "articleNumber": "931229",
        "articleTitle": "FunState-an internal design representation for codesign",
        "volume": "9",
        "issue": "4",
        "startPage": "524",
        "endPage": "544",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37370224500,
                "preferredName": "K. Strehl",
                "firstName": "K.",
                "lastName": "Strehl"
            },
            {
                "id": 37274921100,
                "preferredName": "L. Thiele",
                "firstName": "L.",
                "lastName": "Thiele"
            },
            {
                "id": 37267030100,
                "preferredName": "M. Gries",
                "firstName": "M.",
                "lastName": "Gries"
            },
            {
                "id": 37326064200,
                "preferredName": "D. Ziegenbein",
                "firstName": "D.",
                "lastName": "Ziegenbein"
            },
            {
                "id": 37297213900,
                "preferredName": "R. Ernst",
                "firstName": "R.",
                "lastName": "Ernst"
            },
            {
                "id": 37276355800,
                "preferredName": "J. Teich",
                "firstName": "J.",
                "lastName": "Teich"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924027",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924027",
        "articleTitle": "FPGA prototyping of a RISC processor core for embedded applications",
        "volume": "9",
        "issue": "2",
        "startPage": "241",
        "endPage": "250",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37284017300,
                "preferredName": "M. Gschwind",
                "firstName": "M.",
                "lastName": "Gschwind"
            },
            {
                "id": 37355452200,
                "preferredName": "V. Salapura",
                "firstName": "V.",
                "lastName": "Salapura"
            },
            {
                "id": 37346054400,
                "preferredName": "D. Maurer",
                "firstName": "D.",
                "lastName": "Maurer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920819",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920819",
        "articleTitle": "True single-phase adiabatic circuitry",
        "volume": "9",
        "issue": "1",
        "startPage": "52",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087435239,
                "preferredName": "Suhwan Kim",
                "firstName": null,
                "lastName": "Suhwan Kim"
            },
            {
                "id": 37275945500,
                "preferredName": "M.C. Papaefthymiou",
                "firstName": "M.C.",
                "lastName": "Papaefthymiou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974897",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974897",
        "articleTitle": "Estimating probabilistic timing performance for real-time embedded systems",
        "volume": "9",
        "issue": "6",
        "startPage": "833",
        "endPage": "844",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280709800,
                "preferredName": "X.S. Hu",
                "firstName": "X.S.",
                "lastName": "Hu"
            },
            {
                "id": 37087328913,
                "preferredName": "Tao Zhou",
                "firstName": null,
                "lastName": "Tao Zhou"
            },
            {
                "id": 37266664300,
                "preferredName": "E.H.-M. Sha",
                "firstName": "E.H.-M.",
                "lastName": "Sha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920813",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920813",
        "articleTitle": "Estimation of lower and upper bounds on the power consumption from scheduled data flow graphs",
        "volume": "9",
        "issue": "1",
        "startPage": "3",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37374468600,
                "preferredName": "L. Kruse",
                "firstName": "L.",
                "lastName": "Kruse"
            },
            {
                "id": 37366501600,
                "preferredName": "E. Schmidt",
                "firstName": "E.",
                "lastName": "Schmidt"
            },
            {
                "id": 37374469800,
                "preferredName": "G. Jochens",
                "firstName": "G.",
                "lastName": "Jochens"
            },
            {
                "id": 37374444500,
                "preferredName": "A. Stammermann",
                "firstName": "A.",
                "lastName": "Stammermann"
            },
            {
                "id": 37571161700,
                "preferredName": "A. Schulz",
                "firstName": "A.",
                "lastName": "Schulz"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37265850200,
                "preferredName": "W. Nebel",
                "firstName": "W.",
                "lastName": "Nebel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920829",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920829",
        "articleTitle": "Fine-grained and coarse-grained behavioral partitioning with effective utilization of memory and design space exploration for multi-FPGA architectures",
        "volume": "9",
        "issue": "1",
        "startPage": "140",
        "endPage": "158",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37342340700,
                "preferredName": "V. Srinivasan",
                "firstName": "V.",
                "lastName": "Srinivasan"
            },
            {
                "id": 37352999400,
                "preferredName": "S. Govindarajan",
                "firstName": "S.",
                "lastName": "Govindarajan"
            },
            {
                "id": 37274865900,
                "preferredName": "R. Vemuri",
                "firstName": "R.",
                "lastName": "Vemuri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974892",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974892",
        "articleTitle": "Polynomial circuit models for component matching in high-level synthesis",
        "volume": "9",
        "issue": "6",
        "startPage": "783",
        "endPage": "800",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37277158700,
                "preferredName": "J. Smith",
                "firstName": "J.",
                "lastName": "Smith"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.929577",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "929577",
        "articleTitle": "Defect-oriented test scheduling",
        "volume": "9",
        "issue": "3",
        "startPage": "427",
        "endPage": "438",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37332543200,
                "preferredName": "W. Jiang",
                "firstName": "W.",
                "lastName": "Jiang"
            },
            {
                "id": 37282339700,
                "preferredName": "B. Vinnakota",
                "firstName": "B.",
                "lastName": "Vinnakota"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924037",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924037",
        "articleTitle": "Reconfigurable parallel inner product processor architectures",
        "volume": "9",
        "issue": "2",
        "startPage": "261",
        "endPage": "272",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087284171,
                "preferredName": "Rong Lin",
                "firstName": null,
                "lastName": "Rong Lin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924055",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924055",
        "articleTitle": "Vector generation for power supply noise estimation and verification of deep submicron designs",
        "volume": "9",
        "issue": "2",
        "startPage": "329",
        "endPage": "340",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087180310,
                "preferredName": "Yi-Min Jiang",
                "firstName": null,
                "lastName": "Yi-Min Jiang"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920826",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920826",
        "articleTitle": "Solving satisfiability problems using reconfigurable computing",
        "volume": "9",
        "issue": "1",
        "startPage": "109",
        "endPage": "116",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37285114600,
                "preferredName": "T. Suyama",
                "firstName": "T.",
                "lastName": "Suyama"
            },
            {
                "id": 37285156800,
                "preferredName": "M. Yokoo",
                "firstName": "M.",
                "lastName": "Yokoo"
            },
            {
                "id": 37274767900,
                "preferredName": "H. Sawada",
                "firstName": "H.",
                "lastName": "Sawada"
            },
            {
                "id": 37330924400,
                "preferredName": "A. Nagoya",
                "firstName": "A.",
                "lastName": "Nagoya"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920828",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920828",
        "articleTitle": "An automated process for compiling dataflow graphs into reconfigurable hardware",
        "volume": "9",
        "issue": "1",
        "startPage": "130",
        "endPage": "139",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37424337500,
                "preferredName": "R. Rinker",
                "firstName": "R.",
                "lastName": "Rinker"
            },
            {
                "id": 37087554053,
                "preferredName": "M. Carter",
                "firstName": "M.",
                "lastName": "Carter"
            },
            {
                "id": 37089141828,
                "preferredName": "A. Patel",
                "firstName": "A.",
                "lastName": "Patel"
            },
            {
                "id": 37332864500,
                "preferredName": "M. Chawathe",
                "firstName": "M.",
                "lastName": "Chawathe"
            },
            {
                "id": 37266880300,
                "preferredName": "C. Ross",
                "firstName": "C.",
                "lastName": "Ross"
            },
            {
                "id": 37361229900,
                "preferredName": "J. Hammes",
                "firstName": "J.",
                "lastName": "Hammes"
            },
            {
                "id": 37268700700,
                "preferredName": "W.A. Najjar",
                "firstName": "W.A.",
                "lastName": "Najjar"
            },
            {
                "id": 37265562800,
                "preferredName": "W. Bohm",
                "firstName": "W.",
                "lastName": "Bohm"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974906",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974906",
        "articleTitle": "Buffer block planning for interconnect planning and prediction",
        "volume": "9",
        "issue": "6",
        "startPage": "929",
        "endPage": "937",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37087519173,
                "preferredName": "Tianming Kong",
                "firstName": null,
                "lastName": "Tianming Kong"
            },
            {
                "id": 37088124337,
                "preferredName": "Z.D. Pan",
                "firstName": "Z.D.",
                "lastName": "Pan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924058",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924058",
        "articleTitle": "Design of synchronous and asynchronous variable-latency pipelined multipliers",
        "volume": "9",
        "issue": "2",
        "startPage": "365",
        "endPage": "376",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37268497400,
                "preferredName": "M. Olivieri",
                "firstName": "M.",
                "lastName": "Olivieri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974896",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974896",
        "articleTitle": "TAO: regular expression-based register-transfer level testability analysis and optimization",
        "volume": "9",
        "issue": "6",
        "startPage": "824",
        "endPage": "832",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283767500,
                "preferredName": "S. Ravi",
                "firstName": "S.",
                "lastName": "Ravi"
            },
            {
                "id": 37283316000,
                "preferredName": "G. Lakshminarayana",
                "firstName": "G.",
                "lastName": "Lakshminarayana"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.931227",
        "publicationYear": "2001",
        "publicationDate": "Aug. 2001",
        "articleNumber": "931227",
        "articleTitle": "Evaluating power consumption of parameterized cache and bus architectures in system-on-a-chip designs",
        "volume": "9",
        "issue": "4",
        "startPage": "500",
        "endPage": "508",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299293000,
                "preferredName": "T.D. Givargis",
                "firstName": "T.D.",
                "lastName": "Givargis"
            },
            {
                "id": 37267281100,
                "preferredName": "F. Vahid",
                "firstName": "F.",
                "lastName": "Vahid"
            },
            {
                "id": 37277243700,
                "preferredName": "J. Henkel",
                "firstName": "J.",
                "lastName": "Henkel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.931228",
        "publicationYear": "2001",
        "publicationDate": "Aug. 2001",
        "articleNumber": "931228",
        "articleTitle": "A reconfigurable multifunction computing cache architecture",
        "volume": "9",
        "issue": "4",
        "startPage": "509",
        "endPage": "523",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087384873,
                "preferredName": "Huesung Kim",
                "firstName": null,
                "lastName": "Huesung Kim"
            },
            {
                "id": 37274833500,
                "preferredName": "A.K. Somani",
                "firstName": "A.K.",
                "lastName": "Somani"
            },
            {
                "id": 37274506900,
                "preferredName": "A. Tyagi",
                "firstName": "A.",
                "lastName": "Tyagi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953503",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953503",
        "articleTitle": "Statistical skew modeling for general clock distribution networks in presence of process variations",
        "volume": "9",
        "issue": "5",
        "startPage": "704",
        "endPage": "717",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087269913,
                "preferredName": "Xiaohong Jiang",
                "firstName": null,
                "lastName": "Xiaohong Jiang"
            },
            {
                "id": 37274037900,
                "preferredName": "S. Horiguchi",
                "firstName": "S.",
                "lastName": "Horiguchi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953491",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953491",
        "articleTitle": "A nonseparable VLSI architecture for two-dimensional discrete periodized wavelet transform",
        "volume": "9",
        "issue": "5",
        "startPage": "565",
        "endPage": "576",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087209265,
                "preferredName": "King-Chu Hung",
                "firstName": null,
                "lastName": "King-Chu Hung"
            },
            {
                "id": 37088091855,
                "preferredName": "Yao-Shan Hung",
                "firstName": null,
                "lastName": "Yao-Shan Hung"
            },
            {
                "id": 37087159734,
                "preferredName": "Yu-Jung Huang",
                "firstName": null,
                "lastName": "Yu-Jung Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924063",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924063",
        "articleTitle": "Power estimation for large sequential circuits",
        "volume": "9",
        "issue": "2",
        "startPage": "400",
        "endPage": "407",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37282353500,
                "preferredName": "J.N. Kozhaya",
                "firstName": "J.N.",
                "lastName": "Kozhaya"
            },
            {
                "id": 37276317600,
                "preferredName": "F.N. Najm",
                "firstName": "F.N.",
                "lastName": "Najm"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924056",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924056",
        "articleTitle": "Fast floorplanning for effective prediction and construction",
        "volume": "9",
        "issue": "2",
        "startPage": "341",
        "endPage": "351",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089138339,
                "preferredName": "A. Ranjan",
                "firstName": "A.",
                "lastName": "Ranjan"
            },
            {
                "id": 38534813500,
                "preferredName": "K. Bazargan",
                "firstName": "K.",
                "lastName": "Bazargan"
            },
            {
                "id": 37727964700,
                "preferredName": "S. Ogrenci",
                "firstName": "S.",
                "lastName": "Ogrenci"
            },
            {
                "id": 37278987300,
                "preferredName": "M. Sarrafzadeh",
                "firstName": "M.",
                "lastName": "Sarrafzadeh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920832",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920832",
        "articleTitle": "Design and analysis of a dynamically reconfigurable three-dimensional FPGA",
        "volume": "9",
        "issue": "1",
        "startPage": "186",
        "endPage": "196",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37283436200,
                "preferredName": "S. Chiricescu",
                "firstName": "S.",
                "lastName": "Chiricescu"
            },
            {
                "id": 37265508400,
                "preferredName": "M. Leeser",
                "firstName": "M.",
                "lastName": "Leeser"
            },
            {
                "id": 37356894100,
                "preferredName": "M.M. Vai",
                "firstName": "M.M.",
                "lastName": "Vai"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.929578",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "929578",
        "articleTitle": "Multiprocessor system for high-resolution image correlation in real time",
        "volume": "9",
        "issue": "3",
        "startPage": "439",
        "endPage": "449",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37355324700,
                "preferredName": "M. Cavadini",
                "firstName": "M.",
                "lastName": "Cavadini"
            },
            {
                "id": 37355326900,
                "preferredName": "M. Wosnitza",
                "firstName": "M.",
                "lastName": "Wosnitza"
            },
            {
                "id": 37275939700,
                "preferredName": "G. Troster",
                "firstName": "G.",
                "lastName": "Troster"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974911",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974911",
        "articleTitle": "Bus guardians: an effective solution for online detection and correction of faults affecting system-on-chip buses",
        "volume": "9",
        "issue": "6",
        "startPage": "974",
        "endPage": "982",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37327757600,
                "preferredName": "M. Lajolo",
                "firstName": "M.",
                "lastName": "Lajolo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920818",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920818",
        "articleTitle": "Speed, power, area, and latency tradeoffs in adaptive FIR filtering for PRML read channels",
        "volume": "9",
        "issue": "1",
        "startPage": "42",
        "endPage": "51",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275679000,
                "preferredName": "K. Muhammad",
                "firstName": "K.",
                "lastName": "Muhammad"
            },
            {
                "id": 37275680800,
                "preferredName": "R.B. Staszewski",
                "firstName": "R.B.",
                "lastName": "Staszewski"
            },
            {
                "id": 37275564800,
                "preferredName": "P.T. Balsara",
                "firstName": "P.T.",
                "lastName": "Balsara"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953493",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953493",
        "articleTitle": "A low-power high-performance current-mode multiport SRAM",
        "volume": "9",
        "issue": "5",
        "startPage": "590",
        "endPage": "598",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37331578300,
                "preferredName": "M.M. Khellah",
                "firstName": "M.M.",
                "lastName": "Khellah"
            },
            {
                "id": 37276008000,
                "preferredName": "M.I. Elmasry",
                "firstName": "M.I.",
                "lastName": "Elmasry"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920835",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920835",
        "articleTitle": "Object-oriented domain specific compilers for programming FPGAs",
        "volume": "9",
        "issue": "1",
        "startPage": "205",
        "endPage": "210",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37299218900,
                "preferredName": "O. Mencer",
                "firstName": "O.",
                "lastName": "Mencer"
            },
            {
                "id": 37265525900,
                "preferredName": "M. Platzner",
                "firstName": "M.",
                "lastName": "Platzner"
            },
            {
                "id": 37295127800,
                "preferredName": "M. Morf",
                "firstName": "M.",
                "lastName": "Morf"
            },
            {
                "id": 37306152500,
                "preferredName": "M.J. Flynn",
                "firstName": "M.J.",
                "lastName": "Flynn"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.931226",
        "publicationYear": "2001",
        "publicationDate": "Aug. 2001",
        "articleNumber": "931226",
        "articleTitle": "Unified VLSI systolic array design for LZ data compression",
        "volume": "9",
        "issue": "4",
        "startPage": "489",
        "endPage": "499",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087640540,
                "preferredName": "Shih-Arn Hwang",
                "firstName": null,
                "lastName": "Shih-Arn Hwang"
            },
            {
                "id": 37087145298,
                "preferredName": "Cheng-Wen Wu",
                "firstName": null,
                "lastName": "Cheng-Wen Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974908",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974908",
        "articleTitle": "Prelayout estimation of individual wire lengths",
        "volume": "9",
        "issue": "6",
        "startPage": "943",
        "endPage": "958",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37326120400,
                "preferredName": "S. Bodapati",
                "firstName": "S.",
                "lastName": "Bodapati"
            },
            {
                "id": 37276317600,
                "preferredName": "F.N. Najm",
                "firstName": "F.N.",
                "lastName": "Najm"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953492",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953492",
        "articleTitle": "Technology mapping for high-performance static CMOS and pass transistor logic designs",
        "volume": "9",
        "issue": "5",
        "startPage": "577",
        "endPage": "589",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087817573,
                "preferredName": "Yanbin Jiang",
                "firstName": null,
                "lastName": "Yanbin Jiang"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            },
            {
                "id": 37355130000,
                "preferredName": "C. Bamji",
                "firstName": "C.",
                "lastName": "Bamji"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924057",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924057",
        "articleTitle": "A physical design tool for built-in self-repairable RAMs",
        "volume": "9",
        "issue": "2",
        "startPage": "352",
        "endPage": "364",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37326046000,
                "preferredName": "K. Chakraborty",
                "firstName": "K.",
                "lastName": "Chakraborty"
            },
            {
                "id": 37088173068,
                "preferredName": "S. Kulkami",
                "firstName": "S.",
                "lastName": "Kulkami"
            },
            {
                "id": 37341470300,
                "preferredName": "M. Bhattacharya",
                "firstName": "M.",
                "lastName": "Bhattacharya"
            },
            {
                "id": 37278367400,
                "preferredName": "P. Mazumder",
                "firstName": "P.",
                "lastName": "Mazumder"
            },
            {
                "id": 37089094060,
                "preferredName": "A. Gupta",
                "firstName": "A.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.929580",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "929580",
        "articleTitle": "Quantitative study of the impact of design and synthesis options on processor core performance",
        "volume": "9",
        "issue": "3",
        "startPage": "461",
        "endPage": "473",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267085700,
                "preferredName": "T. Bautista",
                "firstName": "T.",
                "lastName": "Bautista"
            },
            {
                "id": 37347336000,
                "preferredName": "A. Nunez",
                "firstName": "A.",
                "lastName": "Nunez"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920836",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920836",
        "articleTitle": "A temporal bipartitioning algorithm for dynamically reconfigurable FPGAs",
        "volume": "9",
        "issue": "1",
        "startPage": "210",
        "endPage": "218",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37294119700,
                "preferredName": "E. Canto",
                "firstName": "E.",
                "lastName": "Canto"
            },
            {
                "id": 37277841900,
                "preferredName": "J.M. Moreno",
                "firstName": "J.M.",
                "lastName": "Moreno"
            },
            {
                "id": 38327908200,
                "preferredName": "J. Cabestany",
                "firstName": "J.",
                "lastName": "Cabestany"
            },
            {
                "id": 37442699200,
                "preferredName": "I. Lacadena",
                "firstName": "I.",
                "lastName": "Lacadena"
            },
            {
                "id": 37374517300,
                "preferredName": "J.M. Insenser",
                "firstName": "J.M.",
                "lastName": "Insenser"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920831",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920831",
        "articleTitle": "A formal approach to context scheduling for multicontext reconfigurable architectures",
        "volume": "9",
        "issue": "1",
        "startPage": "173",
        "endPage": "185",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37374330900,
                "preferredName": "R. Maestre",
                "firstName": "R.",
                "lastName": "Maestre"
            },
            {
                "id": 37087675378,
                "preferredName": "F. Kurdahl",
                "firstName": "F.",
                "lastName": "Kurdahl"
            },
            {
                "id": 37270484100,
                "preferredName": "M. Fernandez",
                "firstName": "M.",
                "lastName": "Fernandez"
            },
            {
                "id": 37272589200,
                "preferredName": "R. Hermida",
                "firstName": "R.",
                "lastName": "Hermida"
            },
            {
                "id": 37267183200,
                "preferredName": "N. Bagherzadeh",
                "firstName": "N.",
                "lastName": "Bagherzadeh"
            },
            {
                "id": 37367910300,
                "preferredName": "H. Singh",
                "firstName": "H.",
                "lastName": "Singh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974891",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974891",
        "articleTitle": "Path clustering in software timing analysis",
        "volume": "9",
        "issue": "6",
        "startPage": "773",
        "endPage": "782",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37339264600,
                "preferredName": "F. Wolf",
                "firstName": "F.",
                "lastName": "Wolf"
            },
            {
                "id": 37297213900,
                "preferredName": "R. Ernst",
                "firstName": "R.",
                "lastName": "Ernst"
            },
            {
                "id": 37087516943,
                "preferredName": "Wei Ye",
                "firstName": null,
                "lastName": "Wei Ye"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920827",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920827",
        "articleTitle": "ATPG for combinational circuits on configurable hardware",
        "volume": "9",
        "issue": "1",
        "startPage": "117",
        "endPage": "129",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089140769,
                "preferredName": "F. Kocan",
                "firstName": "F.",
                "lastName": "Kocan"
            },
            {
                "id": 37293809600,
                "preferredName": "D.G. Saab",
                "firstName": "D.G.",
                "lastName": "Saab"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924048",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924048",
        "articleTitle": "A hardware cost minimized fast Phong shader",
        "volume": "9",
        "issue": "2",
        "startPage": "297",
        "endPage": "304",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087652248,
                "preferredName": "Hyun-Chul Shin",
                "firstName": null,
                "lastName": "Hyun-Chul Shin"
            },
            {
                "id": 37087654635,
                "preferredName": "Jin-Aeon Lee",
                "firstName": null,
                "lastName": "Jin-Aeon Lee"
            },
            {
                "id": 37087144155,
                "preferredName": "Lee-Sup Kim",
                "firstName": null,
                "lastName": "Lee-Sup Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.920817",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920817",
        "articleTitle": "Reducing power consumption of turbo-code decoder using adaptive iteration with variable supply voltage",
        "volume": "9",
        "issue": "1",
        "startPage": "34",
        "endPage": "41",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37448166000,
                "preferredName": "O.Y.-H. Leung",
                "firstName": "O.Y.-H.",
                "lastName": "Leung"
            },
            {
                "id": 37087156377,
                "preferredName": "Chi-Ying Tsui",
                "firstName": null,
                "lastName": "Chi-Ying Tsui"
            },
            {
                "id": 37279222100,
                "preferredName": "R.S.-K. Cheng",
                "firstName": "R.S.-K.",
                "lastName": "Cheng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974898",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974898",
        "articleTitle": "Automatic generation and compaction of March tests for memory arrays",
        "volume": "9",
        "issue": "6",
        "startPage": "845",
        "endPage": "857",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37370281100,
                "preferredName": "K. Zarrineh",
                "firstName": "K.",
                "lastName": "Zarrineh"
            },
            {
                "id": 37278666600,
                "preferredName": "S.J. Upadhyaya",
                "firstName": "S.J.",
                "lastName": "Upadhyaya"
            },
            {
                "id": 37328660700,
                "preferredName": "S. Chakravarty",
                "firstName": "S.",
                "lastName": "Chakravarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.929576",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "929576",
        "articleTitle": "Stream synthesis for efficient power simulation based on spectral transforms",
        "volume": "9",
        "issue": "3",
        "startPage": "417",
        "endPage": "426",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267160500,
                "preferredName": "A. Macii",
                "firstName": "A.",
                "lastName": "Macii"
            },
            {
                "id": 37267985100,
                "preferredName": "E. Macii",
                "firstName": "E.",
                "lastName": "Macii"
            },
            {
                "id": 37274445600,
                "preferredName": "M. Poncino",
                "firstName": "M.",
                "lastName": "Poncino"
            },
            {
                "id": 37370009600,
                "preferredName": "R. Scarsi",
                "firstName": "R.",
                "lastName": "Scarsi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924060",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924060",
        "articleTitle": "Architecture driven circuit partitioning",
        "volume": "9",
        "issue": "2",
        "startPage": "383",
        "endPage": "389",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087545235,
                "preferredName": "Chau-Shen Chen",
                "firstName": null,
                "lastName": "Chau-Shen Chen"
            },
            {
                "id": 37086991500,
                "preferredName": "Ting Ting Hwang",
                "firstName": null,
                "lastName": "Ting Ting Hwang"
            },
            {
                "id": 37280619500,
                "preferredName": "C.L. Liu",
                "firstName": "C.L.",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953502",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953502",
        "articleTitle": "Modeling of mixed control and dataflow systems in MASCOT",
        "volume": "9",
        "issue": "5",
        "startPage": "690",
        "endPage": "703",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37332285000,
                "preferredName": "P. Bjureus",
                "firstName": "P.",
                "lastName": "Bjureus"
            },
            {
                "id": 37282456900,
                "preferredName": "A. Jantsch",
                "firstName": "A.",
                "lastName": "Jantsch"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953504",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953504",
        "articleTitle": "On effective I/sub DDQ/ testing of low-voltage CMOS circuits using leakage control techniques",
        "volume": "9",
        "issue": "5",
        "startPage": "718",
        "endPage": "725",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087310636,
                "preferredName": "Zhanping Chen",
                "firstName": null,
                "lastName": "Zhanping Chen"
            },
            {
                "id": 37087454242,
                "preferredName": "Liqiong Wei",
                "firstName": null,
                "lastName": "Liqiong Wei"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924054",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924054",
        "articleTitle": "Architecture and design of NX-2700: a programmable single-chip HDTV all-format-decode-and-display processor",
        "volume": "9",
        "issue": "2",
        "startPage": "313",
        "endPage": "328",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37339760100,
                "preferredName": "S. Dutta",
                "firstName": "S.",
                "lastName": "Dutta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.924031",
        "publicationYear": "2001",
        "publicationDate": "April 2001",
        "articleNumber": "924031",
        "articleTitle": "Unified functional decomposition via encoding for FPGA technology mapping",
        "volume": "9",
        "issue": "2",
        "startPage": "251",
        "endPage": "260",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087838298,
                "preferredName": "Jie-Hong Jiang",
                "firstName": null,
                "lastName": "Jie-Hong Jiang"
            },
            {
                "id": 37087151704,
                "preferredName": "Jing-Yang Jou",
                "firstName": null,
                "lastName": "Jing-Yang Jou"
            },
            {
                "id": 37087259471,
                "preferredName": "Juinn-Dar Huang",
                "firstName": null,
                "lastName": "Juinn-Dar Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.974894",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974894",
        "articleTitle": "Co-RAM: combinational logic synthesis applied to software partitions for mapping to a novel memory device",
        "volume": "9",
        "issue": "6",
        "startPage": "805",
        "endPage": "812",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37365824500,
                "preferredName": "S.J. Weber",
                "firstName": "S.J.",
                "lastName": "Weber"
            },
            {
                "id": 37087285426,
                "preferredName": "J.M. Paul",
                "firstName": "J.M.",
                "lastName": "Paul"
            },
            {
                "id": 37275840300,
                "preferredName": "D.E. Thomas",
                "firstName": "D.E.",
                "lastName": "Thomas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953494",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953494",
        "articleTitle": "Multiclock selection and synthesis for CDFGs using optimal clock sets and genetic algorithms",
        "volume": "9",
        "issue": "5",
        "startPage": "599",
        "endPage": "607",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37371654400,
                "preferredName": "E. Torbey",
                "firstName": "E.",
                "lastName": "Torbey"
            },
            {
                "id": 37277773300,
                "preferredName": "J.P. Knight",
                "firstName": "J.P.",
                "lastName": "Knight"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953501",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953501",
        "articleTitle": "Resynthesis of combinational logic circuits for improved path delay fault testability using comparison units",
        "volume": "9",
        "issue": "5",
        "startPage": "679",
        "endPage": "689",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.953500",
        "publicationYear": "2001",
        "publicationDate": "Oct. 2001",
        "articleNumber": "953500",
        "articleTitle": "Delay fault testing of IP-based designs via symbolic path modeling",
        "volume": "9",
        "issue": "5",
        "startPage": "661",
        "endPage": "678",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087521480,
                "preferredName": "Hyungwon Kim",
                "firstName": null,
                "lastName": "Hyungwon Kim"
            },
            {
                "id": 37275743400,
                "preferredName": "J.P. Hayes",
                "firstName": "J.P.",
                "lastName": "Hayes"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/92.929581",
        "publicationYear": "2001",
        "publicationDate": "June 2001",
        "articleNumber": "929581",
        "articleTitle": "Exploring the diversity of multimedia systems",
        "volume": "9",
        "issue": "3",
        "startPage": "474",
        "endPage": "485",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087916334,
                "preferredName": "Johnson Kin",
                "firstName": null,
                "lastName": "Johnson Kin"
            },
            {
                "id": 37087158167,
                "preferredName": "Chunho Lee",
                "firstName": null,
                "lastName": "Chunho Lee"
            },
            {
                "id": 38272053400,
                "preferredName": "W.H. Mangione-Smith",
                "firstName": "W.H.",
                "lastName": "Mangione-Smith"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2001.931231",
        "publicationYear": "2001",
        "publicationDate": "Aug. 2001",
        "articleNumber": "931231",
        "articleTitle": "Correction to \"Design of synchronous and asynchronous variable-latency pipelined multipliers\"",
        "volume": "9",
        "issue": "4",
        "startPage": "558",
        "endPage": "559",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37268497400,
                "preferredName": "M. Olivieri",
                "firstName": "M.",
                "lastName": "Olivieri"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2001.974888",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974888",
        "articleTitle": "Guest editorial: system level design",
        "volume": "9",
        "issue": "6",
        "startPage": "741",
        "endPage": "742",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37328353800,
                "preferredName": "A. Smailagic",
                "firstName": "A.",
                "lastName": "Smailagic"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2001.920825",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920825",
        "articleTitle": "Guest editorial reconfigurable and adaptive VLSI systems",
        "volume": "9",
        "issue": "1",
        "startPage": "107",
        "endPage": "108",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274865900,
                "preferredName": "R. Vemuri",
                "firstName": "R.",
                "lastName": "Vemuri"
            },
            {
                "id": 37089655862,
                "preferredName": "R.K. Gupta",
                "firstName": "R.K.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2001.920812",
        "publicationYear": "2001",
        "publicationDate": "Feb. 2001",
        "articleNumber": "920812",
        "articleTitle": "Guest editorial low power electronics and design",
        "volume": "9",
        "issue": "1",
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2001.974914",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974914",
        "articleTitle": "Subject index",
        "volume": "9",
        "issue": "6",
        "startPage": "990",
        "endPage": "1000",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2001.974913",
        "publicationYear": "2001",
        "publicationDate": "Dec. 2001",
        "articleNumber": "974913",
        "articleTitle": "Author index",
        "volume": "9",
        "issue": "6",
        "startPage": "987",
        "endPage": "990",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    }
]