
*** Running vivado
    with args -log adc_trig_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source adc_trig_bd_wrapper.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Keshav/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source adc_trig_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/bldc-driver-fpga/hardware_design/ip_blocks'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/bldc-driver-fpga/hardware_design/hls/generated_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.cache/ip 
Command: link_design -top adc_trig_bd_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1252.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_processing_system7_0_0/adc_trig_bd_processing_system7_0_0.xdc] for cell 'adc_trig_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_processing_system7_0_0/adc_trig_bd_processing_system7_0_0.xdc] for cell 'adc_trig_bd_i/processing_system7_0/inst'
Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_axi_gpio_0_0/adc_trig_bd_axi_gpio_0_0_board.xdc] for cell 'adc_trig_bd_i/gpio_timing_cfg/U0'
Finished Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_axi_gpio_0_0/adc_trig_bd_axi_gpio_0_0_board.xdc] for cell 'adc_trig_bd_i/gpio_timing_cfg/U0'
Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_axi_gpio_0_0/adc_trig_bd_axi_gpio_0_0.xdc] for cell 'adc_trig_bd_i/gpio_timing_cfg/U0'
Finished Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_axi_gpio_0_0/adc_trig_bd_axi_gpio_0_0.xdc] for cell 'adc_trig_bd_i/gpio_timing_cfg/U0'
Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_axi_gpio_0_1/adc_trig_bd_axi_gpio_0_1_board.xdc] for cell 'adc_trig_bd_i/gpio_rst_cfg/U0'
Finished Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_axi_gpio_0_1/adc_trig_bd_axi_gpio_0_1_board.xdc] for cell 'adc_trig_bd_i/gpio_rst_cfg/U0'
Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_axi_gpio_0_1/adc_trig_bd_axi_gpio_0_1.xdc] for cell 'adc_trig_bd_i/gpio_rst_cfg/U0'
Finished Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_axi_gpio_0_1/adc_trig_bd_axi_gpio_0_1.xdc] for cell 'adc_trig_bd_i/gpio_rst_cfg/U0'
Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_rst_ps7_0_100M_0/adc_trig_bd_rst_ps7_0_100M_0_board.xdc] for cell 'adc_trig_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_rst_ps7_0_100M_0/adc_trig_bd_rst_ps7_0_100M_0_board.xdc] for cell 'adc_trig_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_rst_ps7_0_100M_0/adc_trig_bd_rst_ps7_0_100M_0.xdc] for cell 'adc_trig_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_rst_ps7_0_100M_0/adc_trig_bd_rst_ps7_0_100M_0.xdc] for cell 'adc_trig_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_xadc_wiz_0_0/adc_trig_bd_xadc_wiz_0_0.xdc] for cell 'adc_trig_bd_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_xadc_wiz_0_0/adc_trig_bd_xadc_wiz_0_0.xdc] for cell 'adc_trig_bd_i/xadc_wiz_0/U0'
Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_axi_gpio_0_3/adc_trig_bd_axi_gpio_0_3_board.xdc] for cell 'adc_trig_bd_i/gpio_data/U0'
Finished Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_axi_gpio_0_3/adc_trig_bd_axi_gpio_0_3_board.xdc] for cell 'adc_trig_bd_i/gpio_data/U0'
Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_axi_gpio_0_3/adc_trig_bd_axi_gpio_0_3.xdc] for cell 'adc_trig_bd_i/gpio_data/U0'
Finished Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_axi_gpio_0_3/adc_trig_bd_axi_gpio_0_3.xdc] for cell 'adc_trig_bd_i/gpio_data/U0'
Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'adc_trig_bd_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'adc_trig_bd_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'adc_trig_bd_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.gen/sources_1/bd/adc_trig_bd/ip/adc_trig_bd_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'adc_trig_bd_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [C:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.srcs/constrs_1/new/pynq-z1.xdc]
Finished Parsing XDC File [C:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.srcs/constrs_1/new/pynq-z1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1252.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 60 instances

11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1252.117 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.805 . Memory (MB): peak = 1252.117 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 184d5c781

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1541.531 ; gain = 289.414

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = cdbcc4e6e30dc33c.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1896.965 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 244963454

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1896.965 ; gain = 53.453

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter adc_trig_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1 into driver instance adc_trig_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[4]_i_5, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter adc_trig_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__5 into driver instance adc_trig_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_2, which resulted in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 50 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 235adf422

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1896.965 ; gain = 53.453
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1d30ce76a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1896.965 ; gain = 53.453
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2358ffaf6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1896.965 ; gain = 53.453
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 78 cells
INFO: [Opt 31-1021] In phase Sweep, 951 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG adc_trig_bd_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/fifo_empty_BUFG_inst to drive 51 load(s) on clock net adc_trig_bd_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/fifo_empty_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 209b2b14d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1896.965 ; gain = 53.453
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 209b2b14d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1896.965 ; gain = 53.453
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 209b2b14d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1896.965 ; gain = 53.453
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              47  |                                             66  |
|  Constant propagation         |               0  |              16  |                                             49  |
|  Sweep                        |               0  |              78  |                                            951  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1896.965 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ed36478a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1896.965 ; gain = 53.453

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1a6726824

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1964.125 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a6726824

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1964.125 ; gain = 67.160

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a6726824

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1964.125 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1964.125 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13a8be02e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1964.125 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1964.125 ; gain = 712.008
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1964.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.runs/impl_1/adc_trig_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file adc_trig_bd_wrapper_drc_opted.rpt -pb adc_trig_bd_wrapper_drc_opted.pb -rpx adc_trig_bd_wrapper_drc_opted.rpx
Command: report_drc -file adc_trig_bd_wrapper_drc_opted.rpt -pb adc_trig_bd_wrapper_drc_opted.pb -rpx adc_trig_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.runs/impl_1/adc_trig_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1964.125 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12ffd6978

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1964.125 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 133df48e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.466 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ea214882

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ea214882

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1964.125 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: ea214882

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15563896c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: fb2b2d39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: fb2b2d39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 168 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 66 nets or LUTs. Breaked 0 LUT, combined 66 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1964.125 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             66  |                    66  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             66  |                    66  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 161116e7b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1964.125 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 19e7ef8bc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1964.125 ; gain = 0.000
Phase 2 Global Placement | Checksum: 19e7ef8bc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c2dc6ed2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a8709796

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15d88688b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f9128c40

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d4183aa3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1156d3c31

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10634bed6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1964.125 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10634bed6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10ef196c9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.657 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: c775532e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1964.125 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: a15a588a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1964.125 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 10ef196c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.657. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15ca812d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1964.125 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1964.125 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15ca812d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15ca812d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15ca812d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1964.125 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 15ca812d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1964.125 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1964.125 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1964.125 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11badb502

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1964.125 ; gain = 0.000
Ending Placer Task | Checksum: 55d18402

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1964.125 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1964.125 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1964.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.runs/impl_1/adc_trig_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file adc_trig_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1964.125 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file adc_trig_bd_wrapper_utilization_placed.rpt -pb adc_trig_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file adc_trig_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1964.125 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.342 . Memory (MB): peak = 1964.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.runs/impl_1/adc_trig_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 520aba51 ConstDB: 0 ShapeSum: 3c6c9b1 RouteDB: 0
Post Restoration Checksum: NetGraph: 4aaf8a81 NumContArr: 54abdb6e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 9f5b65ef

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2033.160 ; gain = 69.035

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9f5b65ef

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2033.164 ; gain = 69.039

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9f5b65ef

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2039.730 ; gain = 75.605

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9f5b65ef

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2039.730 ; gain = 75.605
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22a722f99

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2065.098 ; gain = 100.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.862  | TNS=0.000  | WHS=-0.228 | THS=-115.315|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 18101e90d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2065.098 ; gain = 100.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.862  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1a86f4ff6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2071.699 ; gain = 107.574

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00776639 %
  Global Horizontal Routing Utilization  = 0.000422583 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5283
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5283
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2544f35a6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2071.699 ; gain = 107.574

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2544f35a6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2071.699 ; gain = 107.574
Phase 3 Initial Routing | Checksum: 1b4d8c332

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2071.699 ; gain = 107.574

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 253
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.775  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14ec535f8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2071.699 ; gain = 107.574

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.763  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f1d61be3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2071.699 ; gain = 107.574
Phase 4 Rip-up And Reroute | Checksum: 1f1d61be3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2071.699 ; gain = 107.574

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f1d61be3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2071.699 ; gain = 107.574

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f1d61be3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2071.699 ; gain = 107.574
Phase 5 Delay and Skew Optimization | Checksum: 1f1d61be3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2071.699 ; gain = 107.574

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1eb8cc413

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2071.699 ; gain = 107.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.777  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 231086555

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2071.699 ; gain = 107.574
Phase 6 Post Hold Fix | Checksum: 231086555

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2071.699 ; gain = 107.574

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.707311 %
  Global Horizontal Routing Utilization  = 0.899763 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 23f76e225

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2071.699 ; gain = 107.574

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23f76e225

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2071.699 ; gain = 107.574

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24725af35

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2071.699 ; gain = 107.574

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.777  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24725af35

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2071.699 ; gain = 107.574
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2071.699 ; gain = 107.574

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2071.699 ; gain = 107.574
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.437 . Memory (MB): peak = 2082.562 ; gain = 10.863
INFO: [Common 17-1381] The checkpoint 'C:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.runs/impl_1/adc_trig_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file adc_trig_bd_wrapper_drc_routed.rpt -pb adc_trig_bd_wrapper_drc_routed.pb -rpx adc_trig_bd_wrapper_drc_routed.rpx
Command: report_drc -file adc_trig_bd_wrapper_drc_routed.rpt -pb adc_trig_bd_wrapper_drc_routed.pb -rpx adc_trig_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.runs/impl_1/adc_trig_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file adc_trig_bd_wrapper_methodology_drc_routed.rpt -pb adc_trig_bd_wrapper_methodology_drc_routed.pb -rpx adc_trig_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file adc_trig_bd_wrapper_methodology_drc_routed.rpt -pb adc_trig_bd_wrapper_methodology_drc_routed.pb -rpx adc_trig_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/git/bldc-driver-fpga/hardware_design/module_test_projects/adc_triggering_test/adc_triggering_test.runs/impl_1/adc_trig_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file adc_trig_bd_wrapper_power_routed.rpt -pb adc_trig_bd_wrapper_power_summary_routed.pb -rpx adc_trig_bd_wrapper_power_routed.rpx
Command: report_power -file adc_trig_bd_wrapper_power_routed.rpt -pb adc_trig_bd_wrapper_power_summary_routed.pb -rpx adc_trig_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
122 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file adc_trig_bd_wrapper_route_status.rpt -pb adc_trig_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file adc_trig_bd_wrapper_timing_summary_routed.rpt -pb adc_trig_bd_wrapper_timing_summary_routed.pb -rpx adc_trig_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file adc_trig_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file adc_trig_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file adc_trig_bd_wrapper_bus_skew_routed.rpt -pb adc_trig_bd_wrapper_bus_skew_routed.pb -rpx adc_trig_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force adc_trig_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A3)+(A2*(~A3)*(~A4))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, adc_trig_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], adc_trig_bd_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./adc_trig_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2562.184 ; gain = 469.348
INFO: [Common 17-206] Exiting Vivado at Sat Feb 19 14:59:36 2022...
