$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:26:09 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 , clock $end
  $var wire  1 - reset $end
  $scope module RegTester $end
   $var wire  1 , clock $end
   $var wire  1 + doneReg $end
   $var wire  1 , dut_clock $end
   $var wire  2 # dut_io_out_0 [1:0] $end
   $var wire  2 $ dut_io_out_1 [1:0] $end
   $var wire  2 % dut_io_out_2 [1:0] $end
   $var wire  2 & dut_io_out_3 [1:0] $end
   $var wire  2 ' dut_io_out_4 [1:0] $end
   $var wire  2 ( dut_io_out_5 [1:0] $end
   $var wire  2 ) dut_io_out_6 [1:0] $end
   $var wire  2 * dut_io_out_7 [1:0] $end
   $var wire  1 - dut_reset $end
   $var wire  1 - reset $end
   $scope module dut $end
    $var wire  1 , clock $end
    $var wire  2 # io_out_0 [1:0] $end
    $var wire  2 $ io_out_1 [1:0] $end
    $var wire  2 % io_out_2 [1:0] $end
    $var wire  2 & io_out_3 [1:0] $end
    $var wire  2 ' io_out_4 [1:0] $end
    $var wire  2 ( io_out_5 [1:0] $end
    $var wire  2 ) io_out_6 [1:0] $end
    $var wire  2 * io_out_7 [1:0] $end
    $var wire  1 - reset $end
    $var wire  2 # vecReg_0 [1:0] $end
    $var wire  2 $ vecReg_1 [1:0] $end
    $var wire  2 % vecReg_2 [1:0] $end
    $var wire  2 & vecReg_3 [1:0] $end
    $var wire  2 ' vecReg_4 [1:0] $end
    $var wire  2 ( vecReg_5 [1:0] $end
    $var wire  2 ) vecReg_6 [1:0] $end
    $var wire  2 * vecReg_7 [1:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00 #
b00 $
b00 %
b00 &
b00 '
b00 (
b00 )
b00 *
0+
0,
1-
#1
1,
#2
#3
#4
#5
#6
0,
#7
#8
#9
#10
0-
#11
b10 #
b01 $
b01 %
b11 &
b01 '
b11 (
b10 )
b11 *
1+
1,
#12
#13
#14
#15
#16
0,
#17
#18
#19
#20
