#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 16:37:30 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun Apr 23 10:33:45 2017
# Process ID: 3221
# Log file: /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/System_wrapper.vds
# Journal file: /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/opt/Xilinx/Vivado/2014.4/scripts/init.tcl'
source -notrace "/opt/Xilinx/Vivado/2014.4/scripts/init.tcl"
source System_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/rd/vivado-outputs/XADC_3_DEM/XADC.cache/wt [current_project]
# set_property parent.project_path /home/rd/vivado-outputs/XADC_3_DEM/XADC.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# set_property ip_repo_paths {
#   /home/rd/zybo-audio/ac_interface
#   /home/rd/vivado-outputs/ShiftSlice
#   /home/rd/vivado-outputs/lcd16x2
#   /home/rd/vivado-outputs/delayz1z2
#   /home/rd/vivado-outputs/switch_out2n
#   /home/rd/vivado-outputs/IP
#   /home/rd/vivado-outputs/IP_VGA_VL
# } [current_project]
# add_files /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/System.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rd/zybo-audio/ac_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rd/vivado-outputs/ShiftSlice'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rd/vivado-outputs/lcd16x2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rd/vivado-outputs/delayz1z2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rd/vivado-outputs/switch_out2n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rd/vivado-outputs/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rd/vivado-outputs/IP_VGA_VL'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 608.043 ; gain = 32.578 ; free physical = 173 ; free virtual = 0
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_fifo_mm_s_0_0/System_axi_fifo_mm_s_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_3_0/System_axi_gpio_3_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_3_0/System_axi_gpio_3_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_3_0/System_axi_gpio_3_0.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_2_0/System_axi_gpio_2_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_2_0/System_axi_gpio_2_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_2_0/System_axi_gpio_2_0.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_4_0/System_axi_gpio_4_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_4_0/System_axi_gpio_4_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_4_0/System_axi_gpio_4_0.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_5_0/System_axi_gpio_5_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_5_0/System_axi_gpio_5_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_5_0/System_axi_gpio_5_0.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/TD/xadc_ch14_bipol_v1_3/92a3b9cb/constrs_1/imports/Vivado/ZYBO_Master.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_dds_compiler_1_0/System_dds_compiler_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_cic_compiler_0_0/System_cic_compiler_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_cordic_0_0/System_cordic_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_cmpy_0_0/System_cmpy_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_c_counter_binary_0_0/System_c_counter_binary_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_mult_gen_0_1/System_mult_gen_0_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_c_addsub_0_0/System_c_addsub_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_6_0/System_axi_gpio_6_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_6_0/System_axi_gpio_6_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_6_0/System_axi_gpio_6_0.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_7_0/System_axi_gpio_7_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_7_0/System_axi_gpio_7_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_7_0/System_axi_gpio_7_0.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_fir_compiler_1_0/System_fir_compiler_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_mult_gen_1_0/System_mult_gen_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_dds_compiler_0_0/System_dds_compiler_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_fir_compiler_0_0/System_fir_compiler_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_mult_gen_2_0/System_mult_gen_2_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_mult_gen_3_0/System_mult_gen_3_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_mult_gen_4_0/System_mult_gen_4_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_auto_pc_0/System_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/System_ooc.xdc]
# set_property is_locked true [get_files /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/System.bd]
# read_vhdl -library xil_defaultlib /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/imports/hdl/System_wrapper.vhd
# read_xdc /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/constrs_1/new/System.xdc
# set_property used_in_implementation false [get_files /home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/constrs_1/new/System.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file System_wrapper.hwdef }
# synth_design -top System_wrapper -part xc7z010clg400-1
Command: synth_design -top System_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
CRITICAL WARNING: [filemgmt 20-1741] File 'slave_attachment.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* System_axi_fifo_mm_s_0_0 (/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd)
* System_axi_gpio_0_0 (/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'slave_attachment.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* System_axi_fifo_mm_s_0_0 (/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd)
* System_axi_gpio_0_0 (/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:54 . Memory (MB): peak = 644.043 ; gain = 110.832 ; free physical = 139 ; free virtual = 0
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2489] overwriting existing secondary unit imp [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'System_wrapper' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/imports/hdl/System_wrapper.vhd:56]
INFO: [Synth 8-3491] module 'System' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:2720' bound to instance 'System_i' of component 'System' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/imports/hdl/System_wrapper.vhd:117]
INFO: [Synth 8-638] synthesizing module 'System' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:2766]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:3830]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:3834]
INFO: [Synth 8-3491] module 'System_ac_interface_0_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_ac_interface_0_0/synth/System_ac_interface_0_0.v:56' bound to instance 'ac_interface_0' of component 'System_ac_interface_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:3838]
INFO: [Synth 8-638] synthesizing module 'System_ac_interface_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_ac_interface_0_0/synth/System_ac_interface_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ac_interface' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/Nolan/ac_interface_v1_1/1496835f/ac_interface.sv:22]
INFO: [Synth 8-638] synthesizing module 'i2s_rx' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/Nolan/ac_interface_v1_1/1496835f/i2s_rx.sv:30]
INFO: [Synth 8-256] done synthesizing module 'i2s_rx' (1#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/Nolan/ac_interface_v1_1/1496835f/i2s_rx.sv:30]
INFO: [Synth 8-638] synthesizing module 'i2s_tx' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/Nolan/ac_interface_v1_1/1496835f/i2s_tx.sv:30]
INFO: [Synth 8-256] done synthesizing module 'i2s_tx' (2#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/Nolan/ac_interface_v1_1/1496835f/i2s_tx.sv:30]
INFO: [Synth 8-256] done synthesizing module 'ac_interface' (3#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/Nolan/ac_interface_v1_1/1496835f/ac_interface.sv:22]
INFO: [Synth 8-256] done synthesizing module 'System_ac_interface_0_0' (4#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_ac_interface_0_0/synth/System_ac_interface_0_0.v:56]
INFO: [Synth 8-3491] module 'System_axi_fifo_mm_s_0_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_fifo_mm_s_0_0/synth/System_axi_fifo_mm_s_0_0.vhd:59' bound to instance 'axi_fifo_mm_s_0' of component 'System_axi_fifo_mm_s_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:3852]
INFO: [Synth 8-638] synthesizing module 'System_axi_fifo_mm_s_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_fifo_mm_s_0_0/synth/System_axi_fifo_mm_s_0_0.vhd:99]
INFO: [Synth 8-3491] module 'axi_fifo_mm_s' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axi_fifo_mm_s.vhd:121' bound to instance 'U0' of component 'axi_fifo_mm_s' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_fifo_mm_s_0_0/synth/System_axi_fifo_mm_s_0_0.vhd:266]
INFO: [Synth 8-638] synthesizing module 'axi_fifo_mm_s__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axi_fifo_mm_s.vhd:278]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (5#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (5#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (5#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (5#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (5#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (5#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (5#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (5#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (5#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (5#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (5#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (5#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (5#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (6#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (7#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (8#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'ipic2axi_s' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/ipic2axi_s.vhd:187]
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/fifo.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axis_fg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:147]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12298]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12299]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12301]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12302]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12304]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12305]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12668]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12669]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12670]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (9#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (10#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6231]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (11#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (12#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (13#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (14#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (15#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (16#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (17#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (18#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory' (19#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (20#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7539]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7551]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare' (21#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (22#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss' (23#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:9426]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (24#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10723]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (25#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (26#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10723]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (27#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (28#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (29#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss' (30#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:14533]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (31#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (32#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (33#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (34#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (35#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (36#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
WARNING: [Synth 8-3848] Net axi_aw_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:231]
WARNING: [Synth 8-3848] Net axi_aw_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:232]
WARNING: [Synth 8-3848] Net axi_w_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:242]
WARNING: [Synth 8-3848] Net axi_w_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:243]
WARNING: [Synth 8-3848] Net axi_b_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:253]
WARNING: [Synth 8-3848] Net axi_b_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:254]
WARNING: [Synth 8-3848] Net axi_ar_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:264]
WARNING: [Synth 8-3848] Net axi_ar_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:265]
WARNING: [Synth 8-3848] Net axi_r_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:275]
WARNING: [Synth 8-3848] Net axi_r_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:276]
WARNING: [Synth 8-3848] Net axis_prog_full_thresh in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:292]
WARNING: [Synth 8-3848] Net axis_prog_empty_thresh in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'axis_fg' (37#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'fifo' (38#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/fifo.vhd:158]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/fifo.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axis_fg__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:147]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (38#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (38#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (38#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (38#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (38#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (38#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (38#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (38#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
WARNING: [Synth 8-3848] Net axi_aw_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:231]
WARNING: [Synth 8-3848] Net axi_aw_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:232]
WARNING: [Synth 8-3848] Net axi_w_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:242]
WARNING: [Synth 8-3848] Net axi_w_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:243]
WARNING: [Synth 8-3848] Net axi_b_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:253]
WARNING: [Synth 8-3848] Net axi_b_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:254]
WARNING: [Synth 8-3848] Net axi_ar_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:264]
WARNING: [Synth 8-3848] Net axi_ar_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:265]
WARNING: [Synth 8-3848] Net axi_r_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:275]
WARNING: [Synth 8-3848] Net axi_r_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:276]
WARNING: [Synth 8-3848] Net axis_prog_full_thresh in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:292]
WARNING: [Synth 8-3848] Net axis_prog_empty_thresh in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'axis_fg__parameterized0' (38#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (38#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/fifo.vhd:158]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (38#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (38#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'dmem' (39#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (39#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (39#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized0' (39#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (39#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (39#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (40#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (40#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (40#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (40#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (40#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (40#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (40#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (40#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (40#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (40#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (40#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (41#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'ipic2axi_s' (42#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/ipic2axi_s.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'axi_fifo_mm_s__parameterized0' (43#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axi_fifo_mm_s.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'System_axi_fifo_mm_s_0_0' (44#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_fifo_mm_s_0_0/synth/System_axi_fifo_mm_s_0_0.vhd:99]
INFO: [Synth 8-3491] module 'System_axi_gpio_0_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/synth/System_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_0' of component 'System_axi_gpio_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:3890]
INFO: [Synth 8-638] synthesizing module 'System_axi_gpio_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/synth/System_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/synth/System_axi_gpio_0_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (44#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (44#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (44#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (44#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (44#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (44#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (44#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (44#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (44#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (44#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (44#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (44#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (45#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (46#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (47#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized0' (48#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'System_axi_gpio_0_0' (49#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/synth/System_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-3491] module 'System_axi_gpio_1_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/synth/System_axi_gpio_1_0.vhd:59' bound to instance 'axi_gpio_1' of component 'System_axi_gpio_1_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:3914]
INFO: [Synth 8-638] synthesizing module 'System_axi_gpio_1_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/synth/System_axi_gpio_1_0.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/synth/System_axi_gpio_1_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (49#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (49#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (49#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (49#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (49#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized2' (49#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'System_axi_gpio_1_0' (50#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/synth/System_axi_gpio_1_0.vhd:84]
INFO: [Synth 8-3491] module 'System_axi_gpio_2_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_2_0/synth/System_axi_gpio_2_0.vhd:59' bound to instance 'axi_gpio_2' of component 'System_axi_gpio_2_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:3937]
INFO: [Synth 8-638] synthesizing module 'System_axi_gpio_2_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_2_0/synth/System_axi_gpio_2_0.vhd:85]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_2_0/synth/System_axi_gpio_2_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:579]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (50#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (50#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized4' (50#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'System_axi_gpio_2_0' (51#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_2_0/synth/System_axi_gpio_2_0.vhd:85]
INFO: [Synth 8-3491] module 'System_axi_gpio_3_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_3_0/synth/System_axi_gpio_3_0.vhd:59' bound to instance 'axi_gpio_3' of component 'System_axi_gpio_3_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:3961]
INFO: [Synth 8-638] synthesizing module 'System_axi_gpio_3_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_3_0/synth/System_axi_gpio_3_0.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_3_0/synth/System_axi_gpio_3_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (51#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized2' (51#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized6' (51#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'System_axi_gpio_3_0' (52#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_3_0/synth/System_axi_gpio_3_0.vhd:84]
INFO: [Synth 8-3491] module 'System_axi_gpio_4_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_4_0/synth/System_axi_gpio_4_0.vhd:59' bound to instance 'axi_gpio_4' of component 'System_axi_gpio_4_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:3984]
INFO: [Synth 8-638] synthesizing module 'System_axi_gpio_4_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_4_0/synth/System_axi_gpio_4_0.vhd:85]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_4_0/synth/System_axi_gpio_4_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized8' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized3' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized3' (52#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized8' (52#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'System_axi_gpio_4_0' (53#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_4_0/synth/System_axi_gpio_4_0.vhd:85]
INFO: [Synth 8-3491] module 'System_axi_gpio_5_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_5_0/synth/System_axi_gpio_5_0.vhd:59' bound to instance 'axi_gpio_5' of component 'System_axi_gpio_5_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:4008]
INFO: [Synth 8-638] synthesizing module 'System_axi_gpio_5_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_5_0/synth/System_axi_gpio_5_0.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_5_0/synth/System_axi_gpio_5_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized10' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized4' (53#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized10' (53#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'System_axi_gpio_5_0' (54#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_5_0/synth/System_axi_gpio_5_0.vhd:84]
INFO: [Synth 8-3491] module 'System_axi_gpio_6_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_6_0/synth/System_axi_gpio_6_0.vhd:59' bound to instance 'axi_gpio_6' of component 'System_axi_gpio_6_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:4031]
INFO: [Synth 8-638] synthesizing module 'System_axi_gpio_6_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_6_0/synth/System_axi_gpio_6_0.vhd:85]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_6_0/synth/System_axi_gpio_6_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized12' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized5' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:579]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (54#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized5' (54#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized12' (54#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'System_axi_gpio_6_0' (55#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_6_0/synth/System_axi_gpio_6_0.vhd:85]
INFO: [Synth 8-3491] module 'System_axi_gpio_7_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_7_0/synth/System_axi_gpio_7_0.vhd:59' bound to instance 'axi_gpio_7' of component 'System_axi_gpio_7_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:4055]
INFO: [Synth 8-638] synthesizing module 'System_axi_gpio_7_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_7_0/synth/System_axi_gpio_7_0.vhd:85]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_7_0/synth/System_axi_gpio_7_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized14' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:579]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (55#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized6' (55#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized14' (55#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'System_axi_gpio_7_0' (56#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_7_0/synth/System_axi_gpio_7_0.vhd:85]
INFO: [Synth 8-3491] module 'System_c_addsub_0_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_c_addsub_0_0/synth/System_c_addsub_0_0.vhd:59' bound to instance 'c_addsub_0' of component 'System_c_addsub_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:4079]
INFO: [Synth 8-638] synthesizing module 'System_c_addsub_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_c_addsub_0_0/synth/System_c_addsub_0_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0.vhd:106' bound to instance 'U0' of component 'c_addsub_v12_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_c_addsub_0_0/synth/System_c_addsub_0_0.vhd:128]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0.vhd:153]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'xst_addsub' of component 'c_addsub_v12_0_viv' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' (57#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' (58#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' (59#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized0' (60#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized0' (61#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0__parameterized0' (62#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'System_c_addsub_0_0' (63#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_c_addsub_0_0/synth/System_c_addsub_0_0.vhd:68]
INFO: [Synth 8-3491] module 'System_c_counter_binary_0_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_c_counter_binary_0_0/synth/System_c_counter_binary_0_0.vhd:59' bound to instance 'c_counter_binary_0' of component 'System_c_counter_binary_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:4086]
INFO: [Synth 8-638] synthesizing module 'System_c_counter_binary_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_c_counter_binary_0_0/synth/System_c_counter_binary_0_0.vhd:66]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0.vhd:106' bound to instance 'U0' of component 'c_counter_binary_v12_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_c_counter_binary_0_0/synth/System_c_counter_binary_0_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0.vhd:147]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_viv' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1856' bound to instance 'i_synth' of component 'c_counter_binary_v12_0_viv' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0.vhd:153]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_viv__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1910]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0_vh_rfs.vhd:323' bound to instance 'i_baseblox_counter' of component 'c_counter_binary_v12_0_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2036]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_legacy__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0_vh_rfs.vhd:380]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'the_addsub' of component 'c_addsub_v12_0_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1099]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized2' (63#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' (63#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' (63#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized2' (63#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_legacy__parameterized0' (64#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0_vh_rfs.vhd:380]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_viv__parameterized0' (65#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1910]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0__parameterized0' (66#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'System_c_counter_binary_0_0' (67#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_c_counter_binary_0_0/synth/System_c_counter_binary_0_0.vhd:66]
INFO: [Synth 8-3491] module 'System_cic_compiler_0_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_cic_compiler_0_0/synth/System_cic_compiler_0_0.vhd:59' bound to instance 'cic_compiler_0' of component 'System_cic_compiler_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:4091]
INFO: [Synth 8-638] synthesizing module 'System_cic_compiler_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_cic_compiler_0_0/synth/System_cic_compiler_0_0.vhd:71]
INFO: [Synth 8-3491] module 'cic_compiler_v4_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0.vhd:107' bound to instance 'U0' of component 'cic_compiler_v4_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_cic_compiler_0_0/synth/System_cic_compiler_0_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'cic_compiler_v4_0__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0.vhd:202]
INFO: [Synth 8-3491] module 'cic_compiler_v4_0_viv' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:15280' bound to instance 'i_synth' of component 'cic_compiler_v4_0_viv' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0.vhd:210]
INFO: [Synth 8-638] synthesizing module 'cic_compiler_v4_0_viv__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:15388]
INFO: [Synth 8-3491] module 'decimate' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12858' bound to instance 'decimation_filter' of component 'decimate' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:15767]
INFO: [Synth 8-638] synthesizing module 'decimate__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12900]
INFO: [Synth 8-63] RTL assertion: "Folding....." [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:4769]
INFO: [Synth 8-63] RTL assertion: "Folding....." [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:4769]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7243' bound to instance 'gen_data_in_dly' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:13179]
INFO: [Synth 8-638] synthesizing module 'cic_compiler_v4_0_delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_v4_0_delay' (68#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-638] synthesizing module 'int_comb_section' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12593]
INFO: [Synth 8-63] RTL assertion: "Folding....." [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:4769]
INFO: [Synth 8-638] synthesizing module 'int_comb_stage_folded' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:11816]
INFO: [Synth 8-638] synthesizing module 'cic_compiler_v4_0_delay_bit' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:8991]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_v4_0_delay_bit' (69#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:8991]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7243' bound to instance 'gen_d_src' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:11933]
INFO: [Synth 8-638] synthesizing module 'cic_compiler_v4_0_delay__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_v4_0_delay__parameterized0' (69#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-638] synthesizing module 'cic_compiler_v4_0_delay_bit__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:8991]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_v4_0_delay_bit__parameterized0' (69#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:8991]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7243' bound to instance 'gen_mem' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12089]
INFO: [Synth 8-638] synthesizing module 'cic_compiler_v4_0_delay__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_v4_0_delay__parameterized1' (69#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12187]
INFO: [Synth 8-638] synthesizing module 'emb_calc' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9521]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7243' bound to instance 'gen_b_extra_dly' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9618]
INFO: [Synth 8-638] synthesizing module 'cic_compiler_v4_0_delay__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_v4_0_delay__parameterized2' (69#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7243' bound to instance 'gen_a_extra_dly' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9778]
INFO: [Synth 8-638] synthesizing module 'cic_compiler_v4_0_delay__parameterized3' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_v4_0_delay__parameterized3' (69#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7243' bound to instance 'gen_d_extra_dly' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9921]
WARNING: [Synth 8-3848] Net bc_in in module/entity emb_calc does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9549]
WARNING: [Synth 8-3848] Net ac_in in module/entity emb_calc does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9546]
WARNING: [Synth 8-3848] Net pre_addsub_src in module/entity emb_calc does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9564]
INFO: [Synth 8-256] done synthesizing module 'emb_calc' (70#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9521]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7243' bound to instance 'gen_qout_dly' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12273]
INFO: [Synth 8-638] synthesizing module 'cic_compiler_v4_0_delay_bit__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:8991]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_v4_0_delay_bit__parameterized1' (70#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:8991]
WARNING: [Synth 8-3848] Net sum_in_casc in module/entity int_comb_stage_folded does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12145]
INFO: [Synth 8-256] done synthesizing module 'int_comb_stage_folded' (71#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:11816]
INFO: [Synth 8-256] done synthesizing module 'int_comb_section' (72#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12593]
INFO: [Synth 8-638] synthesizing module 'cic_compiler_v4_0_delay_bit__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:8991]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_v4_0_delay_bit__parameterized2' (72#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:8991]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7243' bound to instance 'gen_comb_in_dly' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:13774]
INFO: [Synth 8-638] synthesizing module 'cic_compiler_v4_0_delay__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_v4_0_delay__parameterized4' (72#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-638] synthesizing module 'int_comb_section__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12593]
INFO: [Synth 8-63] RTL assertion: "Folding....." [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:4769]
INFO: [Synth 8-638] synthesizing module 'int_comb_stage_folded__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:11816]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7243' bound to instance 'gen_d_src' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:11933]
INFO: [Synth 8-638] synthesizing module 'cic_compiler_v4_0_delay__parameterized5' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_v4_0_delay__parameterized5' (72#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7243' bound to instance 'gen_d_dly' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12002]
INFO: [Synth 8-638] synthesizing module 'cic_compiler_v4_0_delay__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_v4_0_delay__parameterized6' (72#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7264]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7243' bound to instance 'gen_mem' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12089]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12187]
INFO: [Synth 8-638] synthesizing module 'emb_calc__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9521]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7243' bound to instance 'gen_b_extra_dly' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9618]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7243' bound to instance 'gen_a_extra_dly' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9778]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7243' bound to instance 'gen_d_extra_dly' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9921]
WARNING: [Synth 8-3848] Net bc_in in module/entity emb_calc__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9549]
WARNING: [Synth 8-3848] Net ac_in in module/entity emb_calc__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9546]
WARNING: [Synth 8-3848] Net pre_addsub_src in module/entity emb_calc__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9564]
INFO: [Synth 8-256] done synthesizing module 'emb_calc__parameterized0' (72#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9521]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:7243' bound to instance 'gen_qout_dly' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12273]
WARNING: [Synth 8-3848] Net sum_in_casc in module/entity int_comb_stage_folded__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12145]
INFO: [Synth 8-256] done synthesizing module 'int_comb_stage_folded__parameterized0' (72#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:11816]
INFO: [Synth 8-256] done synthesizing module 'int_comb_section__parameterized0' (72#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12593]
INFO: [Synth 8-256] done synthesizing module 'decimate__parameterized0' (73#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12900]
WARNING: [Synth 8-3848] Net m_axis_data_tuser in module/entity cic_compiler_v4_0_viv__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:15362]
WARNING: [Synth 8-3848] Net m_axis_data_tlast in module/entity cic_compiler_v4_0_viv__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:15365]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_v4_0_viv__parameterized0' (74#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:15388]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_v4_0__parameterized0' (75#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'System_cic_compiler_0_0' (76#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_cic_compiler_0_0/synth/System_cic_compiler_0_0.vhd:71]
INFO: [Synth 8-3491] module 'System_clk_wiz_0_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.vhd:76' bound to instance 'clk_wiz_0' of component 'System_clk_wiz_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:4101]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.vhd:89]
INFO: [Synth 8-3491] module 'System_clk_wiz_0_0_clk_wiz' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_clk_wiz.vhd:76' bound to instance 'U0' of component 'System_clk_wiz_0_0_clk_wiz' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_0_clk_wiz' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_clk_wiz.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_0_clk_wiz' (77#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_clk_wiz.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_0' (78#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.vhd:89]
INFO: [Synth 8-3491] module 'System_cmpy_0_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_cmpy_0_0/synth/System_cmpy_0_0.vhd:59' bound to instance 'cmpy_0' of component 'System_cmpy_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:4109]
INFO: [Synth 8-638] synthesizing module 'System_cmpy_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_cmpy_0_0/synth/System_cmpy_0_0.vhd:71]
INFO: [Synth 8-3491] module 'cmpy_v6_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0.vhd:109' bound to instance 'U0' of component 'cmpy_v6_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_cmpy_0_0/synth/System_cmpy_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0.vhd:173]
INFO: [Synth 8-3491] module 'cmpy_v6_0_viv' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:12035' bound to instance 'i_synth' of component 'cmpy_v6_0_viv' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_viv__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:12110]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1745]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1772]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line' (79#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_synth' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4938]
INFO: [Synth 8-63] RTL assertion: "mult1 pps: a b extra_b  1 1 0" [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9762]
INFO: [Synth 8-63] RTL assertion: "mult2 pps: a b extra_b  1 1 0" [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9763]
INFO: [Synth 8-638] synthesizing module 'input_negation' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1917]
INFO: [Synth 8-256] done synthesizing module 'input_negation' (80#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1917]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized0' (80#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized1' (80#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1802]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized2' (80#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized3' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized3' (80#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'dsp' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-638] synthesizing module 'op_resize' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (81#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line' (82#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10719]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4375]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized0' (82#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10802]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized1' (82#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'dsp' (83#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult' (84#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-506] null port 'C' ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4582]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized2' (84#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10719]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized3' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized3' (84#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10802]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized0' (84#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized0' (84#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10719]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10802]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized1' (84#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized1' (84#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized4' (84#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48' (85#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4938]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_synth' (86#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_viv__parameterized0' (87#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:12110]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0__parameterized0' (88#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'System_cmpy_0_0' (89#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_cmpy_0_0/synth/System_cmpy_0_0.vhd:71]
INFO: [Synth 8-3491] module 'System_cordic_0_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_cordic_0_0/synth/System_cordic_0_0.vhd:59' bound to instance 'cordic_0' of component 'System_cordic_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:4119]
INFO: [Synth 8-638] synthesizing module 'System_cordic_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_cordic_0_0/synth/System_cordic_0_0.vhd:69]
INFO: [Synth 8-3491] module 'cordic_v6_0' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0.vhd:106' bound to instance 'U0' of component 'cordic_v6_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_cordic_0_0/synth/System_cordic_0_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0.vhd:163]
INFO: [Synth 8-3491] module 'cordic_v6_0_viv' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:9440' bound to instance 'i_synth' of component 'cordic_v6_0_viv' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0_viv__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:9508]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_nd_to_rdy' of component 'xbip_pipe_v3_0_viv' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:9900]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized0' (90#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'cordic_v6_0_synth' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:8980' bound to instance 'i_synth' of component 'cordic_v6_0_synth' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:9987]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0_synth__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:9028]
INFO: [Synth 8-3491] module 'cordic_inp_config' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4274' bound to instance 'input_stage' of component 'cordic_inp_config' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:9184]
INFO: [Synth 8-638] synthesizing module 'cordic_inp_config__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4304]
INFO: [Synth 8-3491] module 'addsub' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_x_min_y' of component 'addsub' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4506]
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'inst' of component 'c_addsub_v12_0_viv' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3393]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized4' (90#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' (90#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' (90#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized4' (90#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized2' (90#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized0' (91#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'addsub' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_x_plus_y' of component 'addsub' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4525]
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'inst' of component 'c_addsub_v12_0_viv' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3393]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' (91#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' (91#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized6' (91#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized4' (91#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized2' (91#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_data_x_int_dly' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4547]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0_delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0_delay' (92#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_data_y_int_dly' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4560]
INFO: [Synth 8-3491] module 'addsub' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_neg_data_x_swap' of component 'addsub' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4582]
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'inst' of component 'c_addsub_v12_0_viv' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3393]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized8' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized6' (92#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' (92#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' (92#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized8' (92#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized6' (92#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized4' (92#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-3491] module 'addsub' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'gen_neg_data_y_swap' of component 'addsub' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4601]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'gen_quad_cr' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4799]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0_delay__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0_delay__parameterized0' (92#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay_bit' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4030' bound to instance 'gen_nd_cr' of component 'delay_bit' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4812]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0_delay_bit' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0_delay_bit' (93#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-256] done synthesizing module 'cordic_inp_config__parameterized0' (94#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4304]
INFO: [Synth 8-3491] module 'cordic_eng' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4918' bound to instance 'cordic_engine' of component 'cordic_eng' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:9214]
INFO: [Synth 8-638] synthesizing module 'cordic_eng__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4951]
INFO: [Synth 8-3491] module 'cordic_eng_slice_par' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5135' bound to instance 'eng' of component 'cordic_eng_slice_par' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4988]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_dat_acc_slice_par' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5343' bound to instance 'data_slice' of component 'cordic_dat_acc_slice_par' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'addsub' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'x_plus_y_shift' of component 'addsub' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5393]
INFO: [Synth 8-3491] module 'addsub' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'y_plus_x_shift' of component 'addsub' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5417]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized0' (95#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-3491] module 'cordic_pha_acc_slice_par' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:6034' bound to instance 'phase_slice' of component 'cordic_pha_acc_slice_par' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5228]
INFO: [Synth 8-638] synthesizing module 'cordic_pha_acc_slice_par__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:6054]
INFO: [Synth 8-3491] module 'addsub' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3362' bound to instance 'phase_plus_atan' of component 'addsub' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:6068]
INFO: [Synth 8-256] done synthesizing module 'cordic_pha_acc_slice_par__parameterized0' (96#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:6054]
INFO: [Synth 8-3491] module 'cordic_ctrl_slice_par' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5786' bound to instance 'cntrl' of component 'cordic_ctrl_slice_par' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5247]
INFO: [Synth 8-638] synthesizing module 'cordic_ctrl_slice_par__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5806]
INFO: [Synth 8-3491] module 'delay' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3515' bound to instance 'cntrl_vect_dly' of component 'delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5813]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0_delay__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0_delay__parameterized1' (96#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-3491] module 'delay_bit' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4030' bound to instance 'engine_mode_dly' of component 'delay_bit' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5826]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0_delay_bit__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0_delay_bit__parameterized0' (96#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-256] done synthesizing module 'cordic_ctrl_slice_par__parameterized0' (97#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5806]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized0' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-3491] module 'cordic_eng_slice_par' declared at '/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5135' bound to instance 'eng' of component 'cordic_eng_slice_par' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4988]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized2' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized2' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized4' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized4' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized6' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized6' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized8' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized8' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized8' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized8' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized10' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized10' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized10' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized10' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized12' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized12' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized12' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized12' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized14' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized14' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized14' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized14' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized16' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized16' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized16' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized16' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized18' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized18' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized18' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized18' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized20' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized20' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized20' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized20' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized22' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized22' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized22' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized22' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized24' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized24' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized24' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized24' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized26' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized26' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized26' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized26' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized28' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized28' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized28' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized28' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized30' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized30' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized30' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized30' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized32' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized32' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized32' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized32' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized34' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized34' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized34' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized34' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized36' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized36' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized36' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized36' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized38' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized38' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized38' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized38' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized40' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized40' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized40' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized40' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized42' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized42' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized42' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized42' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized44' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized44' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized44' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized44' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized46' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized46' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized46' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized46' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized48' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized48' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized48' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized48' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized50' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized50' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized50' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized50' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized52' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized52' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized52' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized52' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized54' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized54' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized54' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized54' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized56' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized56' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized56' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized56' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_eng_slice_par__parameterized58' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-638] synthesizing module 'cordic_dat_acc_slice_par__parameterized58' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_dat_acc_slice_par__parameterized58' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5366]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng_slice_par__parameterized58' (98#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:5165]
INFO: [Synth 8-256] done synthesizing module 'cordic_eng__parameterized0' (99#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4951]
INFO: [Synth 8-638] synthesizing module 'cordic_out_config__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:7395]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0_delay_bit__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0_delay_bit__parameterized1' (99#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:4051]
INFO: [Synth 8-638] synthesizing module 'cordic_v6_0_delay__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0_delay__parameterized2' (99#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3536]
INFO: [Synth 8-638] synthesizing module 'cordic_round__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:8038]
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized8' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized10' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized8' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized8' (99#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' (99#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' (99#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized10' (99#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized8' (99#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized6' (99#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:3385]
INFO: [Synth 8-256] done synthesizing module 'cordic_round__parameterized0' (100#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:8038]
INFO: [Synth 8-256] done synthesizing module 'cordic_out_config__parameterized0' (101#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:7395]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0_synth__parameterized0' (102#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:9028]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0_viv__parameterized0' (103#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0_vh_rfs.vhd:9508]
INFO: [Synth 8-256] done synthesizing module 'cordic_v6_0__parameterized0' (104#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cordic_v6_0/c00d1e57/hdl/cordic_v6_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'System_cordic_0_0' (105#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_cordic_0_0/synth/System_cordic_0_0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'System_dds_compiler_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_dds_compiler_0_0/synth/System_dds_compiler_0_0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0.vhd:222]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0_viv__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:45932]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (105#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0_core' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:44678]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0_rdy' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:44422]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (105#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0_rdy' (106#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:44422]
INFO: [Synth 8-638] synthesizing module 'accum' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:40824]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (106#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (106#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (106#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'pipe_add__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:37269]
INFO: [Synth 8-256] done synthesizing module 'pipe_add__parameterized0' (107#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:37269]
INFO: [Synth 8-256] done synthesizing module 'accum' (108#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:40824]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (108#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'sin_cos__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:37764]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:38071]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = block [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:38072]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (108#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (108#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'sin_cos__parameterized0' (109#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:37764]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (109#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-3848] Net RFD in module/entity dds_compiler_v6_0_core does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:44666]
WARNING: [Synth 8-3848] Net CHANNEL in module/entity dds_compiler_v6_0_core does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:44667]
WARNING: [Synth 8-3848] Net COSINE in module/entity dds_compiler_v6_0_core does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:44668]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0_core' (110#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:44678]
WARNING: [Synth 8-3848] Net m_axis_data_tlast in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:45889]
WARNING: [Synth 8-3848] Net m_axis_data_tuser in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:45890]
WARNING: [Synth 8-3848] Net m_axis_phase_tdata in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:45894]
WARNING: [Synth 8-3848] Net m_axis_phase_tlast in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:45895]
WARNING: [Synth 8-3848] Net m_axis_phase_tuser in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:45896]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0_viv__parameterized0' (111#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:45932]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0__parameterized0' (112#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'System_dds_compiler_0_0' (113#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_dds_compiler_0_0/synth/System_dds_compiler_0_0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'System_dds_compiler_1_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_dds_compiler_1_0/synth/System_dds_compiler_1_0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0.vhd:222]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0_viv__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:45932]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized18' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized18' (113#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0_core__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:44678]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0_rdy__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:44422]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0_rdy__parameterized0' (113#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:44422]
INFO: [Synth 8-638] synthesizing module 'accum__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:40824]
INFO: [Synth 8-256] done synthesizing module 'accum__parameterized0' (113#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:40824]
INFO: [Synth 8-638] synthesizing module 'sin_cos__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:37764]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized20' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized20' (113#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized22' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized22' (113#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'sin_cos__parameterized2' (113#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:37764]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized24' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized24' (113#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized26' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized26' (113#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-3848] Net RFD in module/entity dds_compiler_v6_0_core__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:44666]
WARNING: [Synth 8-3848] Net CHANNEL in module/entity dds_compiler_v6_0_core__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:44667]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0_core__parameterized0' (113#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:44678]
WARNING: [Synth 8-3848] Net m_axis_data_tlast in module/entity dds_compiler_v6_0_viv__parameterized2 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:45889]
WARNING: [Synth 8-3848] Net m_axis_data_tuser in module/entity dds_compiler_v6_0_viv__parameterized2 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:45890]
WARNING: [Synth 8-3848] Net m_axis_phase_tdata in module/entity dds_compiler_v6_0_viv__parameterized2 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:45894]
WARNING: [Synth 8-3848] Net m_axis_phase_tlast in module/entity dds_compiler_v6_0_viv__parameterized2 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:45895]
WARNING: [Synth 8-3848] Net m_axis_phase_tuser in module/entity dds_compiler_v6_0_viv__parameterized2 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:45896]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0_viv__parameterized2' (113#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0_vh_rfs.vhd:45932]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0__parameterized2' (113#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/dds_compiler_v6_0/a1921d6b/hdl/dds_compiler_v6_0.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'System_dds_compiler_1_0' (114#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_dds_compiler_1_0/synth/System_dds_compiler_1_0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'System_delayz1z2_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_delayz1z2_0_0/synth/System_delayz1z2_0_0.vhd:65]
INFO: [Synth 8-638] synthesizing module 'delayz__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/TD/delayz1z2_v1_0/d3cd5fdc/delayz.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'delayz__parameterized0' (115#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/TD/delayz1z2_v1_0/d3cd5fdc/delayz.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'System_delayz1z2_0_0' (116#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_delayz1z2_0_0/synth/System_delayz1z2_0_0.vhd:65]
INFO: [Synth 8-638] synthesizing module 'System_fir_compiler_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_fir_compiler_0_0/synth/System_fir_compiler_0_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_viv__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59686]
INFO: [Synth 8-638] synthesizing module 'single_rate_hb_hilb_ipol__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:55011]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized0' (117#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (118#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:57213]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay' (119#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized0' (119#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized1' (119#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized2' (119#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized3' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized3' (119#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized4' (119#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized5' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized5' (119#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized6' (119#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized7' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized7' (119#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:5844]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:5861]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized8' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized8' (119#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'filt_mem' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'sp_mem' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'sp_mem' (120#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem' (121#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12582]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12584]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12587]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7919]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized0' (121#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized0' (121#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay' (122#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-638] synthesizing module 'buff' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9435]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized9' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized9' (122#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'buff' (123#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9435]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized10' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized10' (123#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized11' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized11' (123#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized0' (123#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-506] null port 'ADDRA' ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12522]
INFO: [Synth 8-506] null port 'ADDRB' ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12527]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12569]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12582]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12584]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12587]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-506] null port 'ADDR' ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7799]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized1' (123#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized1' (123#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized12' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized12' (123#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11687]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized13' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized13' (123#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized14' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized14' (123#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized15' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized15' (123#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized16' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized16' (123#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'calc' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'calc' (124#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add' (125#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11687]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized17' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized17' (125#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized0' (125#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum' (126#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9435]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized1' (126#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11687]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized1' (126#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized0' (126#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11687]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_accum__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized2' (126#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_accum__parameterized0' (126#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12058]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized18' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized18' (126#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized19' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized19' (126#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59277]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59305]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59311]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59339]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59355]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59359]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.g_paths[1].p_path_out_reg[1][fab]' and it is trimmed from '48' to '41' bits. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:58876]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.g_paths[0].p_path_out_reg[0][fab]' and it is trimmed from '48' to '41' bits. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:58876]
INFO: [Synth 8-256] done synthesizing module 'single_rate_hb_hilb_ipol__parameterized0' (127#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:55011]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_viv__parameterized0' (128#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59686]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2__parameterized0' (129#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'System_fir_compiler_0_0' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_fir_compiler_0_0/synth/System_fir_compiler_0_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'System_fir_compiler_1_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_fir_compiler_1_0/synth/System_fir_compiler_1_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_viv__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59686]
INFO: [Synth 8-638] synthesizing module 'single_rate__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:15005]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized2' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave__parameterized0' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17450]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17455]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17456]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17457]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17458]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17459]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized20' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized20' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized21' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized21' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized22' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized22' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay__parameterized0' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:5844]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:5861]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized2' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized2' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized3' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized3' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized4' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized5' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized5' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized6' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized7' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized7' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized8' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized8' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized9' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized9' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized10' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized10' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized11' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized11' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized12' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized12' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized13' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized3' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized3' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized4' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized13' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized14' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized5' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized5' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized6' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized14' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized15' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized7' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized7' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized8' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized8' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized15' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized16' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized9' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized9' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized10' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized10' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized16' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized17' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized11' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized11' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized12' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized12' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized17' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'filt_mem__parameterized18' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12582]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12584]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12587]
INFO: [Synth 8-638] synthesizing module 'sp_mem__parameterized13' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'sp_mem__parameterized13' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:7813]
INFO: [Synth 8-256] done synthesizing module 'filt_mem__parameterized18' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:12540]
INFO: [Synth 8-638] synthesizing module 'cntrl_delay__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-256] done synthesizing module 'cntrl_delay__parameterized1' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10445]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9435]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized23' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized23' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized2' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized3' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9435]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized24' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized24' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized3' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-638] synthesizing module 'buff__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-506] null port 'READ_ADDR' ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9435]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized25' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized25' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'buff__parameterized4' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:9444]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized26' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized26' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11687]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized3' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized3' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized1' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11687]
INFO: [Synth 8-638] synthesizing module 'addsub_mult_add__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11687]
INFO: [Synth 8-256] done synthesizing module 'addsub_mult_add__parameterized2' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11687]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized27' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized27' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'add_accum' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11453]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized28' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized28' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'calc__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized29' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized29' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized30' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized30' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'calc__parameterized4' (130#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'add_accum' (131#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:11453]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized31' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized31' (131#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_v7_2_delay__parameterized32' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_delay__parameterized32' (131#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:8884]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:19588]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:19616]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:19622]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:19633]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:19647]
INFO: [Synth 8-3919] null assignment ignored [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:19651]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.g_paths[0].p_path_out_reg[0][fab]' and it is trimmed from '48' to '42' bits. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:19148]
INFO: [Synth 8-256] done synthesizing module 'single_rate__parameterized0' (132#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:15005]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2_viv__parameterized2' (132#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:59686]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_v7_2__parameterized2' (132#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'System_fir_compiler_1_0' (133#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_fir_compiler_1_0/synth/System_fir_compiler_1_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'System_mult_gen_0_1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_mult_gen_0_1/synth/System_mult_gen_0_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_viv__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:20786]
INFO: [Synth 8-638] synthesizing module 'luts' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4688]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (133#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'luts' (134#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4688]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_viv__parameterized0' (135#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:20786]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0__parameterized0' (136#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'System_mult_gen_0_1' (137#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_mult_gen_0_1/synth/System_mult_gen_0_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'System_mult_gen_1_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_mult_gen_1_0/synth/System_mult_gen_1_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_viv__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:20786]
INFO: [Synth 8-638] synthesizing module 'luts__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4688]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized1' (137#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'luts__parameterized0' (137#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4688]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_viv__parameterized2' (137#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:20786]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0__parameterized2' (137#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'System_mult_gen_1_0' (138#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_mult_gen_1_0/synth/System_mult_gen_1_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'System_mult_gen_2_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_mult_gen_2_0/synth/System_mult_gen_2_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_viv__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:20786]
INFO: [Synth 8-638] synthesizing module 'luts__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4688]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized2' (138#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'luts__parameterized1' (138#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4688]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_viv__parameterized4' (138#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:20786]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0__parameterized4' (138#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'System_mult_gen_2_0' (139#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_mult_gen_2_0/synth/System_mult_gen_2_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'System_mult_gen_3_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_mult_gen_3_0/synth/System_mult_gen_3_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_viv__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:20786]
INFO: [Synth 8-638] synthesizing module 'luts__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4688]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized3' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized3' (139#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'luts__parameterized2' (139#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4688]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_viv__parameterized6' (139#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:20786]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0__parameterized6' (139#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'System_mult_gen_3_0' (140#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_mult_gen_3_0/synth/System_mult_gen_3_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'System_mult_gen_4_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_mult_gen_4_0/synth/System_mult_gen_4_0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'System_mult_gen_4_0' (141#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_mult_gen_4_0/synth/System_mult_gen_4_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'System_processing_system7_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/synth/System_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (142#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (143#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (144#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (145#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/synth/System_processing_system7_0_0.v:313]
INFO: [Synth 8-256] done synthesizing module 'System_processing_system7_0_0' (146#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/synth/System_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'System_processing_system7_0_axi_periph_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:1457]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_VU8M13' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_VU8M13' (147#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1P8328M' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1P8328M' (148#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1W30RMS' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1W30RMS' (149#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_P9AWDX' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_P9AWDX' (150#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1ABJY80' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1ABJY80' (151#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:461]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_2DVP8X' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:562]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_2DVP8X' (152#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:562]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_98TCV7' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:663]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_98TCV7' (153#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:663]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_13QM776' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:764]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_13QM776' (154#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:764]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_I8CSO' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:865]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_I8CSO' (155#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:865]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_J8AD5I' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:989]
INFO: [Synth 8-638] synthesizing module 'System_auto_pc_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_auto_pc_0/synth/System_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (156#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (157#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (157#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (157#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (157#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (158#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (159#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (160#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (161#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (162#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (163#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (164#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (165#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (165#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (166#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (167#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (168#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (168#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (168#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (169#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (169#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (169#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (169#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (169#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (169#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (169#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (169#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (170#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (171#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'System_auto_pc_0' (172#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_auto_pc_0/synth/System_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_J8AD5I' (173#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:989]
INFO: [Synth 8-638] synthesizing module 'System_xbar_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xbar_0/synth/System_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (174#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (175#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (176#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (176#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (176#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (176#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (176#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (176#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' (176#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' (176#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' (176#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (177#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (178#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (178#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (179#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (179#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (179#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (179#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (179#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (180#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (181#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (182#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'System_xbar_0' (183#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xbar_0/synth/System_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'System_processing_system7_0_axi_periph_0' (184#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:1457]
INFO: [Synth 8-638] synthesizing module 'System_rst_processing_system7_0_100M_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/synth/System_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (185#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (185#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (186#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (187#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (188#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (189#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'System_rst_processing_system7_0_100M_0' (190#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/synth/System_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'System_switch_port_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_switch_port_0_0/synth/System_switch_port_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'switch_port__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/TD/switch_port_v1_0/7000cf33/switch_port.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'switch_port__parameterized0' (191#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/TD/switch_port_v1_0/7000cf33/switch_port.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'System_switch_port_0_0' (192#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_switch_port_0_0/synth/System_switch_port_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_switch_port_1_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_switch_port_1_0/synth/System_switch_port_1_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'System_switch_port_1_0' (193#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_switch_port_1_0/synth/System_switch_port_1_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_switch_port_2_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_switch_port_2_0/synth/System_switch_port_2_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'switch_port__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/TD/switch_port_v1_0/7000cf33/switch_port.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'switch_port__parameterized2' (193#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/TD/switch_port_v1_0/7000cf33/switch_port.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'System_switch_port_2_0' (194#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_switch_port_2_0/synth/System_switch_port_2_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_switch_port_3_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_switch_port_3_0/synth/System_switch_port_3_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'switch_port__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/TD/switch_port_v1_0/7000cf33/switch_port.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'switch_port__parameterized4' (194#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/TD/switch_port_v1_0/7000cf33/switch_port.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'System_switch_port_3_0' (195#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_switch_port_3_0/synth/System_switch_port_3_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xadc_channel_14_0_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xadc_channel_14_0_0/synth/System_xadc_channel_14_0_0.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_xadc_test' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/TD/xadc_ch14_bipol_v1_3/92a3b9cb/sources_1/new/xadc_test.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_xadc_test' (196#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/TD/xadc_ch14_bipol_v1_3/92a3b9cb/sources_1/new/xadc_test.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'System_xadc_channel_14_0_0' (197#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xadc_channel_14_0_0/synth/System_xadc_channel_14_0_0.vhd:65]
INFO: [Synth 8-638] synthesizing module 'System_xlconcat_0_2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_0_2/synth/System_xlconcat_0_2.vhd:67]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized0' (198#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'System_xlconcat_0_2' (199#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_0_2/synth/System_xlconcat_0_2.vhd:67]
INFO: [Synth 8-638] synthesizing module 'System_xlconcat_1_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_1_0/synth/System_xlconcat_1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized2' (199#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'System_xlconcat_1_0' (200#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_1_0/synth/System_xlconcat_1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'System_xlconcat_2_1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_2_1/synth/System_xlconcat_2_1.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'System_xlconcat_2_1' (201#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_2_1/synth/System_xlconcat_2_1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'System_xlconcat_3_1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_3_1/synth/System_xlconcat_3_1.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'System_xlconcat_3_1' (202#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_3_1/synth/System_xlconcat_3_1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'System_xlconcat_4_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_4_0/synth/System_xlconcat_4_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized4' (202#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'System_xlconcat_4_0' (203#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_4_0/synth/System_xlconcat_4_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'System_xlconcat_5_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_5_0/synth/System_xlconcat_5_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'System_xlconcat_5_0' (204#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_5_0/synth/System_xlconcat_5_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'System_xlconcat_6_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_6_0/synth/System_xlconcat_6_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized6' (204#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'System_xlconcat_6_0' (205#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_6_0/synth/System_xlconcat_6_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'System_xlconcat_7_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_7_0/synth/System_xlconcat_7_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized8' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized8' (205#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'System_xlconcat_7_0' (206#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconcat_7_0/synth/System_xlconcat_7_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'System_xlconstant_0_1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconstant_0_1/sim/System_xlconstant_0_1.vhd:35]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (207#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'System_xlconstant_0_1' (208#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconstant_0_1/sim/System_xlconstant_0_1.vhd:35]
INFO: [Synth 8-638] synthesizing module 'System_xlconstant_1_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconstant_1_0/sim/System_xlconstant_1_0.vhd:35]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized2' (208#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'System_xlconstant_1_0' (209#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconstant_1_0/sim/System_xlconstant_1_0.vhd:35]
INFO: [Synth 8-638] synthesizing module 'System_xlconstant_2_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconstant_2_0/sim/System_xlconstant_2_0.vhd:35]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized4' (209#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'System_xlconstant_2_0' (210#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconstant_2_0/sim/System_xlconstant_2_0.vhd:35]
INFO: [Synth 8-638] synthesizing module 'System_xlconstant_3_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconstant_3_0/sim/System_xlconstant_3_0.vhd:35]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized6' (210#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'System_xlconstant_3_0' (211#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlconstant_3_0/sim/System_xlconstant_3_0.vhd:35]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_0_1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_0_1/synth/System_xlslice_0_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized0' (212#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_0_1' (213#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_0_1/synth/System_xlslice_0_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_1_1' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_1_1/synth/System_xlslice_1_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized2' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized2' (213#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_1_1' (214#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_1_1/synth/System_xlslice_1_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_10_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_10_0/synth/System_xlslice_10_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized4' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized4' (214#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_10_0' (215#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_10_0/synth/System_xlslice_10_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_11_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_11_0/synth/System_xlslice_11_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized6' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized6' (215#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_11_0' (216#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_11_0/synth/System_xlslice_11_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_12_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_12_0/synth/System_xlslice_12_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized8' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized8' (216#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_12_0' (217#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_12_0/synth/System_xlslice_12_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_13_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_13_0/synth/System_xlslice_13_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized10' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized10' (217#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_13_0' (218#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_13_0/synth/System_xlslice_13_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_14_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_14_0/synth/System_xlslice_14_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized12' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized12' (218#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_14_0' (219#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_14_0/synth/System_xlslice_14_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_15_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_15_0/synth/System_xlslice_15_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized14' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized14' (219#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_15_0' (220#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_15_0/synth/System_xlslice_15_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_16_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_16_0/synth/System_xlslice_16_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized16' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized16' (220#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_16_0' (221#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_16_0/synth/System_xlslice_16_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_17_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_17_0/synth/System_xlslice_17_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized18' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized18' (221#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_17_0' (222#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_17_0/synth/System_xlslice_17_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_18_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_18_0/synth/System_xlslice_18_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_18_0' (223#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_18_0/synth/System_xlslice_18_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_2_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_2_0/synth/System_xlslice_2_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized20' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized20' (223#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_2_0' (224#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_2_0/synth/System_xlslice_2_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_21_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_21_0/synth/System_xlslice_21_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized22' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized22' (224#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_21_0' (225#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_21_0/synth/System_xlslice_21_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_3_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_3_0/synth/System_xlslice_3_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_3_0' (226#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_3_0/synth/System_xlslice_3_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_4_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_4_0/synth/System_xlslice_4_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized24' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized24' (226#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_4_0' (227#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_4_0/synth/System_xlslice_4_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_5_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_5_0/synth/System_xlslice_5_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized26' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized26' (227#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_5_0' (228#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_5_0/synth/System_xlslice_5_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_6_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_6_0/synth/System_xlslice_6_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_6_0' (229#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_6_0/synth/System_xlslice_6_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_7_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_7_0/synth/System_xlslice_7_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_7_0' (230#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_7_0/synth/System_xlslice_7_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_8_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_8_0/synth/System_xlslice_8_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized28' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized28' (230#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_8_0' (231#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_8_0/synth/System_xlslice_8_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'System_xlslice_9_0' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_9_0/synth/System_xlslice_9_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized30' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized30' (231#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'System_xlslice_9_0' (232#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_xlslice_9_0/synth/System_xlslice_9_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'System' (233#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/hdl/System.vhd:2766]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12928]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (234#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:12928]
INFO: [Synth 8-256] done synthesizing module 'System_wrapper' (235#1) [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/imports/hdl/System_wrapper.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:15 ; elapsed = 00:08:05 . Memory (MB): peak = 842.703 ; gain = 309.492 ; free physical = 151 ; free virtual = 0
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i2s_rx:rst to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/Nolan/ac_interface_v1_1/1496835f/ac_interface.sv:99]
WARNING: [Synth 8-3295] tying undriven pin i2s_tx:rst to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/Nolan/ac_interface_v1_1/1496835f/ac_interface.sv:107]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_aw_prog_full_thresh[3] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_aw_prog_full_thresh[2] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_aw_prog_full_thresh[1] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_aw_prog_full_thresh[0] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_aw_prog_empty_thresh[3] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_aw_prog_empty_thresh[2] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_aw_prog_empty_thresh[1] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_aw_prog_empty_thresh[0] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_full_thresh[9] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_full_thresh[8] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_full_thresh[7] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_full_thresh[6] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_full_thresh[5] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_full_thresh[4] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_full_thresh[3] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_full_thresh[2] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_full_thresh[1] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_full_thresh[0] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_empty_thresh[9] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_empty_thresh[8] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_empty_thresh[7] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_empty_thresh[6] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_empty_thresh[5] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_empty_thresh[4] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_empty_thresh[3] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_empty_thresh[2] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_empty_thresh[1] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_w_prog_empty_thresh[0] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_b_prog_full_thresh[3] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_b_prog_full_thresh[2] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_b_prog_full_thresh[1] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_b_prog_full_thresh[0] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_b_prog_empty_thresh[3] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_b_prog_empty_thresh[2] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_b_prog_empty_thresh[1] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
WARNING: [Synth 8-3295] tying undriven pin COMP_FIFO:axi_b_prog_empty_thresh[0] to constant 0 [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:296]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:18 ; elapsed = 00:08:09 . Memory (MB): peak = 842.703 ; gain = 309.492 ; free physical = 150 ; free virtual = 0
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'System_i/clk_wiz_0/U0/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_clk_wiz.vhd:123]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1040.699 ; gain = 6.000 ; free physical = 110 ; free virtual = 0
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0_board.xdc] for cell 'System_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0_board.xdc] for cell 'System_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0.xdc] for cell 'System_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0.xdc] for cell 'System_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc] for cell 'System_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc] for cell 'System_i/axi_gpio_0/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc] for cell 'System_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc] for cell 'System_i/axi_gpio_0/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0_board.xdc] for cell 'System_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0_board.xdc] for cell 'System_i/axi_gpio_1/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0.xdc] for cell 'System_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_1_0/System_axi_gpio_1_0.xdc] for cell 'System_i/axi_gpio_1/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_3_0/System_axi_gpio_3_0_board.xdc] for cell 'System_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_3_0/System_axi_gpio_3_0_board.xdc] for cell 'System_i/axi_gpio_3/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_3_0/System_axi_gpio_3_0.xdc] for cell 'System_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_3_0/System_axi_gpio_3_0.xdc] for cell 'System_i/axi_gpio_3/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_2_0/System_axi_gpio_2_0_board.xdc] for cell 'System_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_2_0/System_axi_gpio_2_0_board.xdc] for cell 'System_i/axi_gpio_2/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_2_0/System_axi_gpio_2_0.xdc] for cell 'System_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_2_0/System_axi_gpio_2_0.xdc] for cell 'System_i/axi_gpio_2/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_4_0/System_axi_gpio_4_0_board.xdc] for cell 'System_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_4_0/System_axi_gpio_4_0_board.xdc] for cell 'System_i/axi_gpio_4/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_4_0/System_axi_gpio_4_0.xdc] for cell 'System_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_4_0/System_axi_gpio_4_0.xdc] for cell 'System_i/axi_gpio_4/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_5_0/System_axi_gpio_5_0_board.xdc] for cell 'System_i/axi_gpio_5/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_5_0/System_axi_gpio_5_0_board.xdc] for cell 'System_i/axi_gpio_5/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_5_0/System_axi_gpio_5_0.xdc] for cell 'System_i/axi_gpio_5/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_5_0/System_axi_gpio_5_0.xdc] for cell 'System_i/axi_gpio_5/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/TD/xadc_ch14_bipol_v1_3/92a3b9cb/constrs_1/imports/Vivado/ZYBO_Master.xdc] for cell 'System_i/xadc_channel_14_0/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/TD/xadc_ch14_bipol_v1_3/92a3b9cb/constrs_1/imports/Vivado/ZYBO_Master.xdc] for cell 'System_i/xadc_channel_14_0/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_board.xdc] for cell 'System_i/clk_wiz_0/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_board.xdc] for cell 'System_i/clk_wiz_0/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc] for cell 'System_i/clk_wiz_0/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc] for cell 'System_i/clk_wiz_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1052.699 ; gain = 12.000 ; free physical = 143 ; free virtual = 0
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_6_0/System_axi_gpio_6_0_board.xdc] for cell 'System_i/axi_gpio_6/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_6_0/System_axi_gpio_6_0_board.xdc] for cell 'System_i/axi_gpio_6/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_6_0/System_axi_gpio_6_0.xdc] for cell 'System_i/axi_gpio_6/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_6_0/System_axi_gpio_6_0.xdc] for cell 'System_i/axi_gpio_6/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_7_0/System_axi_gpio_7_0_board.xdc] for cell 'System_i/axi_gpio_7/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_7_0/System_axi_gpio_7_0_board.xdc] for cell 'System_i/axi_gpio_7/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_7_0/System_axi_gpio_7_0.xdc] for cell 'System_i/axi_gpio_7/U0'
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/bd/System/ip/System_axi_gpio_7_0/System_axi_gpio_7_0.xdc] for cell 'System_i/axi_gpio_7/U0'
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/constrs_1/new/System.xdc]
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/constrs_1/new/System.xdc]
Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1801 instances were transformed.
  FDR => FDRE: 1086 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MULT_AND => LUT2: 712 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1092.703 ; gain = 0.000 ; free physical = 122 ; free virtual = 0
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:08:52 ; elapsed = 00:10:10 . Memory (MB): peak = 1092.703 ; gain = 559.492 ; free physical = 161 ; free virtual = 0
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:08:52 ; elapsed = 00:10:10 . Memory (MB): peak = 1092.703 ; gain = 559.492 ; free physical = 161 ; free virtual = 0
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for System_i. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for System_i/processing_system7_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for System_i/processing_system7_0_axi_periph. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for System_i/rst_processing_system7_0_100M. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for System_i/axi_fifo_mm_s_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for System_i/processing_system7_0_axi_periph/xbar. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_1. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_3. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_2. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for System_i/xlconstant_1. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_4. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_5. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for System_i/xadc_channel_14_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for System_i/clk_wiz_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for System_i/ac_interface_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for System_i/dds_compiler_1. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true for System_i/xlslice_6. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for System_i/xlslice_7. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for System_i/xlslice_3. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for System_i/cic_compiler_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for System_i/cordic_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for System_i/xlslice_5. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for System_i/cmpy_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for System_i/xlconcat_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property DONT_TOUCH = true for System_i/xlconcat_2. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for System_i/c_counter_binary_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 85).
Applied set_property DONT_TOUCH = true for System_i/mult_gen_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for System_i/xlslice_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 91).
Applied set_property DONT_TOUCH = true for System_i/xlslice_1. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for System_i/switch_port_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 97).
Applied set_property DONT_TOUCH = true for System_i/xlslice_2. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 100).
Applied set_property DONT_TOUCH = true for System_i/delayz1z2_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 103).
Applied set_property DONT_TOUCH = true for System_i/c_addsub_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 106).
Applied set_property DONT_TOUCH = true for System_i/xlslice_4. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 109).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_6. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 112).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_7. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 115).
Applied set_property DONT_TOUCH = true for System_i/switch_port_1. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 118).
Applied set_property DONT_TOUCH = true for System_i/xlslice_8. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property DONT_TOUCH = true for System_i/xlconcat_6. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 124).
Applied set_property DONT_TOUCH = true for System_i/xlconstant_2. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 127).
Applied set_property DONT_TOUCH = true for System_i/fir_compiler_1. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 130).
Applied set_property DONT_TOUCH = true for System_i/switch_port_2. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 133).
Applied set_property DONT_TOUCH = true for System_i/xlslice_12. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 136).
Applied set_property DONT_TOUCH = true for System_i/mult_gen_1. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for System_i/dds_compiler_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 142).
Applied set_property DONT_TOUCH = true for System_i/xlslice_14. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 145).
Applied set_property DONT_TOUCH = true for System_i/xlconcat_3. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 148).
Applied set_property DONT_TOUCH = true for System_i/xlconstant_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 151).
Applied set_property DONT_TOUCH = true for System_i/xlslice_16. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 154).
Applied set_property DONT_TOUCH = true for System_i/fir_compiler_0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 157).
Applied set_property DONT_TOUCH = true for System_i/mult_gen_2. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 160).
Applied set_property DONT_TOUCH = true for System_i/xlslice_9. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 163).
Applied set_property DONT_TOUCH = true for System_i/xlconcat_1. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 166).
Applied set_property DONT_TOUCH = true for System_i/mult_gen_3. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 169).
Applied set_property DONT_TOUCH = true for System_i/mult_gen_4. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 172).
Applied set_property DONT_TOUCH = true for System_i/xlslice_10. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 175).
Applied set_property DONT_TOUCH = true for System_i/xlslice_11. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 178).
Applied set_property DONT_TOUCH = true for System_i/xlslice_15. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 181).
Applied set_property DONT_TOUCH = true for System_i/xlslice_17. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 184).
Applied set_property DONT_TOUCH = true for System_i/xlslice_18. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 187).
Applied set_property DONT_TOUCH = true for System_i/xlconcat_4. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 190).
Applied set_property DONT_TOUCH = true for System_i/switch_port_3. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 193).
Applied set_property DONT_TOUCH = true for System_i/xlconcat_5. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 196).
Applied set_property DONT_TOUCH = true for System_i/xlslice_21. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 199).
Applied set_property DONT_TOUCH = true for System_i/xlconstant_3. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 202).
Applied set_property DONT_TOUCH = true for System_i/xlslice_13. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 205).
Applied set_property DONT_TOUCH = true for System_i/xlconcat_7. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 208).
Applied set_property DONT_TOUCH = true for System_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 211).
Applied set_property DONT_TOUCH = true for System_i/processing_system7_0/inst. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 214).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_0/U0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 227).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_1/U0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 237).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_3/U0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 245).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_2/U0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 253).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_4/U0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 261).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_5/U0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 269).
Applied set_property DONT_TOUCH = true for System_i/xadc_channel_14_0/U0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 277).
Applied set_property DONT_TOUCH = true for System_i/clk_wiz_0/U0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 280).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_6/U0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 302).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_7/U0. (constraint file  /home/rd/vivado-outputs/XADC_3_DEM/XADC.runs/synth_1/dont_touch.xdc, line 310).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:08:56 ; elapsed = 00:10:16 . Memory (MB): peak = 1092.703 ; gain = 559.492 ; free physical = 161 ; free virtual = 0
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'right_reg' and it is trimmed from '32' to '31' bits. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/Nolan/ac_interface_v1_1/1496835f/i2s_rx.sv:57]
ROM "AC_BCLK" won't be mapped to RAM because it is too sparse.
ROM "AC_LRCLK" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "px_cnt_max" won't be mapped to RAM because it is too sparse.
ROM "ip_rate_cnt_max_unreg" won't be mapped to RAM because it is too sparse.
ROM "rate_cnt_max" won't be mapped to RAM because it is too sparse.
ROM "op_rate_max" won't be mapped to RAM because it is too sparse.
ROM "comb_px_cnt_max" won't be mapped to RAM because it is too sparse.
Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_en_cntrl_reg' into 'g_semi_parallel_and_smac.base_en_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:57197]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_max_cntrl_reg' into 'g_semi_parallel_and_smac.base_max_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:57199]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.we_gen_reg' into 'g_semi_parallel_and_smac.we_gen_cntrl_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:57202]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.we_flush_reg' into 'g_semi_parallel_and_smac.we_gen_cntrl_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:57218]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.we_gen_algn_reg' and it is trimmed from '3' to '2' bits. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:57367]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.base_max_algn_reg' and it is trimmed from '3' to '2' bits. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:57378]
ROM "add" won't be mapped to RAM because it is too sparse.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic.
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_en_cntrl_reg' into 'g_semi_parallel_and_smac.base_en_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17434]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.base_max_cntrl_reg' into 'g_semi_parallel_and_smac.base_max_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17436]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.we_gen_reg' into 'g_semi_parallel_and_smac.we_gen_cntrl_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17439]
INFO: [Synth 8-4471] merging register 'g_semi_parallel_and_smac.we_flush_reg' into 'g_semi_parallel_and_smac.we_gen_cntrl_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17470]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.we_gen_algn_reg' and it is trimmed from '3' to '2' bits. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17616]
INFO: [Synth 8-3936] Found unconnected internal register 'g_semi_parallel_and_smac.base_max_algn_reg' and it is trimmed from '3' to '2' bits. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:17627]
ROM "add" won't be mapped to RAM because it is too sparse.
ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
WARNING: [Synth 8-3848] Net axi_aw_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:231]
WARNING: [Synth 8-3848] Net axi_aw_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:232]
WARNING: [Synth 8-3848] Net axi_w_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:242]
WARNING: [Synth 8-3848] Net axi_w_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:243]
WARNING: [Synth 8-3848] Net axi_b_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:253]
WARNING: [Synth 8-3848] Net axi_b_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:254]
WARNING: [Synth 8-3848] Net axi_ar_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:264]
WARNING: [Synth 8-3848] Net axi_ar_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:265]
WARNING: [Synth 8-3848] Net axi_r_prog_full_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:275]
WARNING: [Synth 8-3848] Net axi_r_prog_empty_thresh_axi_fifo in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:276]
WARNING: [Synth 8-3848] Net axis_prog_full_thresh in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:292]
WARNING: [Synth 8-3848] Net axis_prog_empty_thresh in module/entity axis_fg does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:293]
WARNING: [Synth 8-3848] Net axi_aw_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:231]
WARNING: [Synth 8-3848] Net axi_aw_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:232]
WARNING: [Synth 8-3848] Net axi_w_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:242]
WARNING: [Synth 8-3848] Net axi_w_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:243]
WARNING: [Synth 8-3848] Net axi_b_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:253]
WARNING: [Synth 8-3848] Net axi_b_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:254]
WARNING: [Synth 8-3848] Net axi_ar_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:264]
WARNING: [Synth 8-3848] Net axi_ar_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:265]
WARNING: [Synth 8-3848] Net axi_r_prog_full_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:275]
WARNING: [Synth 8-3848] Net axi_r_prog_empty_thresh_axi_fifo in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:276]
WARNING: [Synth 8-3848] Net axis_prog_full_thresh in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:292]
WARNING: [Synth 8-3848] Net axis_prog_empty_thresh in module/entity axis_fg__parameterized0 does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_fifo_mm_s_v4_1/45548547/hdl/src/vhdl/axis_fg.vhd:293]
WARNING: [Synth 8-3848] Net bc_in in module/entity emb_calc does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9549]
WARNING: [Synth 8-3848] Net ac_in in module/entity emb_calc does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9546]
WARNING: [Synth 8-3848] Net pre_addsub_src in module/entity emb_calc does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:9564]
WARNING: [Synth 8-3848] Net sum_in_casc in module/entity int_comb_stage_folded does not have driver. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cic_compiler_v4_0/df500dbe/hdl/cic_compiler_v4_0_vh_rfs.vhd:12145]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:09:22 ; elapsed = 00:10:49 . Memory (MB): peak = 1092.703 ; gain = 559.492 ; free physical = 156 ; free virtual = 0
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'System_i/cic_compiler_0/U0/i_synth/\decimator.decimation_filter /comb/\gen_stages[0].gen_folded.int_comb_stage /\gen_split_accum[0].gen_mem_we ' (cic_compiler_v4_0_delay_bit__parameterized0) to 'System_i/cic_compiler_0/U0/i_synth/\decimator.decimation_filter /comb/\gen_stages[0].gen_folded.int_comb_stage /\gen_split_accum[0].gen_comb_mem_src.gen_en_dly '
INFO: [Synth 8-223] decloning instance 'System_i/fir_compiler_0/U0/i_synth/\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol /\g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay ' (fir_compiler_v7_2_delay__parameterized6) to 'System_i/fir_compiler_0/U0/i_synth/\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol /\g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay '
INFO: [Synth 8-223] decloning instance 'System_i/fir_compiler_0/U0/i_synth/\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol /\g_semi_parallel_and_smac.g_paths[0].g_dynamic_pcin.i_sel_const ' (fir_compiler_v7_2_delay__parameterized8) to 'System_i/fir_compiler_0/U0/i_synth/\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol /\g_semi_parallel_and_smac.g_paths[1].g_dynamic_pcin.i_sel_const '
INFO: [Synth 8-223] decloning instance 'System_i/fir_compiler_0/U0/i_synth/\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr ' (cntrl_delay) to 'System_i/fir_compiler_0/U0/i_synth/\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol /\g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr '
INFO: [Synth 8-223] decloning instance 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay ' (fir_compiler_v7_2_delay__parameterized6) to 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay '
INFO: [Synth 8-223] decloning instance 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[1].i_coln_cntrl_and_addr ' (cntrl_delay__parameterized1) to 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_coln_cntrl_and_addr[1].i_coln_cntrl_and_addr '
INFO: [Synth 8-223] decloning instance 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_coln_cntrl_and_addr[2].i_coln_cntrl_and_addr ' (cntrl_delay__parameterized1) to 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_coln_cntrl_and_addr[2].i_coln_cntrl_and_addr '
INFO: [Synth 8-223] decloning instance 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_coln_cntrl_and_addr[3].i_coln_cntrl_and_addr ' (cntrl_delay__parameterized1) to 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_coln_cntrl_and_addr[3].i_coln_cntrl_and_addr '
INFO: [Synth 8-223] decloning instance 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_coln_cntrl_and_addr[4].i_coln_cntrl_and_addr ' (cntrl_delay__parameterized1) to 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[4].g_coln_cntrl_and_addr[4].i_coln_cntrl_and_addr '
INFO: [Synth 8-223] decloning instance 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[4].g_coln_cntrl_and_addr[5].i_coln_cntrl_and_addr ' (cntrl_delay__parameterized1) to 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[5].g_coln_cntrl_and_addr[5].i_coln_cntrl_and_addr '
INFO: [Synth 8-223] decloning instance 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[5].g_coln_cntrl_and_addr[6].i_coln_cntrl_and_addr ' (cntrl_delay__parameterized1) to 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_coln_cntrl_and_addr[6].i_coln_cntrl_and_addr '
INFO: [Synth 8-223] decloning instance 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_coln_cntrl_and_addr[7].i_coln_cntrl_and_addr ' (cntrl_delay__parameterized1) to 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[7].g_coln_cntrl_and_addr[7].i_coln_cntrl_and_addr '
INFO: [Synth 8-223] decloning instance 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[7].g_coln_cntrl_and_addr[8].i_coln_cntrl_and_addr ' (cntrl_delay__parameterized1) to 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[8].g_coln_cntrl_and_addr[8].i_coln_cntrl_and_addr '
INFO: [Synth 8-223] decloning instance 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[8].g_coln_cntrl_and_addr[9].i_coln_cntrl_and_addr ' (cntrl_delay__parameterized1) to 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[9].g_coln_cntrl_and_addr[9].i_coln_cntrl_and_addr '
INFO: [Synth 8-223] decloning instance 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[9].g_coln_cntrl_and_addr[10].i_coln_cntrl_and_addr ' (cntrl_delay__parameterized1) to 'System_i/fir_compiler_1/U0/i_synth/\g_single_rate.i_single_rate /\g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[10].g_coln_cntrl_and_addr[10].i_coln_cntrl_and_addr '

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:09:22 ; elapsed = 00:10:49 . Memory (MB): peak = 1092.703 ; gain = 559.492 ; free physical = 156 ; free virtual = 0
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
ROM "inst/AC_BCLK" won't be mapped to RAM because it is too sparse.
ROM "inst/AC_LRCLK" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:382]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:382]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:382]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:382]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:382]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:382]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:382]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/1423a4f6/hdl/src/vhdl/slave_attachment.vhd:382]
ROM "decimator.decimation_filter/op_rate_max" won't be mapped to RAM because it is too sparse.
ROM "decimator.decimation_filter/comb_px_cnt_max" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'i_synth/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' into 'i_synth/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[24:0]' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4225]
Trying to map ROM "i_dds/I_SINCOS.i_std_rom.i_rom/p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
INFO: [Synth 8-4471] merging register 'g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_paths[0].g_dynamic_pcin.p_casc_reg[0][fab][47:0]' into 'g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_paths[1].g_dynamic_pcin.p_casc_reg[0][fab][47:0]' [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/fir_compiler_v7_2/d948b986/hdl/fir_compiler_v7_2_vh_rfs.vhd:58051]
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/rd/vivado-outputs/XADC_3_DEM/XADC.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:09:31 ; elapsed = 00:11:01 . Memory (MB): peak = 1092.703 ; gain = 559.492 ; free physical = 155 ; free virtual = 0
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:09:31 ; elapsed = 00:11:01 . Memory (MB): peak = 1092.703 ; gain = 559.492 ; free physical = 155 ; free virtual = 0

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[31] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.vacancy_i_reg[0] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[0] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[0] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[32] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[0] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[0] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.ram_aempty_i_reg ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.flush_data_reg ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.flush_datax2_reg ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_semi_parallel_and_smac.phase_max_reg ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.flush_data_reg ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/gen_reg.d_reg_reg[0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.flush_datax2_reg ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[1].cntrl_reg[1][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[1].cntrl_reg[1][1] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[1].cntrl_reg[1][2] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[1].cntrl_reg[1][4] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[1].cntrl_reg[1][5] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[2].cntrl_reg[2][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[2].cntrl_reg[2][1] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[2].cntrl_reg[2][2] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[2].cntrl_reg[2][4] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[2].cntrl_reg[2][5] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[3].cntrl_reg[3][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[3].cntrl_reg[3][1] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[3].cntrl_reg[3][2] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[3].cntrl_reg[3][4] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[3].cntrl_reg[3][5] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][1] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][2] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][4] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[4].cntrl_reg[4][5] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[5].cntrl_reg[5][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[5].cntrl_reg[5][1] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[5].cntrl_reg[5][2] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[5].cntrl_reg[5][4] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[5].cntrl_reg[5][5] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[6].cntrl_reg[6][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[6].cntrl_reg[6][1] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[6].cntrl_reg[6][2] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[6].cntrl_reg[6][4] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[6].cntrl_reg[6][5] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[7].cntrl_reg[7][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[7].cntrl_reg[7][1] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[7].cntrl_reg[7][2] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[7].cntrl_reg[7][4] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[7].cntrl_reg[7][5] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[8].cntrl_reg[8][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[8].cntrl_reg[8][1] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[8].cntrl_reg[8][2] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[8].cntrl_reg[8][4] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[8].cntrl_reg[8][5] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[9].cntrl_reg[9][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[9].cntrl_reg[9][1] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[9].cntrl_reg[9][2] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[9].cntrl_reg[9][4] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[9].cntrl_reg[9][5] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[10].cntrl_reg[10][0] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[10].cntrl_reg[10][1] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[10].cntrl_reg[10][2] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[10].cntrl_reg[10][4] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[10].cntrl_reg[10][5] ) is unused and will be removed from module fir_compiler_v7_2_viv__parameterized2.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:09:53 ; elapsed = 00:11:29 . Memory (MB): peak = 1092.707 ; gain = 559.496 ; free physical = 155 ; free virtual = 0
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:09:53 ; elapsed = 00:11:29 . Memory (MB): peak = 1092.707 ; gain = 559.496 ; free physical = 155 ; free virtual = 0
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:09:53 ; elapsed = 00:11:29 . Memory (MB): peak = 1092.707 ; gain = 559.496 ; free physical = 155 ; free virtual = 0

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:09:53 ; elapsed = 00:11:29 . Memory (MB): peak = 1092.707 ; gain = 559.496 ; free physical = 155 ; free virtual = 0
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:39 ; elapsed = 00:12:27 . Memory (MB): peak = 1105.699 ; gain = 572.488 ; free physical = 167 ; free virtual = 0
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:45 ; elapsed = 00:12:35 . Memory (MB): peak = 1130.715 ; gain = 597.504 ; free physical = 160 ; free virtual = 0
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/sig_txd_dest_reg[3] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/sig_txd_dest_reg[2] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/sig_txd_dest_reg[1] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/COMP_IPIC2AXI_S/sig_txd_dest_reg[0] ) is unused and will be removed from module System_axi_fifo_mm_s_0_0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance \i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:18 ; elapsed = 00:13:17 . Memory (MB): peak = 1141.965 ; gain = 608.754 ; free physical = 153 ; free virtual = 0
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 32 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 33 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:24 ; elapsed = 00:13:24 . Memory (MB): peak = 1141.965 ; gain = 608.754 ; free physical = 151 ; free virtual = 0
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:24 ; elapsed = 00:13:24 . Memory (MB): peak = 1141.965 ; gain = 608.754 ; free physical = 151 ; free virtual = 0
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:33 ; elapsed = 00:13:35 . Memory (MB): peak = 1144.965 ; gain = 611.754 ; free physical = 148 ; free virtual = 0
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     7|
|3     |CARRY4     |   242|
|4     |DSP48E1    |     2|
|5     |DSP48E1_1  |     2|
|6     |DSP48E1_2  |     1|
|7     |DSP48E1_3  |    15|
|8     |DSP48E1_4  |     1|
|9     |GND        |     1|
|10    |INV        |     2|
|11    |LUT1       |   372|
|12    |LUT2       |  1218|
|13    |LUT3       |  4159|
|14    |LUT4       |  1081|
|15    |LUT5       |   484|
|16    |LUT6       |  1053|
|17    |MMCME2_ADV |     1|
|18    |MULT_AND   |   712|
|19    |MUXCY      |  4253|
|20    |MUXCY_L    |    94|
|21    |MUXF7      |   543|
|22    |MUXF8      |     1|
|23    |PS7        |     1|
|24    |RAM64M     |    14|
|25    |RAM64X1D   |     2|
|26    |RAMB18E1   |     1|
|27    |RAMB18E1_2 |     1|
|28    |RAMB36E1   |     2|
|29    |SRL16      |     1|
|30    |SRL16E     |   184|
|31    |SRLC32E    |  1126|
|32    |VCC        |     1|
|33    |XADC       |     1|
|34    |XORCY      |  4315|
|35    |FDCE       |   159|
|36    |FDPE       |    36|
|37    |FDR        |   724|
|38    |FDRE       |  8742|
|39    |FDSE       |   283|
|40    |IBUF       |    13|
|41    |IOBUF      |     2|
|42    |OBUF       |    20|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:34 ; elapsed = 00:13:37 . Memory (MB): peak = 1144.965 ; gain = 611.754 ; free physical = 148 ; free virtual = 0
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 133 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:55 ; elapsed = 00:11:26 . Memory (MB): peak = 1144.965 ; gain = 284.922 ; free physical = 147 ; free virtual = 0
Synthesis Optimization Complete : Time (s): cpu = 00:11:34 ; elapsed = 00:13:37 . Memory (MB): peak = 1144.965 ; gain = 611.754 ; free physical = 147 ; free virtual = 0
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'System_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'System_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 6146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. System_i/clk_wiz_0/U0/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and System_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 97 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2666 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1209 instances
  FDR => FDRE: 724 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MULT_AND => LUT2: 712 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 2 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1743 Infos, 248 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:54 ; elapsed = 00:14:01 . Memory (MB): peak = 1186.965 ; gain = 576.922 ; free physical = 139 ; free virtual = 0
# write_checkpoint -noxdef System_wrapper.dcp
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1186.969 ; gain = 0.004 ; free physical = 133 ; free virtual = 0
# catch { report_utilization -file System_wrapper_utilization_synth.rpt -pb System_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1186.969 ; gain = 0.000 ; free physical = 122 ; free virtual = 0
INFO: [Common 17-206] Exiting Vivado at Sun Apr 23 10:48:34 2017...
