//
// Generated by LLVM NVPTX Back-End
//

.version 6.4
.target sm_60
.address_size 64

	// .globl	AddrTrans

.visible .func  (.param .b64 func_retval0) AddrTrans(
	.param .b64 AddrTrans_param_0,
	.param .b64 AddrTrans_param_1
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<19>;

	ld.param.u64 	%rd6, [AddrTrans_param_1];
	ld.u32 	%r1, [%rd6];
	setp.lt.s32 	%p1, %r1, 1;
	mov.u64 	%rd18, 0;
	@%p1 bra 	LBB0_7;
	ld.param.u64 	%rd5, [AddrTrans_param_0];
	add.s32 	%r11, %r1, 1;
	mov.u32 	%r13, 1;
	bra.uni 	LBB0_2;
LBB0_6:
	setp.lt.s32 	%p4, %r13, %r14;
	mov.u32 	%r11, %r14;
	@%p4 bra 	LBB0_2;
	bra.uni 	LBB0_7;
LBB0_2:
	add.s32 	%r10, %r11, %r13;
	shl.b32 	%r14, %r10, 1;
	mul.wide.s32 	%rd8, %r14, 32;
	add.s64 	%rd9, %rd6, %rd8;
	ld.u64 	%rd2, [%rd9];
	setp.gt.u64 	%p2, %rd2, %rd5;
	@%p2 bra 	LBB0_6;
	cvt.s64.s32 	%rd1, %r14;
	shl.b64 	%rd10, %rd1, 5;
	add.s64 	%rd11, %rd6, %rd10;
	ld.u64 	%rd12, [%rd11+8];
	setp.le.u64 	%p3, %rd12, %rd5;
	@%p3 bra 	LBB0_5;
	bra.uni 	LBB0_4;
LBB0_5:
	or.b32  	%r13, %r14, 1;
	mov.u32 	%r14, %r11;
	bra.uni 	LBB0_6;
LBB0_4:
	sub.s64 	%rd13, %rd5, %rd2;
	ld.u64 	%rd16, [%rd11+16];
	add.s64 	%rd18, %rd13, %rd16;
LBB0_7:
	st.param.b64 	[func_retval0+0], %rd18;
	ret;

}

