<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RISCVDisassembler.cpp source code [llvm/llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>RISCV</a>/<a href='./'>Disassembler</a>/<a href='RISCVDisassembler.cpp.html'>RISCVDisassembler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- RISCVDisassembler.cpp - Disassembler for RISCV --------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the RISCVDisassembler class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../MCTargetDesc/RISCVBaseInfo.h.html">"MCTargetDesc/RISCVBaseInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../MCTargetDesc/RISCVMCTargetDesc.h.html">"MCTargetDesc/RISCVMCTargetDesc.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../TargetInfo/RISCVTargetInfo.h.html">"TargetInfo/RISCVTargetInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html">"llvm/MC/MCDisassembler/MCDisassembler.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixedLenDisassembler.h.html">"llvm/MC/MCFixedLenDisassembler.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/Support/Endian.h.html">"llvm/Support/Endian.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "riscv-disassembler"</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>typedef</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <dfn class="typedef" id="DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</dfn>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>namespace</b> {</td></tr>
<tr><th id="33">33</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RISCVDisassembler" title='(anonymous namespace)::RISCVDisassembler' data-ref="(anonymousnamespace)::RISCVDisassembler" data-ref-filename="(anonymousnamespace)..RISCVDisassembler">RISCVDisassembler</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> {</td></tr>
<tr><th id="34">34</th><td>  <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> <em>const</em>&gt; <em>const</em> <dfn class="tu decl field" id="(anonymousnamespace)::RISCVDisassembler::MCII" title='(anonymous namespace)::RISCVDisassembler::MCII' data-type='const std::unique_ptr&lt;const MCInstrInfo&gt;' data-ref="(anonymousnamespace)::RISCVDisassembler::MCII" data-ref-filename="(anonymousnamespace)..RISCVDisassembler..MCII">MCII</dfn>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>public</b>:</td></tr>
<tr><th id="37">37</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_117RISCVDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEPKNS1_11MCInstrInfoE" title='(anonymous namespace)::RISCVDisassembler::RISCVDisassembler' data-type='void (anonymous namespace)::RISCVDisassembler::RISCVDisassembler(const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx, const llvm::MCInstrInfo * MCII)' data-ref="_ZN12_GLOBAL__N_117RISCVDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEPKNS1_11MCInstrInfoE" data-ref-filename="_ZN12_GLOBAL__N_117RISCVDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEPKNS1_11MCInstrInfoE">RISCVDisassembler</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="1STI" data-ref-filename="1STI">STI</dfn>, <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col2 decl" id="2Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="2Ctx" data-ref-filename="2Ctx">Ctx</dfn>,</td></tr>
<tr><th id="38">38</th><td>                    <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" data-ref-filename="llvm..MCInstrInfo">MCInstrInfo</a> <em>const</em> *<dfn class="local col3 decl" id="3MCII" title='MCII' data-type='const llvm::MCInstrInfo *' data-ref="3MCII" data-ref-filename="3MCII">MCII</dfn>)</td></tr>
<tr><th id="39">39</th><td>      : <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a><a class="ref fn" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE" title='llvm::MCDisassembler::MCDisassembler' data-ref="_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZN4llvm14MCDisassemblerC1ERKNS_15MCSubtargetInfoERNS_9MCContextE">(</a><a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>, <a class="local col2 ref" href="#2Ctx" title='Ctx' data-ref="2Ctx" data-ref-filename="2Ctx">Ctx</a>), <a class="tu member field" href="#(anonymousnamespace)::RISCVDisassembler::MCII" title='(anonymous namespace)::RISCVDisassembler::MCII' data-use='w' data-ref="(anonymousnamespace)::RISCVDisassembler::MCII" data-ref-filename="(anonymousnamespace)..RISCVDisassembler..MCII">MCII</a><span class='ref fn' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE" data-ref-filename="_ZNSt10unique_ptrC1ENSt15__uniq_ptr_implIT_T0_E7pointerE">(</span><a class="local col3 ref" href="#3MCII" title='MCII' data-ref="3MCII" data-ref-filename="3MCII">MCII</a>) {}</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <a class="virtual tu decl fn" href="#_ZNK12_GLOBAL__N_117RISCVDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE" title='(anonymous namespace)::RISCVDisassembler::getInstruction' data-type='llvm::MCDisassembler::DecodeStatus (anonymous namespace)::RISCVDisassembler::getInstruction(llvm::MCInst &amp; Instr, uint64_t &amp; Size, ArrayRef&lt;uint8_t&gt; Bytes, uint64_t Address, llvm::raw_ostream &amp; CStream) const' data-ref="_ZNK12_GLOBAL__N_117RISCVDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE" data-ref-filename="_ZNK12_GLOBAL__N_117RISCVDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE">getInstruction</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="4Instr" title='Instr' data-type='llvm::MCInst &amp;' data-ref="4Instr" data-ref-filename="4Instr">Instr</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col5 decl" id="5Size" title='Size' data-type='uint64_t &amp;' data-ref="5Size" data-ref-filename="5Size">Size</dfn>,</td></tr>
<tr><th id="42">42</th><td>                              <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="local col6 decl" id="6Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="6Bytes" data-ref-filename="6Bytes">Bytes</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="7Address" title='Address' data-type='uint64_t' data-ref="7Address" data-ref-filename="7Address">Address</dfn>,</td></tr>
<tr><th id="43">43</th><td>                              <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="8CStream" title='CStream' data-type='llvm::raw_ostream &amp;' data-ref="8CStream" data-ref-filename="8CStream">CStream</dfn>) <em>const</em> override;</td></tr>
<tr><th id="44">44</th><td>};</td></tr>
<tr><th id="45">45</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> *<dfn class="tu decl def fn" id="_ZL23createRISCVDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createRISCVDisassembler' data-type='llvm::MCDisassembler * createRISCVDisassembler(const llvm::Target &amp; T, const llvm::MCSubtargetInfo &amp; STI, llvm::MCContext &amp; Ctx)' data-ref="_ZL23createRISCVDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZL23createRISCVDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createRISCVDisassembler</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target" data-ref-filename="llvm..Target">Target</a> &amp;<dfn class="local col9 decl" id="9T" title='T' data-type='const llvm::Target &amp;' data-ref="9T" data-ref-filename="9T">T</dfn>,</td></tr>
<tr><th id="48">48</th><td>                                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="10STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="10STI" data-ref-filename="10STI">STI</dfn>,</td></tr>
<tr><th id="49">49</th><td>                                               <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col1 decl" id="11Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="11Ctx" data-ref-filename="11Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="50">50</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::RISCVDisassembler" title='(anonymous namespace)::RISCVDisassembler' data-ref="(anonymousnamespace)::RISCVDisassembler" data-ref-filename="(anonymousnamespace)..RISCVDisassembler">RISCVDisassembler</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_117RISCVDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEPKNS1_11MCInstrInfoE" title='(anonymous namespace)::RISCVDisassembler::RISCVDisassembler' data-use='c' data-ref="_ZN12_GLOBAL__N_117RISCVDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEPKNS1_11MCInstrInfoE" data-ref-filename="_ZN12_GLOBAL__N_117RISCVDisassemblerC1ERKN4llvm15MCSubtargetInfoERNS1_9MCContextEPKNS1_11MCInstrInfoE">(</a><a class="local col0 ref" href="#10STI" title='STI' data-ref="10STI" data-ref-filename="10STI">STI</a>, <a class="local col1 ref" href="#11Ctx" title='Ctx' data-ref="11Ctx" data-ref-filename="11Ctx">Ctx</a>, <a class="local col9 ref" href="#9T" title='T' data-ref="9T" data-ref-filename="9T">T</a>.<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZNK4llvm6Target17createMCInstrInfoEv" title='llvm::Target::createMCInstrInfo' data-ref="_ZNK4llvm6Target17createMCInstrInfoEv" data-ref-filename="_ZNK4llvm6Target17createMCInstrInfoEv">createMCInstrInfo</a>());</td></tr>
<tr><th id="51">51</th><td>}</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>extern</b> <q>"C"</q> <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#128" title="__attribute__ ((visibility(&quot;default&quot;)))" data-ref="_M/LLVM_EXTERNAL_VISIBILITY">LLVM_EXTERNAL_VISIBILITY</a> <em>void</em> <dfn class="decl def fn" id="LLVMInitializeRISCVDisassembler" title='LLVMInitializeRISCVDisassembler' data-ref="LLVMInitializeRISCVDisassembler" data-ref-filename="LLVMInitializeRISCVDisassembler">LLVMInitializeRISCVDisassembler</dfn>() {</td></tr>
<tr><th id="54">54</th><td>  <i>// Register the disassembler for each target.</i></td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" data-ref-filename="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/RISCVTargetInfo.h.html#_ZN4llvm19getTheRISCV32TargetEv" title='llvm::getTheRISCV32Target' data-ref="_ZN4llvm19getTheRISCV32TargetEv" data-ref-filename="_ZN4llvm19getTheRISCV32TargetEv">getTheRISCV32Target</a>()</span>,</td></tr>
<tr><th id="56">56</th><td>                                         <a class="tu ref fn" href="#_ZL23createRISCVDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createRISCVDisassembler' data-use='r' data-ref="_ZL23createRISCVDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZL23createRISCVDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createRISCVDisassembler</a>);</td></tr>
<tr><th id="57">57</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry" data-ref-filename="llvm..TargetRegistry">TargetRegistry</a>::<a class="ref fn" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCDisassembler' data-ref="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE" data-ref-filename="_ZN4llvm14TargetRegistry22RegisterMCDisassemblerERNS_6TargetEPFPNS_14MCDisassemblerERKS1_RKNS_15MCSubtargetInfoERNS_9MCContextEE">RegisterMCDisassembler</a>(<span class='refarg'><a class="ref fn" href="../TargetInfo/RISCVTargetInfo.h.html#_ZN4llvm19getTheRISCV64TargetEv" title='llvm::getTheRISCV64Target' data-ref="_ZN4llvm19getTheRISCV64TargetEv" data-ref-filename="_ZN4llvm19getTheRISCV64TargetEv">getTheRISCV64Target</a>()</span>,</td></tr>
<tr><th id="58">58</th><td>                                         <a class="tu ref fn" href="#_ZL23createRISCVDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" title='createRISCVDisassembler' data-use='r' data-ref="_ZL23createRISCVDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE" data-ref-filename="_ZL23createRISCVDisassemblerRKN4llvm6TargetERKNS_15MCSubtargetInfoERNS_9MCContextE">createRISCVDisassembler</a>);</td></tr>
<tr><th id="59">59</th><td>}</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRRegisterClass' data-type='DecodeStatus DecodeGPRRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="12Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="12Inst" data-ref-filename="12Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="13RegNo" title='RegNo' data-type='uint64_t' data-ref="13RegNo" data-ref-filename="13RegNo">RegNo</dfn>,</td></tr>
<tr><th id="62">62</th><td>                                           <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="14Address" title='Address' data-type='uint64_t' data-ref="14Address" data-ref-filename="14Address">Address</dfn>,</td></tr>
<tr><th id="63">63</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="15Decoder" title='Decoder' data-type='const void *' data-ref="15Decoder" data-ref-filename="15Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="64">64</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset" data-ref-filename="llvm..FeatureBitset">FeatureBitset</a> &amp;<dfn class="local col6 decl" id="16FeatureBits" title='FeatureBits' data-type='const llvm::FeatureBitset &amp;' data-ref="16FeatureBits" data-ref-filename="16FeatureBits">FeatureBits</dfn> =</td></tr>
<tr><th id="65">65</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a> *&gt;(<a class="local col5 ref" href="#15Decoder" title='Decoder' data-ref="15Decoder" data-ref-filename="15Decoder">Decoder</a>)</td></tr>
<tr><th id="66">66</th><td>          -&gt;<a class="ref fn" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#_ZNK4llvm14MCDisassembler16getSubtargetInfoEv" title='llvm::MCDisassembler::getSubtargetInfo' data-ref="_ZNK4llvm14MCDisassembler16getSubtargetInfoEv" data-ref-filename="_ZNK4llvm14MCDisassembler16getSubtargetInfoEv">getSubtargetInfo</a>()</td></tr>
<tr><th id="67">67</th><td>          .<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>();</td></tr>
<tr><th id="68">68</th><td>  <em>bool</em> <dfn class="local col7 decl" id="17IsRV32E" title='IsRV32E' data-type='bool' data-ref="17IsRV32E" data-ref-filename="17IsRV32E">IsRV32E</dfn> = <a class="local col6 ref" href="#16FeatureBits" title='FeatureBits' data-ref="16FeatureBits" data-ref-filename="16FeatureBits">FeatureBits</a><a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureRV32E" title='llvm::RISCV::FeatureRV32E' data-ref="llvm::RISCV::FeatureRV32E" data-ref-filename="llvm..RISCV..FeatureRV32E">FeatureRV32E</a>]</a>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <b>if</b> (<a class="local col3 ref" href="#13RegNo" title='RegNo' data-ref="13RegNo" data-ref-filename="13RegNo">RegNo</a> &gt;= <var>32</var> || (<a class="local col7 ref" href="#17IsRV32E" title='IsRV32E' data-ref="17IsRV32E" data-ref-filename="17IsRV32E">IsRV32E</a> &amp;&amp; <a class="local col3 ref" href="#13RegNo" title='RegNo' data-ref="13RegNo" data-ref-filename="13RegNo">RegNo</a> &gt;= <var>16</var>))</td></tr>
<tr><th id="71">71</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="../../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="18Reg" title='Reg' data-type='llvm::MCRegister' data-ref="18Reg" data-ref-filename="18Reg">Reg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X0" title='llvm::RISCV::X0' data-ref="llvm::RISCV::X0" data-ref-filename="llvm..RISCV..X0">X0</a> + <a class="local col3 ref" href="#13RegNo" title='RegNo' data-ref="13RegNo" data-ref-filename="13RegNo">RegNo</a>;</td></tr>
<tr><th id="74">74</th><td>  <a class="local col2 ref" href="#12Inst" title='Inst' data-ref="12Inst" data-ref-filename="12Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#18Reg" title='Reg' data-ref="18Reg" data-ref-filename="18Reg">Reg</a>));</td></tr>
<tr><th id="75">75</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="76">76</th><td>}</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEmmPKv" title='DecodeFPR16RegisterClass' data-type='DecodeStatus DecodeFPR16RegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL24DecodeFPR16RegisterClassRN4llvm6MCInstEmmPKv">DecodeFPR16RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="19Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="19Inst" data-ref-filename="19Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="20RegNo" title='RegNo' data-type='uint64_t' data-ref="20RegNo" data-ref-filename="20RegNo">RegNo</dfn>,</td></tr>
<tr><th id="79">79</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="21Address" title='Address' data-type='uint64_t' data-ref="21Address" data-ref-filename="21Address">Address</dfn>,</td></tr>
<tr><th id="80">80</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="22Decoder" title='Decoder' data-type='const void *' data-ref="22Decoder" data-ref-filename="22Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="81">81</th><td>  <b>if</b> (<a class="local col0 ref" href="#20RegNo" title='RegNo' data-ref="20RegNo" data-ref-filename="20RegNo">RegNo</a> &gt;= <var>32</var>)</td></tr>
<tr><th id="82">82</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <a class="type" href="../../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col3 decl" id="23Reg" title='Reg' data-type='llvm::MCRegister' data-ref="23Reg" data-ref-filename="23Reg">Reg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F0_H" title='llvm::RISCV::F0_H' data-ref="llvm::RISCV::F0_H" data-ref-filename="llvm..RISCV..F0_H">F0_H</a> + <a class="local col0 ref" href="#20RegNo" title='RegNo' data-ref="20RegNo" data-ref-filename="20RegNo">RegNo</a>;</td></tr>
<tr><th id="85">85</th><td>  <a class="local col9 ref" href="#19Inst" title='Inst' data-ref="19Inst" data-ref-filename="19Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg" data-ref-filename="23Reg">Reg</a>));</td></tr>
<tr><th id="86">86</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="87">87</th><td>}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEmmPKv" title='DecodeFPR32RegisterClass' data-type='DecodeStatus DecodeFPR32RegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL24DecodeFPR32RegisterClassRN4llvm6MCInstEmmPKv">DecodeFPR32RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="24Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="24Inst" data-ref-filename="24Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="25RegNo" title='RegNo' data-type='uint64_t' data-ref="25RegNo" data-ref-filename="25RegNo">RegNo</dfn>,</td></tr>
<tr><th id="90">90</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="26Address" title='Address' data-type='uint64_t' data-ref="26Address" data-ref-filename="26Address">Address</dfn>,</td></tr>
<tr><th id="91">91</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="27Decoder" title='Decoder' data-type='const void *' data-ref="27Decoder" data-ref-filename="27Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="92">92</th><td>  <b>if</b> (<a class="local col5 ref" href="#25RegNo" title='RegNo' data-ref="25RegNo" data-ref-filename="25RegNo">RegNo</a> &gt;= <var>32</var>)</td></tr>
<tr><th id="93">93</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <a class="type" href="../../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="28Reg" title='Reg' data-type='llvm::MCRegister' data-ref="28Reg" data-ref-filename="28Reg">Reg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F0_F" title='llvm::RISCV::F0_F' data-ref="llvm::RISCV::F0_F" data-ref-filename="llvm..RISCV..F0_F">F0_F</a> + <a class="local col5 ref" href="#25RegNo" title='RegNo' data-ref="25RegNo" data-ref-filename="25RegNo">RegNo</a>;</td></tr>
<tr><th id="96">96</th><td>  <a class="local col4 ref" href="#24Inst" title='Inst' data-ref="24Inst" data-ref-filename="24Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#28Reg" title='Reg' data-ref="28Reg" data-ref-filename="28Reg">Reg</a>));</td></tr>
<tr><th id="97">97</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="98">98</th><td>}</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL25DecodeFPR32CRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeFPR32CRegisterClass' data-type='DecodeStatus DecodeFPR32CRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeFPR32CRegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL25DecodeFPR32CRegisterClassRN4llvm6MCInstEmmPKv">DecodeFPR32CRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="29Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="29Inst" data-ref-filename="29Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="30RegNo" title='RegNo' data-type='uint64_t' data-ref="30RegNo" data-ref-filename="30RegNo">RegNo</dfn>,</td></tr>
<tr><th id="101">101</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="31Address" title='Address' data-type='uint64_t' data-ref="31Address" data-ref-filename="31Address">Address</dfn>,</td></tr>
<tr><th id="102">102</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="32Decoder" title='Decoder' data-type='const void *' data-ref="32Decoder" data-ref-filename="32Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="103">103</th><td>  <b>if</b> (<a class="local col0 ref" href="#30RegNo" title='RegNo' data-ref="30RegNo" data-ref-filename="30RegNo">RegNo</a> &gt;= <var>8</var>) {</td></tr>
<tr><th id="104">104</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="105">105</th><td>  }</td></tr>
<tr><th id="106">106</th><td>  <a class="type" href="../../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col3 decl" id="33Reg" title='Reg' data-type='llvm::MCRegister' data-ref="33Reg" data-ref-filename="33Reg">Reg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F8_F" title='llvm::RISCV::F8_F' data-ref="llvm::RISCV::F8_F" data-ref-filename="llvm..RISCV..F8_F">F8_F</a> + <a class="local col0 ref" href="#30RegNo" title='RegNo' data-ref="30RegNo" data-ref-filename="30RegNo">RegNo</a>;</td></tr>
<tr><th id="107">107</th><td>  <a class="local col9 ref" href="#29Inst" title='Inst' data-ref="29Inst" data-ref-filename="29Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col3 ref" href="#33Reg" title='Reg' data-ref="33Reg" data-ref-filename="33Reg">Reg</a>));</td></tr>
<tr><th id="108">108</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="109">109</th><td>}</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEmmPKv" title='DecodeFPR64RegisterClass' data-type='DecodeStatus DecodeFPR64RegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEmmPKv">DecodeFPR64RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="34Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="34Inst" data-ref-filename="34Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="35RegNo" title='RegNo' data-type='uint64_t' data-ref="35RegNo" data-ref-filename="35RegNo">RegNo</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="36Address" title='Address' data-type='uint64_t' data-ref="36Address" data-ref-filename="36Address">Address</dfn>,</td></tr>
<tr><th id="113">113</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="37Decoder" title='Decoder' data-type='const void *' data-ref="37Decoder" data-ref-filename="37Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="114">114</th><td>  <b>if</b> (<a class="local col5 ref" href="#35RegNo" title='RegNo' data-ref="35RegNo" data-ref-filename="35RegNo">RegNo</a> &gt;= <var>32</var>)</td></tr>
<tr><th id="115">115</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <a class="type" href="../../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="38Reg" title='Reg' data-type='llvm::MCRegister' data-ref="38Reg" data-ref-filename="38Reg">Reg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F0_D" title='llvm::RISCV::F0_D' data-ref="llvm::RISCV::F0_D" data-ref-filename="llvm..RISCV..F0_D">F0_D</a> + <a class="local col5 ref" href="#35RegNo" title='RegNo' data-ref="35RegNo" data-ref-filename="35RegNo">RegNo</a>;</td></tr>
<tr><th id="118">118</th><td>  <a class="local col4 ref" href="#34Inst" title='Inst' data-ref="34Inst" data-ref-filename="34Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#38Reg" title='Reg' data-ref="38Reg" data-ref-filename="38Reg">Reg</a>));</td></tr>
<tr><th id="119">119</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="120">120</th><td>}</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL25DecodeFPR64CRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeFPR64CRegisterClass' data-type='DecodeStatus DecodeFPR64CRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL25DecodeFPR64CRegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL25DecodeFPR64CRegisterClassRN4llvm6MCInstEmmPKv">DecodeFPR64CRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="39Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="39Inst" data-ref-filename="39Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="40RegNo" title='RegNo' data-type='uint64_t' data-ref="40RegNo" data-ref-filename="40RegNo">RegNo</dfn>,</td></tr>
<tr><th id="123">123</th><td>                                              <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="41Address" title='Address' data-type='uint64_t' data-ref="41Address" data-ref-filename="41Address">Address</dfn>,</td></tr>
<tr><th id="124">124</th><td>                                              <em>const</em> <em>void</em> *<dfn class="local col2 decl" id="42Decoder" title='Decoder' data-type='const void *' data-ref="42Decoder" data-ref-filename="42Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="125">125</th><td>  <b>if</b> (<a class="local col0 ref" href="#40RegNo" title='RegNo' data-ref="40RegNo" data-ref-filename="40RegNo">RegNo</a> &gt;= <var>8</var>) {</td></tr>
<tr><th id="126">126</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="127">127</th><td>  }</td></tr>
<tr><th id="128">128</th><td>  <a class="type" href="../../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col3 decl" id="43Reg" title='Reg' data-type='llvm::MCRegister' data-ref="43Reg" data-ref-filename="43Reg">Reg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::F8_D" title='llvm::RISCV::F8_D' data-ref="llvm::RISCV::F8_D" data-ref-filename="llvm..RISCV..F8_D">F8_D</a> + <a class="local col0 ref" href="#40RegNo" title='RegNo' data-ref="40RegNo" data-ref-filename="40RegNo">RegNo</a>;</td></tr>
<tr><th id="129">129</th><td>  <a class="local col9 ref" href="#39Inst" title='Inst' data-ref="39Inst" data-ref-filename="39Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col3 ref" href="#43Reg" title='Reg' data-ref="43Reg" data-ref-filename="43Reg">Reg</a>));</td></tr>
<tr><th id="130">130</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="131">131</th><td>}</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL26DecodeGPRNoX0RegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRNoX0RegisterClass' data-type='DecodeStatus DecodeGPRNoX0RegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL26DecodeGPRNoX0RegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL26DecodeGPRNoX0RegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRNoX0RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="44Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="44Inst" data-ref-filename="44Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="45RegNo" title='RegNo' data-type='uint64_t' data-ref="45RegNo" data-ref-filename="45RegNo">RegNo</dfn>,</td></tr>
<tr><th id="134">134</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="46Address" title='Address' data-type='uint64_t' data-ref="46Address" data-ref-filename="46Address">Address</dfn>,</td></tr>
<tr><th id="135">135</th><td>                                               <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="47Decoder" title='Decoder' data-type='const void *' data-ref="47Decoder" data-ref-filename="47Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="136">136</th><td>  <b>if</b> (<a class="local col5 ref" href="#45RegNo" title='RegNo' data-ref="45RegNo" data-ref-filename="45RegNo">RegNo</a> == <var>0</var>) {</td></tr>
<tr><th id="137">137</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="138">138</th><td>  }</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRRegisterClass' data-use='c' data-ref="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRRegisterClass</a>(<span class='refarg'><a class="local col4 ref" href="#44Inst" title='Inst' data-ref="44Inst" data-ref-filename="44Inst">Inst</a></span>, <a class="local col5 ref" href="#45RegNo" title='RegNo' data-ref="45RegNo" data-ref-filename="45RegNo">RegNo</a>, <a class="local col6 ref" href="#46Address" title='Address' data-ref="46Address" data-ref-filename="46Address">Address</a>, <a class="local col7 ref" href="#47Decoder" title='Decoder' data-ref="47Decoder" data-ref-filename="47Decoder">Decoder</a>);</td></tr>
<tr><th id="141">141</th><td>}</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL28DecodeGPRNoX0X2RegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRNoX0X2RegisterClass' data-type='DecodeStatus DecodeGPRNoX0X2RegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL28DecodeGPRNoX0X2RegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL28DecodeGPRNoX0X2RegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRNoX0X2RegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="48Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="48Inst" data-ref-filename="48Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="49RegNo" title='RegNo' data-type='uint64_t' data-ref="49RegNo" data-ref-filename="49RegNo">RegNo</dfn>,</td></tr>
<tr><th id="144">144</th><td>                                                 <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="50Address" title='Address' data-type='uint64_t' data-ref="50Address" data-ref-filename="50Address">Address</dfn>,</td></tr>
<tr><th id="145">145</th><td>                                                 <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="51Decoder" title='Decoder' data-type='const void *' data-ref="51Decoder" data-ref-filename="51Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="146">146</th><td>  <b>if</b> (<a class="local col9 ref" href="#49RegNo" title='RegNo' data-ref="49RegNo" data-ref-filename="49RegNo">RegNo</a> == <var>2</var>) {</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="148">148</th><td>  }</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL26DecodeGPRNoX0RegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRNoX0RegisterClass' data-use='c' data-ref="_ZL26DecodeGPRNoX0RegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL26DecodeGPRNoX0RegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRNoX0RegisterClass</a>(<span class='refarg'><a class="local col8 ref" href="#48Inst" title='Inst' data-ref="48Inst" data-ref-filename="48Inst">Inst</a></span>, <a class="local col9 ref" href="#49RegNo" title='RegNo' data-ref="49RegNo" data-ref-filename="49RegNo">RegNo</a>, <a class="local col0 ref" href="#50Address" title='Address' data-ref="50Address" data-ref-filename="50Address">Address</a>, <a class="local col1 ref" href="#51Decoder" title='Decoder' data-ref="51Decoder" data-ref-filename="51Decoder">Decoder</a>);</td></tr>
<tr><th id="151">151</th><td>}</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL23DecodeGPRCRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRCRegisterClass' data-type='DecodeStatus DecodeGPRCRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL23DecodeGPRCRegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL23DecodeGPRCRegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRCRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="52Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="52Inst" data-ref-filename="52Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="53RegNo" title='RegNo' data-type='uint64_t' data-ref="53RegNo" data-ref-filename="53RegNo">RegNo</dfn>,</td></tr>
<tr><th id="154">154</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="54Address" title='Address' data-type='uint64_t' data-ref="54Address" data-ref-filename="54Address">Address</dfn>,</td></tr>
<tr><th id="155">155</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="55Decoder" title='Decoder' data-type='const void *' data-ref="55Decoder" data-ref-filename="55Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="156">156</th><td>  <b>if</b> (<a class="local col3 ref" href="#53RegNo" title='RegNo' data-ref="53RegNo" data-ref-filename="53RegNo">RegNo</a> &gt;= <var>8</var>)</td></tr>
<tr><th id="157">157</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <a class="type" href="../../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col6 decl" id="56Reg" title='Reg' data-type='llvm::MCRegister' data-ref="56Reg" data-ref-filename="56Reg">Reg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::X8" title='llvm::RISCV::X8' data-ref="llvm::RISCV::X8" data-ref-filename="llvm..RISCV..X8">X8</a> + <a class="local col3 ref" href="#53RegNo" title='RegNo' data-ref="53RegNo" data-ref-filename="53RegNo">RegNo</a>;</td></tr>
<tr><th id="160">160</th><td>  <a class="local col2 ref" href="#52Inst" title='Inst' data-ref="52Inst" data-ref-filename="52Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col6 ref" href="#56Reg" title='Reg' data-ref="56Reg" data-ref-filename="56Reg">Reg</a>));</td></tr>
<tr><th id="161">161</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="162">162</th><td>}</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL21DecodeVRRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeVRRegisterClass' data-type='DecodeStatus DecodeVRRegisterClass(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL21DecodeVRRegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL21DecodeVRRegisterClassRN4llvm6MCInstEmmPKv">DecodeVRRegisterClass</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="57Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="57Inst" data-ref-filename="57Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="58RegNo" title='RegNo' data-type='uint64_t' data-ref="58RegNo" data-ref-filename="58RegNo">RegNo</dfn>,</td></tr>
<tr><th id="165">165</th><td>                                          <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="59Address" title='Address' data-type='uint64_t' data-ref="59Address" data-ref-filename="59Address">Address</dfn>,</td></tr>
<tr><th id="166">166</th><td>                                          <em>const</em> <em>void</em> *<dfn class="local col0 decl" id="60Decoder" title='Decoder' data-type='const void *' data-ref="60Decoder" data-ref-filename="60Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="167">167</th><td>  <b>if</b> (<a class="local col8 ref" href="#58RegNo" title='RegNo' data-ref="58RegNo" data-ref-filename="58RegNo">RegNo</a> &gt;= <var>32</var>)</td></tr>
<tr><th id="168">168</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <a class="type" href="../../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col1 decl" id="61Reg" title='Reg' data-type='llvm::MCRegister' data-ref="61Reg" data-ref-filename="61Reg">Reg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::V0" title='llvm::RISCV::V0' data-ref="llvm::RISCV::V0" data-ref-filename="llvm..RISCV..V0">V0</a> + <a class="local col8 ref" href="#58RegNo" title='RegNo' data-ref="58RegNo" data-ref-filename="58RegNo">RegNo</a>;</td></tr>
<tr><th id="171">171</th><td>  <a class="local col7 ref" href="#57Inst" title='Inst' data-ref="57Inst" data-ref-filename="57Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#61Reg" title='Reg' data-ref="61Reg" data-ref-filename="61Reg">Reg</a>));</td></tr>
<tr><th id="172">172</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="173">173</th><td>}</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL14decodeVMaskRegRN4llvm6MCInstEmmPKv" title='decodeVMaskReg' data-type='DecodeStatus decodeVMaskReg(llvm::MCInst &amp; Inst, uint64_t RegNo, uint64_t Address, const void * Decoder)' data-ref="_ZL14decodeVMaskRegRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL14decodeVMaskRegRN4llvm6MCInstEmmPKv">decodeVMaskReg</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="62Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="62Inst" data-ref-filename="62Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="63RegNo" title='RegNo' data-type='uint64_t' data-ref="63RegNo" data-ref-filename="63RegNo">RegNo</dfn>,</td></tr>
<tr><th id="176">176</th><td>                                   <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="64Address" title='Address' data-type='uint64_t' data-ref="64Address" data-ref-filename="64Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="65Decoder" title='Decoder' data-type='const void *' data-ref="65Decoder" data-ref-filename="65Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="177">177</th><td>  <a class="type" href="../../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col6 decl" id="66Reg" title='Reg' data-type='llvm::MCRegister' data-ref="66Reg" data-ref-filename="66Reg">Reg</dfn> = <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::NoRegister" title='llvm::RISCV::NoRegister' data-ref="llvm::RISCV::NoRegister" data-ref-filename="llvm..RISCV..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="178">178</th><td>  <b>switch</b> (<a class="local col3 ref" href="#63RegNo" title='RegNo' data-ref="63RegNo" data-ref-filename="63RegNo">RegNo</a>) {</td></tr>
<tr><th id="179">179</th><td>  <b>default</b>:</td></tr>
<tr><th id="180">180</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="181">181</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="182">182</th><td>    <a class="local col6 ref" href="#66Reg" title='Reg' data-ref="66Reg" data-ref-filename="66Reg">Reg</a> <a class="ref fn" href="../../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::V0" title='llvm::RISCV::V0' data-ref="llvm::RISCV::V0" data-ref-filename="llvm..RISCV..V0">V0</a>;</td></tr>
<tr><th id="183">183</th><td>    <b>break</b>;</td></tr>
<tr><th id="184">184</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="185">185</th><td>    <b>break</b>;</td></tr>
<tr><th id="186">186</th><td>  }</td></tr>
<tr><th id="187">187</th><td>  <a class="local col2 ref" href="#62Inst" title='Inst' data-ref="62Inst" data-ref-filename="62Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj" data-ref-filename="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col6 ref" href="#66Reg" title='Reg' data-ref="66Reg" data-ref-filename="66Reg">Reg</a>));</td></tr>
<tr><th id="188">188</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="189">189</th><td>}</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i  data-doc="_ZL10addImplySPRN4llvm6MCInstElPKv">// Add implied SP operand for instructions *SP compressed instructions. The SP</i></td></tr>
<tr><th id="192">192</th><td><i  data-doc="_ZL10addImplySPRN4llvm6MCInstElPKv">// operand isn't explicitly encoded in the instruction.</i></td></tr>
<tr><th id="193">193</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL10addImplySPRN4llvm6MCInstElPKv" title='addImplySP' data-type='void addImplySP(llvm::MCInst &amp; Inst, int64_t Address, const void * Decoder)' data-ref="_ZL10addImplySPRN4llvm6MCInstElPKv" data-ref-filename="_ZL10addImplySPRN4llvm6MCInstElPKv">addImplySP</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="67Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="67Inst" data-ref-filename="67Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="68Address" title='Address' data-type='int64_t' data-ref="68Address" data-ref-filename="68Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="69Decoder" title='Decoder' data-type='const void *' data-ref="69Decoder" data-ref-filename="69Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="194">194</th><td>  <b>if</b> (<a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst" data-ref-filename="67Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::C_LWSP" title='llvm::RISCV::C_LWSP' data-ref="llvm::RISCV::C_LWSP" data-ref-filename="llvm..RISCV..C_LWSP">C_LWSP</a> || <a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst" data-ref-filename="67Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::C_SWSP" title='llvm::RISCV::C_SWSP' data-ref="llvm::RISCV::C_SWSP" data-ref-filename="llvm..RISCV..C_SWSP">C_SWSP</a> ||</td></tr>
<tr><th id="195">195</th><td>      <a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst" data-ref-filename="67Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::C_LDSP" title='llvm::RISCV::C_LDSP' data-ref="llvm::RISCV::C_LDSP" data-ref-filename="llvm..RISCV..C_LDSP">C_LDSP</a> || <a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst" data-ref-filename="67Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::C_SDSP" title='llvm::RISCV::C_SDSP' data-ref="llvm::RISCV::C_SDSP" data-ref-filename="llvm..RISCV..C_SDSP">C_SDSP</a> ||</td></tr>
<tr><th id="196">196</th><td>      <a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst" data-ref-filename="67Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::C_FLWSP" title='llvm::RISCV::C_FLWSP' data-ref="llvm::RISCV::C_FLWSP" data-ref-filename="llvm..RISCV..C_FLWSP">C_FLWSP</a> ||</td></tr>
<tr><th id="197">197</th><td>      <a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst" data-ref-filename="67Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::C_FSWSP" title='llvm::RISCV::C_FSWSP' data-ref="llvm::RISCV::C_FSWSP" data-ref-filename="llvm..RISCV..C_FSWSP">C_FSWSP</a> ||</td></tr>
<tr><th id="198">198</th><td>      <a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst" data-ref-filename="67Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::C_FLDSP" title='llvm::RISCV::C_FLDSP' data-ref="llvm::RISCV::C_FLDSP" data-ref-filename="llvm..RISCV..C_FLDSP">C_FLDSP</a> ||</td></tr>
<tr><th id="199">199</th><td>      <a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst" data-ref-filename="67Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::C_FSDSP" title='llvm::RISCV::C_FSDSP' data-ref="llvm::RISCV::C_FSDSP" data-ref-filename="llvm..RISCV..C_FSDSP">C_FSDSP</a> ||</td></tr>
<tr><th id="200">200</th><td>      <a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst" data-ref-filename="67Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::C_ADDI4SPN" title='llvm::RISCV::C_ADDI4SPN' data-ref="llvm::RISCV::C_ADDI4SPN" data-ref-filename="llvm..RISCV..C_ADDI4SPN">C_ADDI4SPN</a>) {</td></tr>
<tr><th id="201">201</th><td>    <a class="tu ref fn" href="#_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRRegisterClass' data-use='c' data-ref="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRRegisterClass</a>(<span class='refarg'><a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst" data-ref-filename="67Inst">Inst</a></span>, <var>2</var>, <a class="local col8 ref" href="#68Address" title='Address' data-ref="68Address" data-ref-filename="68Address">Address</a>, <a class="local col9 ref" href="#69Decoder" title='Decoder' data-ref="69Decoder" data-ref-filename="69Decoder">Decoder</a>);</td></tr>
<tr><th id="202">202</th><td>  }</td></tr>
<tr><th id="203">203</th><td>  <b>if</b> (<a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst" data-ref-filename="67Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv" data-ref-filename="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>() == <span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenInstrInfo.inc.html#llvm::RISCV::C_ADDI16SP" title='llvm::RISCV::C_ADDI16SP' data-ref="llvm::RISCV::C_ADDI16SP" data-ref-filename="llvm..RISCV..C_ADDI16SP">C_ADDI16SP</a>) {</td></tr>
<tr><th id="204">204</th><td>    <a class="tu ref fn" href="#_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRRegisterClass' data-use='c' data-ref="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRRegisterClass</a>(<span class='refarg'><a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst" data-ref-filename="67Inst">Inst</a></span>, <var>2</var>, <a class="local col8 ref" href="#68Address" title='Address' data-ref="68Address" data-ref-filename="68Address">Address</a>, <a class="local col9 ref" href="#69Decoder" title='Decoder' data-ref="69Decoder" data-ref-filename="69Decoder">Decoder</a>);</td></tr>
<tr><th id="205">205</th><td>    <a class="tu ref fn" href="#_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRRegisterClass' data-use='c' data-ref="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRRegisterClass</a>(<span class='refarg'><a class="local col7 ref" href="#67Inst" title='Inst' data-ref="67Inst" data-ref-filename="67Inst">Inst</a></span>, <var>2</var>, <a class="local col8 ref" href="#68Address" title='Address' data-ref="68Address" data-ref-filename="68Address">Address</a>, <a class="local col9 ref" href="#69Decoder" title='Decoder' data-ref="69Decoder" data-ref-filename="69Decoder">Decoder</a>);</td></tr>
<tr><th id="206">206</th><td>  }</td></tr>
<tr><th id="207">207</th><td>}</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><b>template</b> &lt;<em>unsigned</em> N&gt;</td></tr>
<tr><th id="210">210</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL17decodeUImmOperandRN4llvm6MCInstEmlPKv" title='decodeUImmOperand' data-type='DecodeStatus decodeUImmOperand(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL17decodeUImmOperandRN4llvm6MCInstEmlPKv" data-ref-filename="_ZL17decodeUImmOperandRN4llvm6MCInstEmlPKv">decodeUImmOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="70Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="70Inst" data-ref-filename="70Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="71Imm" title='Imm' data-type='uint64_t' data-ref="71Imm" data-ref-filename="71Imm">Imm</dfn>,</td></tr>
<tr><th id="211">211</th><td>                                      <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="72Address" title='Address' data-type='int64_t' data-ref="72Address" data-ref-filename="72Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="73Decoder" title='Decoder' data-type='const void *' data-ref="73Decoder" data-ref-filename="73Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="212">212</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isUInt&lt;N&gt;(Imm) &amp;&amp; <q>"Invalid immediate"</q>);</td></tr>
<tr><th id="213">213</th><td>  <a class="tu ref fn" href="#_ZL10addImplySPRN4llvm6MCInstElPKv" title='addImplySP' data-use='c' data-ref="_ZL10addImplySPRN4llvm6MCInstElPKv" data-ref-filename="_ZL10addImplySPRN4llvm6MCInstElPKv">addImplySP</a>(<span class='refarg'><a class="local col0 ref" href="#70Inst" title='Inst' data-ref="70Inst" data-ref-filename="70Inst">Inst</a></span>, <a class="local col2 ref" href="#72Address" title='Address' data-ref="72Address" data-ref-filename="72Address">Address</a>, <a class="local col3 ref" href="#73Decoder" title='Decoder' data-ref="73Decoder" data-ref-filename="73Decoder">Decoder</a>);</td></tr>
<tr><th id="214">214</th><td>  <a class="local col0 ref" href="#70Inst" title='Inst' data-ref="70Inst" data-ref-filename="70Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col1 ref" href="#71Imm" title='Imm' data-ref="71Imm" data-ref-filename="71Imm">Imm</a>));</td></tr>
<tr><th id="215">215</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="216">216</th><td>}</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><b>template</b> &lt;<em>unsigned</em> N&gt;</td></tr>
<tr><th id="219">219</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL24decodeUImmNonZeroOperandRN4llvm6MCInstEmlPKv" title='decodeUImmNonZeroOperand' data-type='DecodeStatus decodeUImmNonZeroOperand(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL24decodeUImmNonZeroOperandRN4llvm6MCInstEmlPKv" data-ref-filename="_ZL24decodeUImmNonZeroOperandRN4llvm6MCInstEmlPKv">decodeUImmNonZeroOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="74Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="74Inst" data-ref-filename="74Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="75Imm" title='Imm' data-type='uint64_t' data-ref="75Imm" data-ref-filename="75Imm">Imm</dfn>,</td></tr>
<tr><th id="220">220</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="76Address" title='Address' data-type='int64_t' data-ref="76Address" data-ref-filename="76Address">Address</dfn>,</td></tr>
<tr><th id="221">221</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="77Decoder" title='Decoder' data-type='const void *' data-ref="77Decoder" data-ref-filename="77Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="222">222</th><td>  <b>if</b> (<a class="local col5 ref" href="#75Imm" title='Imm' data-ref="75Imm" data-ref-filename="75Imm">Imm</a> == <var>0</var>)</td></tr>
<tr><th id="223">223</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="224">224</th><td>  <b>return</b> decodeUImmOperand&lt;<a class="tu ref" href="#N" title='N' data-use='c' data-ref="N" data-ref-filename="N">N</a>&gt;(<a class="local col4 ref" href="#74Inst" title='Inst' data-ref="74Inst" data-ref-filename="74Inst">Inst</a>, <a class="local col5 ref" href="#75Imm" title='Imm' data-ref="75Imm" data-ref-filename="75Imm">Imm</a>, <a class="local col6 ref" href="#76Address" title='Address' data-ref="76Address" data-ref-filename="76Address">Address</a>, <a class="local col7 ref" href="#77Decoder" title='Decoder' data-ref="77Decoder" data-ref-filename="77Decoder">Decoder</a>);</td></tr>
<tr><th id="225">225</th><td>}</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><b>template</b> &lt;<em>unsigned</em> N&gt;</td></tr>
<tr><th id="228">228</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL17decodeSImmOperandRN4llvm6MCInstEmlPKv" title='decodeSImmOperand' data-type='DecodeStatus decodeSImmOperand(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL17decodeSImmOperandRN4llvm6MCInstEmlPKv" data-ref-filename="_ZL17decodeSImmOperandRN4llvm6MCInstEmlPKv">decodeSImmOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="78Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="78Inst" data-ref-filename="78Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="79Imm" title='Imm' data-type='uint64_t' data-ref="79Imm" data-ref-filename="79Imm">Imm</dfn>,</td></tr>
<tr><th id="229">229</th><td>                                      <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="80Address" title='Address' data-type='int64_t' data-ref="80Address" data-ref-filename="80Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="81Decoder" title='Decoder' data-type='const void *' data-ref="81Decoder" data-ref-filename="81Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="230">230</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isUInt&lt;N&gt;(Imm) &amp;&amp; <q>"Invalid immediate"</q>);</td></tr>
<tr><th id="231">231</th><td>  <a class="tu ref fn" href="#_ZL10addImplySPRN4llvm6MCInstElPKv" title='addImplySP' data-use='c' data-ref="_ZL10addImplySPRN4llvm6MCInstElPKv" data-ref-filename="_ZL10addImplySPRN4llvm6MCInstElPKv">addImplySP</a>(<span class='refarg'><a class="local col8 ref" href="#78Inst" title='Inst' data-ref="78Inst" data-ref-filename="78Inst">Inst</a></span>, <a class="local col0 ref" href="#80Address" title='Address' data-ref="80Address" data-ref-filename="80Address">Address</a>, <a class="local col1 ref" href="#81Decoder" title='Decoder' data-ref="81Decoder" data-ref-filename="81Decoder">Decoder</a>);</td></tr>
<tr><th id="232">232</th><td>  <i>// Sign-extend the number in the bottom N bits of Imm</i></td></tr>
<tr><th id="233">233</th><td>  <a class="local col8 ref" href="#78Inst" title='Inst' data-ref="78Inst" data-ref-filename="78Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(SignExtend64&lt;<a class="tu ref" href="#N" title='N' data-use='c' data-ref="N" data-ref-filename="N">N</a>&gt;(<a class="local col9 ref" href="#79Imm" title='Imm' data-ref="79Imm" data-ref-filename="79Imm">Imm</a>)));</td></tr>
<tr><th id="234">234</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="235">235</th><td>}</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><b>template</b> &lt;<em>unsigned</em> N&gt;</td></tr>
<tr><th id="238">238</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL24decodeSImmNonZeroOperandRN4llvm6MCInstEmlPKv" title='decodeSImmNonZeroOperand' data-type='DecodeStatus decodeSImmNonZeroOperand(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL24decodeSImmNonZeroOperandRN4llvm6MCInstEmlPKv" data-ref-filename="_ZL24decodeSImmNonZeroOperandRN4llvm6MCInstEmlPKv">decodeSImmNonZeroOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="82Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="82Inst" data-ref-filename="82Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="83Imm" title='Imm' data-type='uint64_t' data-ref="83Imm" data-ref-filename="83Imm">Imm</dfn>,</td></tr>
<tr><th id="239">239</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="84Address" title='Address' data-type='int64_t' data-ref="84Address" data-ref-filename="84Address">Address</dfn>,</td></tr>
<tr><th id="240">240</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="85Decoder" title='Decoder' data-type='const void *' data-ref="85Decoder" data-ref-filename="85Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="241">241</th><td>  <b>if</b> (<a class="local col3 ref" href="#83Imm" title='Imm' data-ref="83Imm" data-ref-filename="83Imm">Imm</a> == <var>0</var>)</td></tr>
<tr><th id="242">242</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="243">243</th><td>  <b>return</b> decodeSImmOperand&lt;<a class="tu ref" href="#N" title='N' data-use='c' data-ref="N" data-ref-filename="N">N</a>&gt;(<a class="local col2 ref" href="#82Inst" title='Inst' data-ref="82Inst" data-ref-filename="82Inst">Inst</a>, <a class="local col3 ref" href="#83Imm" title='Imm' data-ref="83Imm" data-ref-filename="83Imm">Imm</a>, <a class="local col4 ref" href="#84Address" title='Address' data-ref="84Address" data-ref-filename="84Address">Address</a>, <a class="local col5 ref" href="#85Decoder" title='Decoder' data-ref="85Decoder" data-ref-filename="85Decoder">Decoder</a>);</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><b>template</b> &lt;<em>unsigned</em> N&gt;</td></tr>
<tr><th id="247">247</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL24decodeSImmOperandAndLsl1RN4llvm6MCInstEmlPKv" title='decodeSImmOperandAndLsl1' data-type='DecodeStatus decodeSImmOperandAndLsl1(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL24decodeSImmOperandAndLsl1RN4llvm6MCInstEmlPKv" data-ref-filename="_ZL24decodeSImmOperandAndLsl1RN4llvm6MCInstEmlPKv">decodeSImmOperandAndLsl1</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="86Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="86Inst" data-ref-filename="86Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="87Imm" title='Imm' data-type='uint64_t' data-ref="87Imm" data-ref-filename="87Imm">Imm</dfn>,</td></tr>
<tr><th id="248">248</th><td>                                             <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="88Address" title='Address' data-type='int64_t' data-ref="88Address" data-ref-filename="88Address">Address</dfn>,</td></tr>
<tr><th id="249">249</th><td>                                             <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="89Decoder" title='Decoder' data-type='const void *' data-ref="89Decoder" data-ref-filename="89Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="250">250</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isUInt&lt;N&gt;(Imm) &amp;&amp; <q>"Invalid immediate"</q>);</td></tr>
<tr><th id="251">251</th><td>  <i>// Sign-extend the number in the bottom N bits of Imm after accounting for</i></td></tr>
<tr><th id="252">252</th><td><i>  // the fact that the N bit immediate is stored in N-1 bits (the LSB is</i></td></tr>
<tr><th id="253">253</th><td><i>  // always zero)</i></td></tr>
<tr><th id="254">254</th><td>  <a class="local col6 ref" href="#86Inst" title='Inst' data-ref="86Inst" data-ref-filename="86Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(SignExtend64&lt;<a class="tu ref" href="#N" title='N' data-use='c' data-ref="N" data-ref-filename="N">N</a>&gt;(<a class="local col7 ref" href="#87Imm" title='Imm' data-ref="87Imm" data-ref-filename="87Imm">Imm</a> &lt;&lt; <var>1</var>)));</td></tr>
<tr><th id="255">255</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="256">256</th><td>}</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL20decodeCLUIImmOperandRN4llvm6MCInstEmlPKv" title='decodeCLUIImmOperand' data-type='DecodeStatus decodeCLUIImmOperand(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL20decodeCLUIImmOperandRN4llvm6MCInstEmlPKv" data-ref-filename="_ZL20decodeCLUIImmOperandRN4llvm6MCInstEmlPKv">decodeCLUIImmOperand</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="90Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="90Inst" data-ref-filename="90Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="91Imm" title='Imm' data-type='uint64_t' data-ref="91Imm" data-ref-filename="91Imm">Imm</dfn>,</td></tr>
<tr><th id="259">259</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="92Address" title='Address' data-type='int64_t' data-ref="92Address" data-ref-filename="92Address">Address</dfn>,</td></tr>
<tr><th id="260">260</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="93Decoder" title='Decoder' data-type='const void *' data-ref="93Decoder" data-ref-filename="93Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="261">261</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isUInt&lt;<var>6</var>&gt;(Imm) &amp;&amp; <q>"Invalid immediate"</q>);</td></tr>
<tr><th id="262">262</th><td>  <b>if</b> (<a class="local col1 ref" href="#91Imm" title='Imm' data-ref="91Imm" data-ref-filename="91Imm">Imm</a> &gt; <var>31</var>) {</td></tr>
<tr><th id="263">263</th><td>    <a class="local col1 ref" href="#91Imm" title='Imm' data-ref="91Imm" data-ref-filename="91Imm">Imm</a> = (<a class="ref fn" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Em" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Em" data-ref-filename="_ZN4llvm12SignExtend64Em">SignExtend64</a>&lt;<var>6</var>&gt;(<a class="local col1 ref" href="#91Imm" title='Imm' data-ref="91Imm" data-ref-filename="91Imm">Imm</a>) &amp; <var>0xfffff</var>);</td></tr>
<tr><th id="264">264</th><td>  }</td></tr>
<tr><th id="265">265</th><td>  <a class="local col0 ref" href="#90Inst" title='Inst' data-ref="90Inst" data-ref-filename="90Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col1 ref" href="#91Imm" title='Imm' data-ref="91Imm" data-ref-filename="91Imm">Imm</a>));</td></tr>
<tr><th id="266">266</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="267">267</th><td>}</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL12decodeFRMArgRN4llvm6MCInstEmlPKv" title='decodeFRMArg' data-type='DecodeStatus decodeFRMArg(llvm::MCInst &amp; Inst, uint64_t Imm, int64_t Address, const void * Decoder)' data-ref="_ZL12decodeFRMArgRN4llvm6MCInstEmlPKv" data-ref-filename="_ZL12decodeFRMArgRN4llvm6MCInstEmlPKv">decodeFRMArg</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="94Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="94Inst" data-ref-filename="94Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="95Imm" title='Imm' data-type='uint64_t' data-ref="95Imm" data-ref-filename="95Imm">Imm</dfn>,</td></tr>
<tr><th id="270">270</th><td>                                 <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="96Address" title='Address' data-type='int64_t' data-ref="96Address" data-ref-filename="96Address">Address</dfn>,</td></tr>
<tr><th id="271">271</th><td>                                 <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="97Decoder" title='Decoder' data-type='const void *' data-ref="97Decoder" data-ref-filename="97Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="272">272</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isUInt&lt;<var>3</var>&gt;(Imm) &amp;&amp; <q>"Invalid immediate"</q>);</td></tr>
<tr><th id="273">273</th><td>  <b>if</b> (!<span class="namespace">llvm::RISCVFPRndMode::</span><a class="ref fn" href="../MCTargetDesc/RISCVBaseInfo.h.html#_ZN4llvm14RISCVFPRndModeL19isValidRoundingModeEj" title='llvm::RISCVFPRndMode::isValidRoundingMode' data-ref="_ZN4llvm14RISCVFPRndModeL19isValidRoundingModeEj" data-ref-filename="_ZN4llvm14RISCVFPRndModeL19isValidRoundingModeEj">isValidRoundingMode</a>(<a class="local col5 ref" href="#95Imm" title='Imm' data-ref="95Imm" data-ref-filename="95Imm">Imm</a>))</td></tr>
<tr><th id="274">274</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <a class="local col4 ref" href="#94Inst" title='Inst' data-ref="94Inst" data-ref-filename="94Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand" data-ref-filename="llvm..MCOperand">MCOperand</a>::<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl" data-ref-filename="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col5 ref" href="#95Imm" title='Imm' data-ref="95Imm" data-ref-filename="95Imm">Imm</a>));</td></tr>
<tr><th id="277">277</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="278">278</th><td>}</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL18decodeRVCInstrSImmRN4llvm6MCInstEjmPKv" title='decodeRVCInstrSImm' data-type='DecodeStatus decodeRVCInstrSImm(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL18decodeRVCInstrSImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL18decodeRVCInstrSImmRN4llvm6MCInstEjmPKv">decodeRVCInstrSImm</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="98Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="98Inst" data-ref-filename="98Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="99Insn" title='Insn' data-type='unsigned int' data-ref="99Insn" data-ref-filename="99Insn">Insn</dfn>,</td></tr>
<tr><th id="281">281</th><td>                                       <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="100Address" title='Address' data-type='uint64_t' data-ref="100Address" data-ref-filename="100Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="101Decoder" title='Decoder' data-type='const void *' data-ref="101Decoder" data-ref-filename="101Decoder">Decoder</dfn>);</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL20decodeRVCInstrRdSImmRN4llvm6MCInstEjmPKv" title='decodeRVCInstrRdSImm' data-type='DecodeStatus decodeRVCInstrRdSImm(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL20decodeRVCInstrRdSImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20decodeRVCInstrRdSImmRN4llvm6MCInstEjmPKv">decodeRVCInstrRdSImm</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="102Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="102Inst" data-ref-filename="102Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="103Insn" title='Insn' data-type='unsigned int' data-ref="103Insn" data-ref-filename="103Insn">Insn</dfn>,</td></tr>
<tr><th id="284">284</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="104Address" title='Address' data-type='uint64_t' data-ref="104Address" data-ref-filename="104Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="105Decoder" title='Decoder' data-type='const void *' data-ref="105Decoder" data-ref-filename="105Decoder">Decoder</dfn>);</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL23decodeRVCInstrRdRs1UImmRN4llvm6MCInstEjmPKv" title='decodeRVCInstrRdRs1UImm' data-type='DecodeStatus decodeRVCInstrRdRs1UImm(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL23decodeRVCInstrRdRs1UImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23decodeRVCInstrRdRs1UImmRN4llvm6MCInstEjmPKv">decodeRVCInstrRdRs1UImm</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="106Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="106Inst" data-ref-filename="106Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="107Insn" title='Insn' data-type='unsigned int' data-ref="107Insn" data-ref-filename="107Insn">Insn</dfn>,</td></tr>
<tr><th id="287">287</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="108Address" title='Address' data-type='uint64_t' data-ref="108Address" data-ref-filename="108Address">Address</dfn>,</td></tr>
<tr><th id="288">288</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="109Decoder" title='Decoder' data-type='const void *' data-ref="109Decoder" data-ref-filename="109Decoder">Decoder</dfn>);</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL19decodeRVCInstrRdRs2RN4llvm6MCInstEjmPKv" title='decodeRVCInstrRdRs2' data-type='DecodeStatus decodeRVCInstrRdRs2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL19decodeRVCInstrRdRs2RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL19decodeRVCInstrRdRs2RN4llvm6MCInstEjmPKv">decodeRVCInstrRdRs2</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="110Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="110Inst" data-ref-filename="110Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="111Insn" title='Insn' data-type='unsigned int' data-ref="111Insn" data-ref-filename="111Insn">Insn</dfn>,</td></tr>
<tr><th id="291">291</th><td>                                        <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="112Address" title='Address' data-type='uint64_t' data-ref="112Address" data-ref-filename="112Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="113Decoder" title='Decoder' data-type='const void *' data-ref="113Decoder" data-ref-filename="113Decoder">Decoder</dfn>);</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu decl fn" href="#_ZL22decodeRVCInstrRdRs1Rs2RN4llvm6MCInstEjmPKv" title='decodeRVCInstrRdRs1Rs2' data-type='DecodeStatus decodeRVCInstrRdRs1Rs2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL22decodeRVCInstrRdRs1Rs2RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22decodeRVCInstrRdRs1Rs2RN4llvm6MCInstEjmPKv">decodeRVCInstrRdRs1Rs2</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="114Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="114Inst" data-ref-filename="114Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="115Insn" title='Insn' data-type='unsigned int' data-ref="115Insn" data-ref-filename="115Insn">Insn</dfn>,</td></tr>
<tr><th id="294">294</th><td>                                           <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="116Address" title='Address' data-type='uint64_t' data-ref="116Address" data-ref-filename="116Address">Address</dfn>,</td></tr>
<tr><th id="295">295</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="117Decoder" title='Decoder' data-type='const void *' data-ref="117Decoder" data-ref-filename="117Decoder">Decoder</dfn>);</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><u>#include <a href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html">"RISCVGenDisassemblerTables.inc"</a></u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL18decodeRVCInstrSImmRN4llvm6MCInstEjmPKv" title='decodeRVCInstrSImm' data-type='DecodeStatus decodeRVCInstrSImm(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL18decodeRVCInstrSImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL18decodeRVCInstrSImmRN4llvm6MCInstEjmPKv">decodeRVCInstrSImm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="178Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="178Inst" data-ref-filename="178Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="179Insn" title='Insn' data-type='unsigned int' data-ref="179Insn" data-ref-filename="179Insn">Insn</dfn>,</td></tr>
<tr><th id="300">300</th><td>                                       <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="180Address" title='Address' data-type='uint64_t' data-ref="180Address" data-ref-filename="180Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col1 decl" id="181Decoder" title='Decoder' data-type='const void *' data-ref="181Decoder" data-ref-filename="181Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="301">301</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="182SImm6" title='SImm6' data-type='uint64_t' data-ref="182SImm6" data-ref-filename="182SImm6">SImm6</dfn> =</td></tr>
<tr><th id="302">302</th><td>      <a class="ref fn" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col9 ref" href="#179Insn" title='Insn' data-ref="179Insn" data-ref-filename="179Insn">Insn</a>, <var>12</var>, <var>1</var>) &lt;&lt; <var>5</var> | <a class="ref fn" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col9 ref" href="#179Insn" title='Insn' data-ref="179Insn" data-ref-filename="179Insn">Insn</a>, <var>2</var>, <var>5</var>);</td></tr>
<tr><th id="303">303</th><td>  <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="local col3 decl" id="183Result" title='Result' data-type='DecodeStatus' data-ref="183Result" data-ref-filename="183Result">Result</dfn> = <a class="tu ref fn" href="#_ZL17decodeSImmOperandRN4llvm6MCInstEmlPKv" title='decodeSImmOperand' data-use='c' data-ref="_ZL17decodeSImmOperandRN4llvm6MCInstEmlPKv" data-ref-filename="_ZL17decodeSImmOperandRN4llvm6MCInstEmlPKv">decodeSImmOperand</a>&lt;<var>6</var>&gt;(<span class='refarg'><a class="local col8 ref" href="#178Inst" title='Inst' data-ref="178Inst" data-ref-filename="178Inst">Inst</a></span>, <a class="local col2 ref" href="#182SImm6" title='SImm6' data-ref="182SImm6" data-ref-filename="182SImm6">SImm6</a>, <a class="local col0 ref" href="#180Address" title='Address' data-ref="180Address" data-ref-filename="180Address">Address</a>, <a class="local col1 ref" href="#181Decoder" title='Decoder' data-ref="181Decoder" data-ref-filename="181Decoder">Decoder</a>);</td></tr>
<tr><th id="304">304</th><td>  (<em>void</em>)<a class="local col3 ref" href="#183Result" title='Result' data-ref="183Result" data-ref-filename="183Result">Result</a>;</td></tr>
<tr><th id="305">305</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Result == MCDisassembler::Success &amp;&amp; <q>"Invalid immediate"</q>);</td></tr>
<tr><th id="306">306</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="307">307</th><td>}</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL20decodeRVCInstrRdSImmRN4llvm6MCInstEjmPKv" title='decodeRVCInstrRdSImm' data-type='DecodeStatus decodeRVCInstrRdSImm(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL20decodeRVCInstrRdSImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL20decodeRVCInstrRdSImmRN4llvm6MCInstEjmPKv">decodeRVCInstrRdSImm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="184Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="184Inst" data-ref-filename="184Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="185Insn" title='Insn' data-type='unsigned int' data-ref="185Insn" data-ref-filename="185Insn">Insn</dfn>,</td></tr>
<tr><th id="310">310</th><td>                                         <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="186Address" title='Address' data-type='uint64_t' data-ref="186Address" data-ref-filename="186Address">Address</dfn>,</td></tr>
<tr><th id="311">311</th><td>                                         <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="187Decoder" title='Decoder' data-type='const void *' data-ref="187Decoder" data-ref-filename="187Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="312">312</th><td>  <a class="tu ref fn" href="#_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRRegisterClass' data-use='c' data-ref="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRRegisterClass</a>(<span class='refarg'><a class="local col4 ref" href="#184Inst" title='Inst' data-ref="184Inst" data-ref-filename="184Inst">Inst</a></span>, <var>0</var>, <a class="local col6 ref" href="#186Address" title='Address' data-ref="186Address" data-ref-filename="186Address">Address</a>, <a class="local col7 ref" href="#187Decoder" title='Decoder' data-ref="187Decoder" data-ref-filename="187Decoder">Decoder</a>);</td></tr>
<tr><th id="313">313</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="188SImm6" title='SImm6' data-type='uint64_t' data-ref="188SImm6" data-ref-filename="188SImm6">SImm6</dfn> =</td></tr>
<tr><th id="314">314</th><td>      <a class="ref fn" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col5 ref" href="#185Insn" title='Insn' data-ref="185Insn" data-ref-filename="185Insn">Insn</a>, <var>12</var>, <var>1</var>) &lt;&lt; <var>5</var> | <a class="ref fn" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col5 ref" href="#185Insn" title='Insn' data-ref="185Insn" data-ref-filename="185Insn">Insn</a>, <var>2</var>, <var>5</var>);</td></tr>
<tr><th id="315">315</th><td>  <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="local col9 decl" id="189Result" title='Result' data-type='DecodeStatus' data-ref="189Result" data-ref-filename="189Result">Result</dfn> = <a class="tu ref fn" href="#_ZL17decodeSImmOperandRN4llvm6MCInstEmlPKv" title='decodeSImmOperand' data-use='c' data-ref="_ZL17decodeSImmOperandRN4llvm6MCInstEmlPKv" data-ref-filename="_ZL17decodeSImmOperandRN4llvm6MCInstEmlPKv">decodeSImmOperand</a>&lt;<var>6</var>&gt;(<span class='refarg'><a class="local col4 ref" href="#184Inst" title='Inst' data-ref="184Inst" data-ref-filename="184Inst">Inst</a></span>, <a class="local col8 ref" href="#188SImm6" title='SImm6' data-ref="188SImm6" data-ref-filename="188SImm6">SImm6</a>, <a class="local col6 ref" href="#186Address" title='Address' data-ref="186Address" data-ref-filename="186Address">Address</a>, <a class="local col7 ref" href="#187Decoder" title='Decoder' data-ref="187Decoder" data-ref-filename="187Decoder">Decoder</a>);</td></tr>
<tr><th id="316">316</th><td>  (<em>void</em>)<a class="local col9 ref" href="#189Result" title='Result' data-ref="189Result" data-ref-filename="189Result">Result</a>;</td></tr>
<tr><th id="317">317</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Result == MCDisassembler::Success &amp;&amp; <q>"Invalid immediate"</q>);</td></tr>
<tr><th id="318">318</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="319">319</th><td>}</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL23decodeRVCInstrRdRs1UImmRN4llvm6MCInstEjmPKv" title='decodeRVCInstrRdRs1UImm' data-type='DecodeStatus decodeRVCInstrRdRs1UImm(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL23decodeRVCInstrRdRs1UImmRN4llvm6MCInstEjmPKv" data-ref-filename="_ZL23decodeRVCInstrRdRs1UImmRN4llvm6MCInstEjmPKv">decodeRVCInstrRdRs1UImm</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="190Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="190Inst" data-ref-filename="190Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="191Insn" title='Insn' data-type='unsigned int' data-ref="191Insn" data-ref-filename="191Insn">Insn</dfn>,</td></tr>
<tr><th id="322">322</th><td>                                            <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="192Address" title='Address' data-type='uint64_t' data-ref="192Address" data-ref-filename="192Address">Address</dfn>,</td></tr>
<tr><th id="323">323</th><td>                                            <em>const</em> <em>void</em> *<dfn class="local col3 decl" id="193Decoder" title='Decoder' data-type='const void *' data-ref="193Decoder" data-ref-filename="193Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="324">324</th><td>  <a class="tu ref fn" href="#_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRRegisterClass' data-use='c' data-ref="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRRegisterClass</a>(<span class='refarg'><a class="local col0 ref" href="#190Inst" title='Inst' data-ref="190Inst" data-ref-filename="190Inst">Inst</a></span>, <var>0</var>, <a class="local col2 ref" href="#192Address" title='Address' data-ref="192Address" data-ref-filename="192Address">Address</a>, <a class="local col3 ref" href="#193Decoder" title='Decoder' data-ref="193Decoder" data-ref-filename="193Decoder">Decoder</a>);</td></tr>
<tr><th id="325">325</th><td>  <a class="local col0 ref" href="#190Inst" title='Inst' data-ref="190Inst" data-ref-filename="190Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col0 ref" href="#190Inst" title='Inst' data-ref="190Inst" data-ref-filename="190Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="326">326</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="194UImm6" title='UImm6' data-type='uint64_t' data-ref="194UImm6" data-ref-filename="194UImm6">UImm6</dfn> =</td></tr>
<tr><th id="327">327</th><td>      <a class="ref fn" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col1 ref" href="#191Insn" title='Insn' data-ref="191Insn" data-ref-filename="191Insn">Insn</a>, <var>12</var>, <var>1</var>) &lt;&lt; <var>5</var> | <a class="ref fn" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col1 ref" href="#191Insn" title='Insn' data-ref="191Insn" data-ref-filename="191Insn">Insn</a>, <var>2</var>, <var>5</var>);</td></tr>
<tr><th id="328">328</th><td>  <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="local col5 decl" id="195Result" title='Result' data-type='DecodeStatus' data-ref="195Result" data-ref-filename="195Result">Result</dfn> = <a class="tu ref fn" href="#_ZL17decodeUImmOperandRN4llvm6MCInstEmlPKv" title='decodeUImmOperand' data-use='c' data-ref="_ZL17decodeUImmOperandRN4llvm6MCInstEmlPKv" data-ref-filename="_ZL17decodeUImmOperandRN4llvm6MCInstEmlPKv">decodeUImmOperand</a>&lt;<var>6</var>&gt;(<span class='refarg'><a class="local col0 ref" href="#190Inst" title='Inst' data-ref="190Inst" data-ref-filename="190Inst">Inst</a></span>, <a class="local col4 ref" href="#194UImm6" title='UImm6' data-ref="194UImm6" data-ref-filename="194UImm6">UImm6</a>, <a class="local col2 ref" href="#192Address" title='Address' data-ref="192Address" data-ref-filename="192Address">Address</a>, <a class="local col3 ref" href="#193Decoder" title='Decoder' data-ref="193Decoder" data-ref-filename="193Decoder">Decoder</a>);</td></tr>
<tr><th id="329">329</th><td>  (<em>void</em>)<a class="local col5 ref" href="#195Result" title='Result' data-ref="195Result" data-ref-filename="195Result">Result</a>;</td></tr>
<tr><th id="330">330</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Result == MCDisassembler::Success &amp;&amp; <q>"Invalid immediate"</q>);</td></tr>
<tr><th id="331">331</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="332">332</th><td>}</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL19decodeRVCInstrRdRs2RN4llvm6MCInstEjmPKv" title='decodeRVCInstrRdRs2' data-type='DecodeStatus decodeRVCInstrRdRs2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL19decodeRVCInstrRdRs2RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL19decodeRVCInstrRdRs2RN4llvm6MCInstEjmPKv">decodeRVCInstrRdRs2</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="196Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="196Inst" data-ref-filename="196Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="197Insn" title='Insn' data-type='unsigned int' data-ref="197Insn" data-ref-filename="197Insn">Insn</dfn>,</td></tr>
<tr><th id="335">335</th><td>                                        <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="198Address" title='Address' data-type='uint64_t' data-ref="198Address" data-ref-filename="198Address">Address</dfn>, <em>const</em> <em>void</em> *<dfn class="local col9 decl" id="199Decoder" title='Decoder' data-type='const void *' data-ref="199Decoder" data-ref-filename="199Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="336">336</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="200Rd" title='Rd' data-type='unsigned int' data-ref="200Rd" data-ref-filename="200Rd">Rd</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col7 ref" href="#197Insn" title='Insn' data-ref="197Insn" data-ref-filename="197Insn">Insn</a>, <var>7</var>, <var>5</var>);</td></tr>
<tr><th id="337">337</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="201Rs2" title='Rs2' data-type='unsigned int' data-ref="201Rs2" data-ref-filename="201Rs2">Rs2</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col7 ref" href="#197Insn" title='Insn' data-ref="197Insn" data-ref-filename="197Insn">Insn</a>, <var>2</var>, <var>5</var>);</td></tr>
<tr><th id="338">338</th><td>  <a class="tu ref fn" href="#_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRRegisterClass' data-use='c' data-ref="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRRegisterClass</a>(<span class='refarg'><a class="local col6 ref" href="#196Inst" title='Inst' data-ref="196Inst" data-ref-filename="196Inst">Inst</a></span>, <a class="local col0 ref" href="#200Rd" title='Rd' data-ref="200Rd" data-ref-filename="200Rd">Rd</a>, <a class="local col8 ref" href="#198Address" title='Address' data-ref="198Address" data-ref-filename="198Address">Address</a>, <a class="local col9 ref" href="#199Decoder" title='Decoder' data-ref="199Decoder" data-ref-filename="199Decoder">Decoder</a>);</td></tr>
<tr><th id="339">339</th><td>  <a class="tu ref fn" href="#_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRRegisterClass' data-use='c' data-ref="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRRegisterClass</a>(<span class='refarg'><a class="local col6 ref" href="#196Inst" title='Inst' data-ref="196Inst" data-ref-filename="196Inst">Inst</a></span>, <a class="local col1 ref" href="#201Rs2" title='Rs2' data-ref="201Rs2" data-ref-filename="201Rs2">Rs2</a>, <a class="local col8 ref" href="#198Address" title='Address' data-ref="198Address" data-ref-filename="198Address">Address</a>, <a class="local col9 ref" href="#199Decoder" title='Decoder' data-ref="199Decoder" data-ref-filename="199Decoder">Decoder</a>);</td></tr>
<tr><th id="340">340</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="341">341</th><td>}</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><em>static</em> <a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <dfn class="tu decl def fn" id="_ZL22decodeRVCInstrRdRs1Rs2RN4llvm6MCInstEjmPKv" title='decodeRVCInstrRdRs1Rs2' data-type='DecodeStatus decodeRVCInstrRdRs1Rs2(llvm::MCInst &amp; Inst, unsigned int Insn, uint64_t Address, const void * Decoder)' data-ref="_ZL22decodeRVCInstrRdRs1Rs2RN4llvm6MCInstEjmPKv" data-ref-filename="_ZL22decodeRVCInstrRdRs1Rs2RN4llvm6MCInstEjmPKv">decodeRVCInstrRdRs1Rs2</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="202Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="202Inst" data-ref-filename="202Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="203Insn" title='Insn' data-type='unsigned int' data-ref="203Insn" data-ref-filename="203Insn">Insn</dfn>,</td></tr>
<tr><th id="344">344</th><td>                                           <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="204Address" title='Address' data-type='uint64_t' data-ref="204Address" data-ref-filename="204Address">Address</dfn>,</td></tr>
<tr><th id="345">345</th><td>                                           <em>const</em> <em>void</em> *<dfn class="local col5 decl" id="205Decoder" title='Decoder' data-type='const void *' data-ref="205Decoder" data-ref-filename="205Decoder">Decoder</dfn>) {</td></tr>
<tr><th id="346">346</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="206Rd" title='Rd' data-type='unsigned int' data-ref="206Rd" data-ref-filename="206Rd">Rd</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col3 ref" href="#203Insn" title='Insn' data-ref="203Insn" data-ref-filename="203Insn">Insn</a>, <var>7</var>, <var>5</var>);</td></tr>
<tr><th id="347">347</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="207Rs2" title='Rs2' data-type='unsigned int' data-ref="207Rs2" data-ref-filename="207Rs2">Rs2</dfn> = <a class="ref fn" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#_ZN4llvmL20fieldFromInstructionET_jj" title='llvm::fieldFromInstruction' data-ref="_ZN4llvmL20fieldFromInstructionET_jj" data-ref-filename="_ZN4llvmL20fieldFromInstructionET_jj">fieldFromInstruction</a>(<a class="local col3 ref" href="#203Insn" title='Insn' data-ref="203Insn" data-ref-filename="203Insn">Insn</a>, <var>2</var>, <var>5</var>);</td></tr>
<tr><th id="348">348</th><td>  <a class="tu ref fn" href="#_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRRegisterClass' data-use='c' data-ref="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRRegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#202Inst" title='Inst' data-ref="202Inst" data-ref-filename="202Inst">Inst</a></span>, <a class="local col6 ref" href="#206Rd" title='Rd' data-ref="206Rd" data-ref-filename="206Rd">Rd</a>, <a class="local col4 ref" href="#204Address" title='Address' data-ref="204Address" data-ref-filename="204Address">Address</a>, <a class="local col5 ref" href="#205Decoder" title='Decoder' data-ref="205Decoder" data-ref-filename="205Decoder">Decoder</a>);</td></tr>
<tr><th id="349">349</th><td>  <a class="local col2 ref" href="#202Inst" title='Inst' data-ref="202Inst" data-ref-filename="202Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandENS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandENS_9MCOperandE" data-ref-filename="_ZN4llvm6MCInst10addOperandENS_9MCOperandE">addOperand</a>(<a class="ref fn fake" href="../../../../include/llvm/MC/MCInst.h.html#34" title='llvm::MCOperand::MCOperand' data-ref="_ZN4llvm9MCOperandC1ERKS0_" data-ref-filename="_ZN4llvm9MCOperandC1ERKS0_"></a><a class="local col2 ref" href="#202Inst" title='Inst' data-ref="202Inst" data-ref-filename="202Inst">Inst</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZN4llvm6MCInst10getOperandEj" data-ref-filename="_ZN4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="350">350</th><td>  <a class="tu ref fn" href="#_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" title='DecodeGPRRegisterClass' data-use='c' data-ref="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv" data-ref-filename="_ZL22DecodeGPRRegisterClassRN4llvm6MCInstEmmPKv">DecodeGPRRegisterClass</a>(<span class='refarg'><a class="local col2 ref" href="#202Inst" title='Inst' data-ref="202Inst" data-ref-filename="202Inst">Inst</a></span>, <a class="local col7 ref" href="#207Rs2" title='Rs2' data-ref="207Rs2" data-ref-filename="207Rs2">Rs2</a>, <a class="local col4 ref" href="#204Address" title='Address' data-ref="204Address" data-ref-filename="204Address">Address</a>, <a class="local col5 ref" href="#205Decoder" title='Decoder' data-ref="205Decoder" data-ref-filename="205Decoder">Decoder</a>);</td></tr>
<tr><th id="351">351</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Success" title='llvm::MCDisassembler::Success' data-ref="llvm::MCDisassembler::Success" data-ref-filename="llvm..MCDisassembler..Success">Success</a>;</td></tr>
<tr><th id="352">352</th><td>}</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><a class="typedef" href="#DecodeStatus" title='DecodeStatus' data-type='MCDisassembler::DecodeStatus' data-ref="DecodeStatus" data-ref-filename="DecodeStatus">DecodeStatus</a> <a class="tu type" href="#(anonymousnamespace)::RISCVDisassembler" title='(anonymous namespace)::RISCVDisassembler' data-ref="(anonymousnamespace)::RISCVDisassembler" data-ref-filename="(anonymousnamespace)..RISCVDisassembler">RISCVDisassembler</a>::<dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_117RISCVDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE" title='(anonymous namespace)::RISCVDisassembler::getInstruction' data-type='DecodeStatus (anonymous namespace)::RISCVDisassembler::getInstruction(llvm::MCInst &amp; MI, uint64_t &amp; Size, ArrayRef&lt;uint8_t&gt; Bytes, uint64_t Address, llvm::raw_ostream &amp; CS) const' data-ref="_ZNK12_GLOBAL__N_117RISCVDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE" data-ref-filename="_ZNK12_GLOBAL__N_117RISCVDisassembler14getInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE">getInstruction</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="208MI" title='MI' data-type='llvm::MCInst &amp;' data-ref="208MI" data-ref-filename="208MI">MI</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> &amp;<dfn class="local col9 decl" id="209Size" title='Size' data-type='uint64_t &amp;' data-ref="209Size" data-ref-filename="209Size">Size</dfn>,</td></tr>
<tr><th id="355">355</th><td>                                               <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>&gt; <dfn class="local col0 decl" id="210Bytes" title='Bytes' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="210Bytes" data-ref-filename="210Bytes">Bytes</dfn>,</td></tr>
<tr><th id="356">356</th><td>                                               <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="211Address" title='Address' data-type='uint64_t' data-ref="211Address" data-ref-filename="211Address">Address</dfn>,</td></tr>
<tr><th id="357">357</th><td>                                               <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" data-ref-filename="llvm..raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="212CS" title='CS' data-type='llvm::raw_ostream &amp;' data-ref="212CS" data-ref-filename="212CS">CS</dfn>) <em>const</em> {</td></tr>
<tr><th id="358">358</th><td>  <i>// TODO: This will need modification when supporting instruction set</i></td></tr>
<tr><th id="359">359</th><td><i>  // extensions with instructions &gt; 32-bits (up to 176 bits wide).</i></td></tr>
<tr><th id="360">360</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="213Insn" title='Insn' data-type='uint32_t' data-ref="213Insn" data-ref-filename="213Insn">Insn</dfn>;</td></tr>
<tr><th id="361">361</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::DecodeStatus" title='llvm::MCDisassembler::DecodeStatus' data-ref="llvm::MCDisassembler::DecodeStatus" data-ref-filename="llvm..MCDisassembler..DecodeStatus">DecodeStatus</a> <dfn class="local col4 decl" id="214Result" title='Result' data-type='llvm::MCDisassembler::DecodeStatus' data-ref="214Result" data-ref-filename="214Result">Result</dfn>;</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <i>// It's a 32 bit instruction if bit 0 and 1 are 1.</i></td></tr>
<tr><th id="364">364</th><td>  <b>if</b> ((<a class="local col0 ref" href="#210Bytes" title='Bytes' data-ref="210Bytes" data-ref-filename="210Bytes">Bytes</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> &amp; <var>0x3</var>) == <var>0x3</var>) {</td></tr>
<tr><th id="365">365</th><td>    <b>if</b> (<a class="local col0 ref" href="#210Bytes" title='Bytes' data-ref="210Bytes" data-ref-filename="210Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>4</var>) {</td></tr>
<tr><th id="366">366</th><td>      <a class="local col9 ref" href="#209Size" title='Size' data-ref="209Size" data-ref-filename="209Size">Size</a> = <var>0</var>;</td></tr>
<tr><th id="367">367</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="368">368</th><td>    }</td></tr>
<tr><th id="369">369</th><td>    <a class="local col3 ref" href="#213Insn" title='Insn' data-ref="213Insn" data-ref-filename="213Insn">Insn</a> = <span class="namespace">support::endian::</span><a class="ref fn" href="../../../../include/llvm/Support/Endian.h.html#_ZN4llvm7support6endian8read32leEPKv" title='llvm::support::endian::read32le' data-ref="_ZN4llvm7support6endian8read32leEPKv" data-ref-filename="_ZN4llvm7support6endian8read32leEPKv">read32le</a>(<a class="local col0 ref" href="#210Bytes" title='Bytes' data-ref="210Bytes" data-ref-filename="210Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4dataEv" title='llvm::ArrayRef::data' data-ref="_ZNK4llvm8ArrayRef4dataEv" data-ref-filename="_ZNK4llvm8ArrayRef4dataEv">data</a>());</td></tr>
<tr><th id="370">370</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Trying RISCV32 table :\n"</q>);</td></tr>
<tr><th id="371">371</th><td>    <a class="local col4 ref" href="#214Result" title='Result' data-ref="214Result" data-ref-filename="214Result">Result</a> = <a class="ref fn" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE" title='llvm::decodeInstruction' data-ref="_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE">decodeInstruction</a>(<a class="ref" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#llvm::DecoderTable32" title='llvm::DecoderTable32' data-ref="llvm::DecoderTable32" data-ref-filename="llvm..DecoderTable32">DecoderTable32</a>, <span class='refarg'><a class="local col8 ref" href="#208MI" title='MI' data-ref="208MI" data-ref-filename="208MI">MI</a></span>, <a class="local col3 ref" href="#213Insn" title='Insn' data-ref="213Insn" data-ref-filename="213Insn">Insn</a>, <a class="local col1 ref" href="#211Address" title='Address' data-ref="211Address" data-ref-filename="211Address">Address</a>, <b>this</b>, <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>);</td></tr>
<tr><th id="372">372</th><td>    <a class="local col9 ref" href="#209Size" title='Size' data-ref="209Size" data-ref-filename="209Size">Size</a> = <var>4</var>;</td></tr>
<tr><th id="373">373</th><td>  } <b>else</b> {</td></tr>
<tr><th id="374">374</th><td>    <b>if</b> (<a class="local col0 ref" href="#210Bytes" title='Bytes' data-ref="210Bytes" data-ref-filename="210Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt; <var>2</var>) {</td></tr>
<tr><th id="375">375</th><td>      <a class="local col9 ref" href="#209Size" title='Size' data-ref="209Size" data-ref-filename="209Size">Size</a> = <var>0</var>;</td></tr>
<tr><th id="376">376</th><td>      <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>;</td></tr>
<tr><th id="377">377</th><td>    }</td></tr>
<tr><th id="378">378</th><td>    <a class="local col3 ref" href="#213Insn" title='Insn' data-ref="213Insn" data-ref-filename="213Insn">Insn</a> = <span class="namespace">support::endian::</span><a class="ref fn" href="../../../../include/llvm/Support/Endian.h.html#_ZN4llvm7support6endian8read16leEPKv" title='llvm::support::endian::read16le' data-ref="_ZN4llvm7support6endian8read16leEPKv" data-ref-filename="_ZN4llvm7support6endian8read16leEPKv">read16le</a>(<a class="local col0 ref" href="#210Bytes" title='Bytes' data-ref="210Bytes" data-ref-filename="210Bytes">Bytes</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4dataEv" title='llvm::ArrayRef::data' data-ref="_ZNK4llvm8ArrayRef4dataEv" data-ref-filename="_ZNK4llvm8ArrayRef4dataEv">data</a>());</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>    <b>if</b> (!<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenSubtargetInfo.inc.html#llvm::RISCV::Feature64Bit" title='llvm::RISCV::Feature64Bit' data-ref="llvm::RISCV::Feature64Bit" data-ref-filename="llvm..RISCV..Feature64Bit">Feature64Bit</a>]</a>) {</td></tr>
<tr><th id="381">381</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="382">382</th><td>          dbgs() &lt;&lt; <q>"Trying RISCV32Only_16 table (16-bit Instruction):\n"</q>);</td></tr>
<tr><th id="383">383</th><td>      <i>// Calling the auto-generated decoder function.</i></td></tr>
<tr><th id="384">384</th><td>      <a class="local col4 ref" href="#214Result" title='Result' data-ref="214Result" data-ref-filename="214Result">Result</a> = <a class="ref fn" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE" title='llvm::decodeInstruction' data-ref="_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE">decodeInstruction</a>(<a class="ref" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#llvm::DecoderTableRISCV32Only_16" title='llvm::DecoderTableRISCV32Only_16' data-ref="llvm::DecoderTableRISCV32Only_16" data-ref-filename="llvm..DecoderTableRISCV32Only_16">DecoderTableRISCV32Only_16</a>, <span class='refarg'><a class="local col8 ref" href="#208MI" title='MI' data-ref="208MI" data-ref-filename="208MI">MI</a></span>, <a class="local col3 ref" href="#213Insn" title='Insn' data-ref="213Insn" data-ref-filename="213Insn">Insn</a>, <a class="local col1 ref" href="#211Address" title='Address' data-ref="211Address" data-ref-filename="211Address">Address</a>,</td></tr>
<tr><th id="385">385</th><td>                                 <b>this</b>, <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>);</td></tr>
<tr><th id="386">386</th><td>      <b>if</b> (<a class="local col4 ref" href="#214Result" title='Result' data-ref="214Result" data-ref-filename="214Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>) {</td></tr>
<tr><th id="387">387</th><td>        <a class="local col9 ref" href="#209Size" title='Size' data-ref="209Size" data-ref-filename="209Size">Size</a> = <var>2</var>;</td></tr>
<tr><th id="388">388</th><td>        <b>return</b> <a class="local col4 ref" href="#214Result" title='Result' data-ref="214Result" data-ref-filename="214Result">Result</a>;</td></tr>
<tr><th id="389">389</th><td>      }</td></tr>
<tr><th id="390">390</th><td>    }</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>    <b>if</b> (<a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureExtZbproposedc" title='llvm::RISCV::FeatureExtZbproposedc' data-ref="llvm::RISCV::FeatureExtZbproposedc" data-ref-filename="llvm..RISCV..FeatureExtZbproposedc">FeatureExtZbproposedc</a>]</a> &amp;&amp;</td></tr>
<tr><th id="393">393</th><td>        <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>.<a class="ref fn" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" data-ref-filename="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()<a class="ref fn" href="../../../../include/llvm/MC/SubtargetFeature.h.html#_ZNK4llvm13FeatureBitsetixEj" title='llvm::FeatureBitset::operator[]' data-ref="_ZNK4llvm13FeatureBitsetixEj" data-ref-filename="_ZNK4llvm13FeatureBitsetixEj">[<span class="namespace">RISCV::</span><a class="enum" href="../../../../../build/lib/Target/RISCV/RISCVGenSubtargetInfo.inc.html#llvm::RISCV::FeatureStdExtC" title='llvm::RISCV::FeatureStdExtC' data-ref="llvm::RISCV::FeatureStdExtC" data-ref-filename="llvm..RISCV..FeatureStdExtC">FeatureStdExtC</a>]</a>) {</td></tr>
<tr><th id="394">394</th><td>      <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="395">395</th><td>          dbgs() &lt;&lt; <q>"Trying RVBC32 table (BitManip 16-bit Instruction):\n"</q>);</td></tr>
<tr><th id="396">396</th><td>      <i>// Calling the auto-generated decoder function.</i></td></tr>
<tr><th id="397">397</th><td>      <a class="local col4 ref" href="#214Result" title='Result' data-ref="214Result" data-ref-filename="214Result">Result</a> = <a class="ref fn" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE" title='llvm::decodeInstruction' data-ref="_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE">decodeInstruction</a>(<a class="ref" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#llvm::DecoderTableRVBC16" title='llvm::DecoderTableRVBC16' data-ref="llvm::DecoderTableRVBC16" data-ref-filename="llvm..DecoderTableRVBC16">DecoderTableRVBC16</a>, <span class='refarg'><a class="local col8 ref" href="#208MI" title='MI' data-ref="208MI" data-ref-filename="208MI">MI</a></span>, <a class="local col3 ref" href="#213Insn" title='Insn' data-ref="213Insn" data-ref-filename="213Insn">Insn</a>, <a class="local col1 ref" href="#211Address" title='Address' data-ref="211Address" data-ref-filename="211Address">Address</a>,</td></tr>
<tr><th id="398">398</th><td>                                 <b>this</b>, <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>);</td></tr>
<tr><th id="399">399</th><td>      <b>if</b> (<a class="local col4 ref" href="#214Result" title='Result' data-ref="214Result" data-ref-filename="214Result">Result</a> != <a class="type" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler" title='llvm::MCDisassembler' data-ref="llvm::MCDisassembler" data-ref-filename="llvm..MCDisassembler">MCDisassembler</a>::<a class="enum" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::Fail" title='llvm::MCDisassembler::Fail' data-ref="llvm::MCDisassembler::Fail" data-ref-filename="llvm..MCDisassembler..Fail">Fail</a>) {</td></tr>
<tr><th id="400">400</th><td>        <a class="local col9 ref" href="#209Size" title='Size' data-ref="209Size" data-ref-filename="209Size">Size</a> = <var>2</var>;</td></tr>
<tr><th id="401">401</th><td>        <b>return</b> <a class="local col4 ref" href="#214Result" title='Result' data-ref="214Result" data-ref-filename="214Result">Result</a>;</td></tr>
<tr><th id="402">402</th><td>      }</td></tr>
<tr><th id="403">403</th><td>    }</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>    <a class="macro" href="../../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Trying RISCV_C table (16-bit Instruction):\n"</q>);</td></tr>
<tr><th id="406">406</th><td>    <i>// Calling the auto-generated decoder function.</i></td></tr>
<tr><th id="407">407</th><td>    <a class="local col4 ref" href="#214Result" title='Result' data-ref="214Result" data-ref-filename="214Result">Result</a> = <a class="ref fn" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE" title='llvm::decodeInstruction' data-ref="_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE" data-ref-filename="_ZN4llvmL17decodeInstructionEPKhRNS_6MCInstET_mPKvRKNS_15MCSubtargetInfoE">decodeInstruction</a>(<a class="ref" href="../../../../../build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc.html#llvm::DecoderTable16" title='llvm::DecoderTable16' data-ref="llvm::DecoderTable16" data-ref-filename="llvm..DecoderTable16">DecoderTable16</a>, <span class='refarg'><a class="local col8 ref" href="#208MI" title='MI' data-ref="208MI" data-ref-filename="208MI">MI</a></span>, <a class="local col3 ref" href="#213Insn" title='Insn' data-ref="213Insn" data-ref-filename="213Insn">Insn</a>, <a class="local col1 ref" href="#211Address" title='Address' data-ref="211Address" data-ref-filename="211Address">Address</a>, <b>this</b>, <a class="member field" href="../../../../include/llvm/MC/MCDisassembler/MCDisassembler.h.html#llvm::MCDisassembler::STI" title='llvm::MCDisassembler::STI' data-ref="llvm::MCDisassembler::STI" data-ref-filename="llvm..MCDisassembler..STI">STI</a>);</td></tr>
<tr><th id="408">408</th><td>    <a class="local col9 ref" href="#209Size" title='Size' data-ref="209Size" data-ref-filename="209Size">Size</a> = <var>2</var>;</td></tr>
<tr><th id="409">409</th><td>  }</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <b>return</b> <a class="local col4 ref" href="#214Result" title='Result' data-ref="214Result" data-ref-filename="214Result">Result</a>;</td></tr>
<tr><th id="412">412</th><td>}</td></tr>
<tr><th id="413">413</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>