Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  4 16:43:11 2025
| Host         : DESKTOP-0S0F0DE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.450        0.000                      0                   69        0.181        0.000                      0                   69        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.450        0.000                      0                   69        0.181        0.000                      0                   69        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 VGA_controller_1/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.890ns (20.078%)  route 3.543ns (79.922%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.712     5.314    VGA_controller_1/CLK
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDCE (Prop_fdce_C_Q)         0.518     5.832 f  VGA_controller_1/h_count_reg_reg[6]/Q
                         net (fo=11, routed)          1.284     7.117    VGA_controller_1/pixel_x[6]
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.124     7.241 f  VGA_controller_1/vga_reg[7]_i_7/O
                         net (fo=1, routed)           0.805     8.046    VGA_controller_1/vga_reg[7]_i_7_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I3_O)        0.124     8.170 r  VGA_controller_1/vga_reg[7]_i_2/O
                         net (fo=2, routed)           0.814     8.984    VGA_controller_1/vga_reg[7]_i_2_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     9.108 r  VGA_controller_1/vga_reg[3]_i_1/O
                         net (fo=4, routed)           0.639     9.747    vga_next[3]
    SLICE_X88Y144        FDCE                                         r  vga_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.596    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y144        FDCE                                         r  vga_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X88Y144        FDCE (Setup_fdce_C_D)       -0.045    15.197    vga_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 VGA_controller_1/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 0.890ns (20.095%)  route 3.539ns (79.905%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.712     5.314    VGA_controller_1/CLK
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDCE (Prop_fdce_C_Q)         0.518     5.832 f  VGA_controller_1/h_count_reg_reg[6]/Q
                         net (fo=11, routed)          1.284     7.117    VGA_controller_1/pixel_x[6]
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.124     7.241 f  VGA_controller_1/vga_reg[7]_i_7/O
                         net (fo=1, routed)           0.805     8.046    VGA_controller_1/vga_reg[7]_i_7_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I3_O)        0.124     8.170 r  VGA_controller_1/vga_reg[7]_i_2/O
                         net (fo=2, routed)           0.814     8.984    VGA_controller_1/vga_reg[7]_i_2_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     9.108 r  VGA_controller_1/vga_reg[3]_i_1/O
                         net (fo=4, routed)           0.635     9.743    vga_next[3]
    SLICE_X88Y141        FDCE                                         r  vga_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.595    15.017    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y141        FDCE                                         r  vga_reg_reg[3]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X88Y141        FDCE (Setup_fdce_C_D)       -0.045    15.196    vga_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 VGA_controller_1/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.890ns (20.431%)  route 3.466ns (79.568%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.712     5.314    VGA_controller_1/CLK
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDCE (Prop_fdce_C_Q)         0.518     5.832 f  VGA_controller_1/h_count_reg_reg[6]/Q
                         net (fo=11, routed)          1.513     7.345    VGA_controller_1/pixel_x[6]
    SLICE_X85Y140        LUT4 (Prop_lut4_I1_O)        0.124     7.469 r  VGA_controller_1/vga_reg[11]_i_10/O
                         net (fo=2, routed)           0.838     8.307    VGA_controller_1/vga_reg[11]_i_10_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I4_O)        0.124     8.431 f  VGA_controller_1/vga_reg[7]_i_3/O
                         net (fo=1, routed)           0.282     8.713    VGA_controller_1/vga_reg[7]_i_3_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I3_O)        0.124     8.837 r  VGA_controller_1/vga_reg[7]_i_1/O
                         net (fo=4, routed)           0.833     9.670    vga_next[7]
    SLICE_X88Y143        FDCE                                         r  vga_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.596    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y143        FDCE                                         r  vga_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X88Y143        FDCE (Setup_fdce_C_D)       -0.045    15.197    vga_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 VGA_controller_1/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.890ns (20.431%)  route 3.466ns (79.568%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.712     5.314    VGA_controller_1/CLK
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDCE (Prop_fdce_C_Q)         0.518     5.832 f  VGA_controller_1/h_count_reg_reg[6]/Q
                         net (fo=11, routed)          1.513     7.345    VGA_controller_1/pixel_x[6]
    SLICE_X85Y140        LUT4 (Prop_lut4_I1_O)        0.124     7.469 r  VGA_controller_1/vga_reg[11]_i_10/O
                         net (fo=2, routed)           0.838     8.307    VGA_controller_1/vga_reg[11]_i_10_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I4_O)        0.124     8.431 f  VGA_controller_1/vga_reg[7]_i_3/O
                         net (fo=1, routed)           0.282     8.713    VGA_controller_1/vga_reg[7]_i_3_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I3_O)        0.124     8.837 r  VGA_controller_1/vga_reg[7]_i_1/O
                         net (fo=4, routed)           0.833     9.670    vga_next[7]
    SLICE_X88Y143        FDCE                                         r  vga_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.596    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y143        FDCE                                         r  vga_reg_reg[7]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X88Y143        FDCE (Setup_fdce_C_D)       -0.031    15.211    vga_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 VGA_controller_1/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.890ns (20.507%)  route 3.450ns (79.493%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.712     5.314    VGA_controller_1/CLK
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDCE (Prop_fdce_C_Q)         0.518     5.832 f  VGA_controller_1/h_count_reg_reg[6]/Q
                         net (fo=11, routed)          1.284     7.117    VGA_controller_1/pixel_x[6]
    SLICE_X85Y141        LUT5 (Prop_lut5_I0_O)        0.124     7.241 f  VGA_controller_1/vga_reg[7]_i_7/O
                         net (fo=1, routed)           0.805     8.046    VGA_controller_1/vga_reg[7]_i_7_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I3_O)        0.124     8.170 r  VGA_controller_1/vga_reg[7]_i_2/O
                         net (fo=2, routed)           0.814     8.984    VGA_controller_1/vga_reg[7]_i_2_n_0
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     9.108 r  VGA_controller_1/vga_reg[3]_i_1/O
                         net (fo=4, routed)           0.546     9.654    vga_next[3]
    SLICE_X88Y141        FDCE                                         r  vga_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.595    15.017    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y141        FDCE                                         r  vga_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X88Y141        FDCE (Setup_fdce_C_D)       -0.028    15.213    vga_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 VGA_controller_1/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.890ns (20.963%)  route 3.356ns (79.037%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.712     5.314    VGA_controller_1/CLK
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDCE (Prop_fdce_C_Q)         0.518     5.832 f  VGA_controller_1/h_count_reg_reg[6]/Q
                         net (fo=11, routed)          1.513     7.345    VGA_controller_1/pixel_x[6]
    SLICE_X85Y140        LUT4 (Prop_lut4_I1_O)        0.124     7.469 r  VGA_controller_1/vga_reg[11]_i_10/O
                         net (fo=2, routed)           0.838     8.307    VGA_controller_1/vga_reg[11]_i_10_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I4_O)        0.124     8.431 f  VGA_controller_1/vga_reg[7]_i_3/O
                         net (fo=1, routed)           0.282     8.713    VGA_controller_1/vga_reg[7]_i_3_n_0
    SLICE_X84Y141        LUT6 (Prop_lut6_I3_O)        0.124     8.837 r  VGA_controller_1/vga_reg[7]_i_1/O
                         net (fo=4, routed)           0.723     9.560    vga_next[7]
    SLICE_X88Y144        FDCE                                         r  vga_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.596    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X88Y144        FDCE                                         r  vga_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X88Y144        FDCE (Setup_fdce_C_D)       -0.028    15.214    vga_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 VGA_controller_1/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_controller_1/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.021ns (25.381%)  route 3.002ns (74.619%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.712     5.314    VGA_controller_1/CLK
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDCE (Prop_fdce_C_Q)         0.478     5.792 r  VGA_controller_1/h_count_reg_reg[1]/Q
                         net (fo=11, routed)          1.046     6.839    VGA_controller_1/pixel_x[1]
    SLICE_X85Y139        LUT5 (Prop_lut5_I3_O)        0.295     7.134 r  VGA_controller_1/h_count_reg[7]_i_2/O
                         net (fo=4, routed)           0.592     7.725    VGA_controller_1/h_count_reg[7]_i_2_n_0
    SLICE_X84Y140        LUT6 (Prop_lut6_I5_O)        0.124     7.849 f  VGA_controller_1/h_count_reg[9]_i_2/O
                         net (fo=3, routed)           0.670     8.519    VGA_controller_1/h_count_reg[9]_i_2_n_0
    SLICE_X85Y140        LUT3 (Prop_lut3_I2_O)        0.124     8.643 r  VGA_controller_1/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.694     9.337    VGA_controller_1/v_count_reg0
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.595    15.017    VGA_controller_1/CLK
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[1]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X87Y142        FDCE (Setup_fdce_C_CE)      -0.205    15.036    VGA_controller_1/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 VGA_controller_1/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_controller_1/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.021ns (25.381%)  route 3.002ns (74.619%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.712     5.314    VGA_controller_1/CLK
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDCE (Prop_fdce_C_Q)         0.478     5.792 r  VGA_controller_1/h_count_reg_reg[1]/Q
                         net (fo=11, routed)          1.046     6.839    VGA_controller_1/pixel_x[1]
    SLICE_X85Y139        LUT5 (Prop_lut5_I3_O)        0.295     7.134 r  VGA_controller_1/h_count_reg[7]_i_2/O
                         net (fo=4, routed)           0.592     7.725    VGA_controller_1/h_count_reg[7]_i_2_n_0
    SLICE_X84Y140        LUT6 (Prop_lut6_I5_O)        0.124     7.849 f  VGA_controller_1/h_count_reg[9]_i_2/O
                         net (fo=3, routed)           0.670     8.519    VGA_controller_1/h_count_reg[9]_i_2_n_0
    SLICE_X85Y140        LUT3 (Prop_lut3_I2_O)        0.124     8.643 r  VGA_controller_1/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.694     9.337    VGA_controller_1/v_count_reg0
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.595    15.017    VGA_controller_1/CLK
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[5]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X87Y142        FDCE (Setup_fdce_C_CE)      -0.205    15.036    VGA_controller_1/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 VGA_controller_1/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_controller_1/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.021ns (25.381%)  route 3.002ns (74.619%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.712     5.314    VGA_controller_1/CLK
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDCE (Prop_fdce_C_Q)         0.478     5.792 r  VGA_controller_1/h_count_reg_reg[1]/Q
                         net (fo=11, routed)          1.046     6.839    VGA_controller_1/pixel_x[1]
    SLICE_X85Y139        LUT5 (Prop_lut5_I3_O)        0.295     7.134 r  VGA_controller_1/h_count_reg[7]_i_2/O
                         net (fo=4, routed)           0.592     7.725    VGA_controller_1/h_count_reg[7]_i_2_n_0
    SLICE_X84Y140        LUT6 (Prop_lut6_I5_O)        0.124     7.849 f  VGA_controller_1/h_count_reg[9]_i_2/O
                         net (fo=3, routed)           0.670     8.519    VGA_controller_1/h_count_reg[9]_i_2_n_0
    SLICE_X85Y140        LUT3 (Prop_lut3_I2_O)        0.124     8.643 r  VGA_controller_1/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.694     9.337    VGA_controller_1/v_count_reg0
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.595    15.017    VGA_controller_1/CLK
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[7]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X87Y142        FDCE (Setup_fdce_C_CE)      -0.205    15.036    VGA_controller_1/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 VGA_controller_1/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_controller_1/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.021ns (25.381%)  route 3.002ns (74.619%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.712     5.314    VGA_controller_1/CLK
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDCE (Prop_fdce_C_Q)         0.478     5.792 r  VGA_controller_1/h_count_reg_reg[1]/Q
                         net (fo=11, routed)          1.046     6.839    VGA_controller_1/pixel_x[1]
    SLICE_X85Y139        LUT5 (Prop_lut5_I3_O)        0.295     7.134 r  VGA_controller_1/h_count_reg[7]_i_2/O
                         net (fo=4, routed)           0.592     7.725    VGA_controller_1/h_count_reg[7]_i_2_n_0
    SLICE_X84Y140        LUT6 (Prop_lut6_I5_O)        0.124     7.849 f  VGA_controller_1/h_count_reg[9]_i_2/O
                         net (fo=3, routed)           0.670     8.519    VGA_controller_1/h_count_reg[9]_i_2_n_0
    SLICE_X85Y140        LUT3 (Prop_lut3_I2_O)        0.124     8.643 r  VGA_controller_1/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.694     9.337    VGA_controller_1/v_count_reg0
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.595    15.017    VGA_controller_1/CLK
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[8]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X87Y142        FDCE (Setup_fdce_C_CE)      -0.205    15.036    VGA_controller_1/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 VGA_controller_1/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_controller_1/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.928%)  route 0.100ns (35.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    VGA_controller_1/CLK
    SLICE_X86Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  VGA_controller_1/v_count_reg_reg[4]/Q
                         net (fo=10, routed)          0.100     1.761    VGA_controller_1/pixel_y[4]
    SLICE_X87Y142        LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  VGA_controller_1/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.806    VGA_controller_1/p_0_in__0[5]
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.871     2.037    VGA_controller_1/CLK
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[5]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X87Y142        FDCE (Hold_fdce_C_D)         0.092     1.624    VGA_controller_1/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 VGA_controller_1/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_controller_1/hsync_reg_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.283%)  route 0.157ns (45.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.598     1.517    VGA_controller_1/CLK
    SLICE_X85Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  VGA_controller_1/h_count_reg_reg[4]/Q
                         net (fo=11, routed)          0.157     1.815    VGA_controller_1/pixel_x[4]
    SLICE_X84Y140        LUT6 (Prop_lut6_I2_O)        0.045     1.860 r  VGA_controller_1/hsync_reg_inv_i_1/O
                         net (fo=1, routed)           0.000     1.860    VGA_controller_1/hsync_next
    SLICE_X84Y140        FDPE                                         r  VGA_controller_1/hsync_reg_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.871     2.036    VGA_controller_1/CLK
    SLICE_X84Y140        FDPE                                         r  VGA_controller_1/hsync_reg_reg_inv/C
                         clock pessimism             -0.501     1.534    
    SLICE_X84Y140        FDPE (Hold_fdpe_C_D)         0.120     1.654    VGA_controller_1/hsync_reg_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 VGA_controller_1/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_controller_1/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.767%)  route 0.173ns (48.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.598     1.517    VGA_controller_1/CLK
    SLICE_X85Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y139        FDCE (Prop_fdce_C_Q)         0.141     1.658 f  VGA_controller_1/h_count_reg_reg[8]/Q
                         net (fo=11, routed)          0.173     1.832    VGA_controller_1/pixel_x[8]
    SLICE_X84Y139        LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  VGA_controller_1/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.877    VGA_controller_1/p_0_in[5]
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.035    VGA_controller_1/CLK
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[5]/C
                         clock pessimism             -0.504     1.530    
    SLICE_X84Y139        FDCE (Hold_fdce_C_D)         0.121     1.651    VGA_controller_1/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 VGA_controller_1/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_controller_1/vsync_reg_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    VGA_controller_1/CLK
    SLICE_X86Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  VGA_controller_1/v_count_reg_reg[4]/Q
                         net (fo=10, routed)          0.178     1.838    VGA_controller_1/pixel_y[4]
    SLICE_X85Y142        LUT6 (Prop_lut6_I2_O)        0.045     1.883 r  VGA_controller_1/vsync_reg_inv_i_1/O
                         net (fo=1, routed)           0.000     1.883    VGA_controller_1/vsync_next
    SLICE_X85Y142        FDPE                                         r  VGA_controller_1/vsync_reg_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.871     2.036    VGA_controller_1/CLK
    SLICE_X85Y142        FDPE                                         r  VGA_controller_1/vsync_reg_reg_inv/C
                         clock pessimism             -0.479     1.556    
    SLICE_X85Y142        FDPE (Hold_fdpe_C_D)         0.092     1.648    VGA_controller_1/vsync_reg_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA_controller_1/mod4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_controller_1/mod4_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.599     1.518    VGA_controller_1/CLK
    SLICE_X85Y140        FDRE                                         r  VGA_controller_1/mod4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  VGA_controller_1/mod4_reg_reg[0]/Q
                         net (fo=4, routed)           0.168     1.828    VGA_controller_1/mod4_reg[0]
    SLICE_X85Y140        LUT3 (Prop_lut3_I1_O)        0.042     1.870 r  VGA_controller_1/mod4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    VGA_controller_1/mod4_reg[1]_i_1_n_0
    SLICE_X85Y140        FDRE                                         r  VGA_controller_1/mod4_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.871     2.036    VGA_controller_1/CLK
    SLICE_X85Y140        FDRE                                         r  VGA_controller_1/mod4_reg_reg[1]/C
                         clock pessimism             -0.517     1.518    
    SLICE_X85Y140        FDRE (Hold_fdre_C_D)         0.107     1.625    VGA_controller_1/mod4_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_controller_1/mod4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_controller_1/mod4_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.599     1.518    VGA_controller_1/CLK
    SLICE_X85Y140        FDRE                                         r  VGA_controller_1/mod4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.141     1.659 f  VGA_controller_1/mod4_reg_reg[0]/Q
                         net (fo=4, routed)           0.168     1.828    VGA_controller_1/mod4_reg[0]
    SLICE_X85Y140        LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  VGA_controller_1/mod4_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    VGA_controller_1/mod4_reg[0]_i_1_n_0
    SLICE_X85Y140        FDRE                                         r  VGA_controller_1/mod4_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.871     2.036    VGA_controller_1/CLK
    SLICE_X85Y140        FDRE                                         r  VGA_controller_1/mod4_reg_reg[0]/C
                         clock pessimism             -0.517     1.518    
    SLICE_X85Y140        FDRE (Hold_fdre_C_D)         0.091     1.609    VGA_controller_1/mod4_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 VGA_controller_1/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_controller_1/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.885%)  route 0.183ns (49.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    VGA_controller_1/CLK
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  VGA_controller_1/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.183     1.844    VGA_controller_1/pixel_y[5]
    SLICE_X87Y142        LUT5 (Prop_lut5_I1_O)        0.049     1.893 r  VGA_controller_1/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.893    VGA_controller_1/p_0_in__0[8]
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.871     2.037    VGA_controller_1/CLK
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[8]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X87Y142        FDCE (Hold_fdce_C_D)         0.107     1.626    VGA_controller_1/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA_controller_1/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_controller_1/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.598     1.517    VGA_controller_1/CLK
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDCE (Prop_fdce_C_Q)         0.164     1.681 r  VGA_controller_1/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.197     1.879    VGA_controller_1/pixel_x[0]
    SLICE_X84Y139        LUT2 (Prop_lut2_I0_O)        0.043     1.922 r  VGA_controller_1/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.922    VGA_controller_1/p_0_in[1]
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.035    VGA_controller_1/CLK
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[1]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X84Y139        FDCE (Hold_fdce_C_D)         0.131     1.648    VGA_controller_1/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 VGA_controller_1/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_controller_1/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.353%)  route 0.183ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    VGA_controller_1/CLK
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  VGA_controller_1/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.183     1.844    VGA_controller_1/pixel_y[5]
    SLICE_X87Y142        LUT4 (Prop_lut4_I2_O)        0.045     1.889 r  VGA_controller_1/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.889    VGA_controller_1/p_0_in__0[7]
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.871     2.037    VGA_controller_1/CLK
    SLICE_X87Y142        FDCE                                         r  VGA_controller_1/v_count_reg_reg[7]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X87Y142        FDCE (Hold_fdce_C_D)         0.092     1.611    VGA_controller_1/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VGA_controller_1/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_controller_1/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.598     1.517    VGA_controller_1/CLK
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDCE (Prop_fdce_C_Q)         0.164     1.681 f  VGA_controller_1/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.197     1.879    VGA_controller_1/pixel_x[0]
    SLICE_X84Y139        LUT1 (Prop_lut1_I0_O)        0.045     1.924 r  VGA_controller_1/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.924    VGA_controller_1/p_0_in[0]
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.035    VGA_controller_1/CLK
    SLICE_X84Y139        FDCE                                         r  VGA_controller_1/h_count_reg_reg[0]/C
                         clock pessimism             -0.517     1.517    
    SLICE_X84Y139        FDCE (Hold_fdce_C_D)         0.120     1.637    VGA_controller_1/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y139   VGA_controller_1/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y139   VGA_controller_1/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y139   VGA_controller_1/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y139   VGA_controller_1/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y139   VGA_controller_1/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y139   VGA_controller_1/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y139   VGA_controller_1/h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y139   VGA_controller_1/h_count_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y139   VGA_controller_1/h_count_reg_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X85Y142   VGA_controller_1/vsync_reg_reg_inv/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y139   VGA_controller_1/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y139   VGA_controller_1/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y139   VGA_controller_1/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y139   VGA_controller_1/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y139   VGA_controller_1/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y139   VGA_controller_1/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y139   VGA_controller_1/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y139   VGA_controller_1/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y139   VGA_controller_1/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   VGA_controller_1/v_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y142   VGA_controller_1/v_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y142   VGA_controller_1/v_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y142   VGA_controller_1/v_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y142   VGA_controller_1/v_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y142   VGA_controller_1/v_count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   VGA_controller_1/v_count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y142   VGA_controller_1/v_count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y142   VGA_controller_1/v_count_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   VGA_controller_1/v_count_reg_reg[9]/C



