int T_1 F_1 ( void )\r\n{\r\nstruct V_1 * V_2 ;\r\nconst struct V_3 * V_4 ;\r\nint V_5 = 0 ;\r\nT_2 V_6 , V_7 ;\r\n#ifdef F_2\r\nF_3 ( 0x3 << 29 , V_8 ) ;\r\n#endif\r\nV_6 = F_4 ( V_9 ) & ( 1 << 4 ) ;\r\nF_5 ( V_6 , V_9 ) ;\r\nif ( ! F_6 () )\r\nF_5 ( 0 , V_10 ) ;\r\nF_7 ( & V_11 ) ;\r\nV_12 = ~ 0 ;\r\nfor ( V_2 = V_13 ; V_2 < V_13 + F_8 ( V_13 ) ; V_2 ++ )\r\nF_9 ( V_2 -> V_14 . V_15 ) ;\r\nV_7 = 0 ;\r\nif ( F_10 () )\r\nV_7 |= V_16 ;\r\nif ( F_11 () )\r\nV_7 |= V_17 ;\r\nif ( F_12 () )\r\nV_7 |= V_18 ;\r\nif ( F_13 () )\r\nV_7 |= V_19 ;\r\nfor ( V_2 = V_13 ; V_2 < V_13 + F_8 ( V_13 ) ; V_2 ++ )\r\nif ( V_2 -> V_20 & V_7 ) {\r\nF_14 ( & V_2 -> V_14 ) ;\r\nF_15 ( V_2 -> V_14 . V_15 ) ;\r\n}\r\nV_21 = F_16 ( NULL , L_1 ) ;\r\nV_22 = F_16 ( NULL , L_2 ) ;\r\nV_23 = F_16 ( NULL , L_3 ) ;\r\nV_4 = F_17 ( V_24 , struct V_3 ) ;\r\nif ( V_4 != NULL ) {\r\nif ( ! F_6 () )\r\nV_5 = V_4 -> V_25 ;\r\n}\r\nif ( F_12 () )\r\nV_26 . V_27 = 13000000 ;\r\nif ( F_10 () && V_5 == 2 )\r\nV_26 . V_27 = 19200000 ;\r\nF_18 ( L_4\r\nL_5 , F_4 ( V_28 ) , F_4 ( V_29 ) ,\r\nF_4 ( V_30 ) ) ;\r\nF_5 ( 0x1000 , V_28 ) ;\r\n#ifdef F_19\r\n{\r\nunsigned V_31 = F_4 ( V_29 ) ;\r\nV_32 . V_27 = V_26 . V_27 ;\r\nif ( V_31 & 0x10 ) {\r\nif ( V_31 & 0xf80 )\r\nV_32 . V_27 *= ( V_31 & 0xf80 ) >> 7 ;\r\nV_32 . V_27 /= ( ( V_31 & 0x60 ) >> 5 ) + 1 ;\r\n} else {\r\nswitch ( V_31 & 0xc ) {\r\ncase 0 :\r\nbreak;\r\ncase 0x4 :\r\nV_32 . V_27 /= 2 ;\r\nbreak;\r\ndefault:\r\nV_32 . V_27 /= 4 ;\r\nbreak;\r\n}\r\n}\r\n}\r\n#else\r\nif ( F_20 ( & V_33 , ~ 0 ) ) {\r\nF_21 ( V_34 L_6 ) ;\r\nF_5 ( 0x2290 , V_29 ) ;\r\nF_5 ( F_12 () ? 0x3005 : 0x1005 , V_30 ) ;\r\nV_32 . V_27 = 60000000 ;\r\n}\r\n#endif\r\nF_22 ( & V_32 ) ;\r\nF_22 ( & V_26 ) ;\r\nF_21 ( V_35 L_7\r\nL_8 ,\r\nV_26 . V_27 / 1000000 , ( V_26 . V_27 / 100000 ) % 10 ,\r\nV_32 . V_27 / 1000000 , ( V_32 . V_27 / 100000 ) % 10 ,\r\nV_36 . V_27 / 1000000 , ( V_36 . V_27 / 100000 ) % 10 ) ;\r\nif ( F_23 () || F_24 () ) {\r\nF_5 ( F_4 ( V_37 ) & ~ 0x1 ,\r\nV_37 ) ;\r\n}\r\nif ( F_25 () )\r\nF_3 ( F_26 ( V_38 ) |\r\n( 1 << V_39 ) ,\r\nV_38 ) ;\r\nif ( F_12 () )\r\nF_5 ( F_4 ( V_30 ) & 0x2fff , V_30 ) ;\r\nelse\r\nF_5 ( F_4 ( V_30 ) & 0x0fff , V_30 ) ;\r\nF_5 ( 0 , V_40 ) ;\r\nF_5 ( 1 , V_41 ) ;\r\nF_5 ( 0x400 , V_42 ) ;\r\nF_5 ( 0x0000 , V_43 ) ;\r\nF_27 ( & V_44 . V_15 ) ;\r\nF_27 ( & V_45 . V_15 ) ;\r\nF_27 ( & V_46 . V_15 ) ;\r\nif ( F_6 () )\r\nF_27 ( & V_47 ) ;\r\nreturn 0 ;\r\n}
