Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/torben/sync/FHDW/BES2-U2/vhdl/Projekte/seriall2parallel2/serial2parallel_tb_isim_beh.exe -prj /home/torben/sync/FHDW/BES2-U2/vhdl/Projekte/seriall2parallel2/serial2parallel_tb_beh.prj work.serial2parallel_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "/home/torben/sync/FHDW/BES2-U2/vhdl/Projekte/seriall2parallel2/serial2parallel.vhd" into library work
Parsing VHDL file "/home/torben/sync/FHDW/BES2-U2/vhdl/Projekte/seriall2parallel2/serial2parallel_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96664 KB
Fuse CPU Usage: 480 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package numeric_std
Compiling architecture behavioral of entity serial2parallel [serial2parallel_default]
Compiling architecture behavior of entity serial2parallel_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/torben/sync/FHDW/BES2-U2/vhdl/Projekte/seriall2parallel2/serial2parallel_tb_isim_beh.exe
Fuse Memory Usage: 2243388 KB
Fuse CPU Usage: 560 ms
GCC CPU Usage: 240 ms
