From beb874ae438b5ea4da796ca78332e7e848702604 Mon Sep 17 00:00:00 2001
From: Huiquan Zhong <huiquan.zhong@intel.com>
Date: Tue, 10 Mar 2015 00:16:00 +0800
Subject: [PATCH 050/441] serial: HSU: Add UART RXD-pin wakeup mechanism

Some UART device don't have independent wake up pin, should be woken up
by incoming dummy RX data, also need to switch the UART pins to gpio
function before suspended.

Enable UART RXD wakeup for Cherrytrail GPS port.

Change-Id: I45fe521cf6ceb0aab69231bfa76f4d791a125289
Tracked-On: https://jira01.devtools.intel.com/browse/IMINAN-26377
Signed-off-by: Huiquan Zhong <huiquan.zhong@intel.com>
Reviewed-on: https://android.intel.com:443/339932
(cherry picked from commit 8bbd51d2b5a5db6a285b0c65acf48c0ad38f416f)

Signed-off-by: Brett T. Warden <brett.t.warden@intel.com>
---
 drivers/tty/serial/hsu/hsu.h      |  25 +++++++
 drivers/tty/serial/hsu/hsu_core.c |  27 ++++++--
 drivers/tty/serial/hsu/hsu_plat.c | 141 +++++++++++++++++++++++++++++++++++++-
 3 files changed, 186 insertions(+), 7 deletions(-)

--- a/drivers/tty/serial/hsu/hsu.h
+++ b/drivers/tty/serial/hsu/hsu.h
@@ -43,14 +43,38 @@ enum {
 	hsu_dw,
 };
 
+enum hsu_acpi_pin_idx {
+	hsu_rxd_idx,
+	hsu_txd_idx,
+	hsu_rts_idx,
+	hsu_cts_idx
+};
+
+enum hsu_wake_src {
+	no_wake,
+	rxd_wake,
+	cts_wake
+};
+
 struct uart_hsu_port;
 
+struct hsu_port_pin_cfg {
+	int wake_gpio;
+	int wake_src;
+	int rx_gpio;
+	int tx_gpio;
+	int rts_gpio;
+	int cts_gpio;
+};
+
 struct hsu_port_cfg {
 	int hw_ip;
 	int idle;
 	int hw_context_save;
 	int hw_ctrl_cts;
 	struct device *dev;
+	struct hsu_port_pin_cfg pin_cfg;
+	int (*hw_set_rts)(struct uart_hsu_port *up, int value);
 	int (*hw_suspend)(struct uart_hsu_port *up);
 	int (*hw_resume)(struct uart_hsu_port *up);
 	unsigned int (*get_uartclk)(struct uart_hsu_port *up);
@@ -205,6 +229,7 @@ struct uart_hsu_port {
 	unsigned int		workq_done;
 	unsigned int		in_workq;
 	unsigned int		in_tasklet;
+	unsigned int		byte_delay;
 
 	int			use_dma;	/* flag for DMA/PIO */
 	unsigned int		dma_irq;
--- a/drivers/tty/serial/hsu/hsu_core.c
+++ b/drivers/tty/serial/hsu/hsu_core.c
@@ -1033,32 +1033,40 @@ serial_hsu_set_termios(struct uart_port
 	struct hsu_port_cfg *cfg = up->port_cfg;
 	unsigned char cval, fcr = 0;
 	unsigned long flags;
-	unsigned int baud, quot;
+	unsigned int baud, quot, bits;
 	u32 ps = 0, mul = 0, m = 0, n = 0;
 
 	switch (termios->c_cflag & CSIZE) {
 	case CS5:
 		cval = UART_LCR_WLEN5;
+		bits = 7;
 		break;
 	case CS6:
 		cval = UART_LCR_WLEN6;
+		bits = 8;
 		break;
 	case CS7:
 		cval = UART_LCR_WLEN7;
+		bits = 9;
 		break;
 	default:
 	case CS8:
 		cval = UART_LCR_WLEN8;
+		bits = 10;
 		break;
 	}
 
 	/* CMSPAR isn't supported by this driver */
 	termios->c_cflag &= ~CMSPAR;
 
-	if (termios->c_cflag & CSTOPB)
+	if (termios->c_cflag & CSTOPB) {
 		cval |= UART_LCR_STOP;
-	if (termios->c_cflag & PARENB)
+		bits++;
+	}
+	if (termios->c_cflag & PARENB) {
 		cval |= UART_LCR_PARITY;
+		bits++;
+	}
 	if (!(termios->c_cflag & PARODD))
 		cval |= UART_LCR_EPAR;
 
@@ -1164,6 +1172,9 @@ serial_hsu_set_termios(struct uart_port
 		}
 	}
 
+	/* one byte transfer duration unit microsecond */
+	up->byte_delay = (bits * 1000000 + baud - 1) / baud;
+
 	pm_runtime_get_sync(up->dev);
 	serial_sched_stop(up);
 	/*
@@ -1495,7 +1506,8 @@ static void hsu_regs_context(struct uart
 		serial_out(up, UART_MCR, up->mcr);
 		serial_out(up, UART_FCR, up->fcr);
 		serial_out(up, UART_IER, up->ier);
-	}
+	} else	/* Disable interrupt mask bits  */
+		serial_out(up, UART_IER, 0);
 
 	if (up->use_dma && up->dma_ops->context_op)
 		up->dma_ops->context_op(up, op);
@@ -1516,6 +1528,9 @@ int serial_hsu_do_suspend(struct uart_hs
 			&& serial_in(up, UART_DW_USR) & UART_DW_USR_RFNE)
 			goto busy;
 
+	if (cfg->hw_set_rts)
+		cfg->hw_set_rts(up, 1);
+
 	disable_irq(up->port.irq);
 	disable_irq(up->dma_irq);
 
@@ -1563,6 +1578,8 @@ int serial_hsu_do_suspend(struct uart_hs
 
 	return 0;
 err:
+	if (cfg->hw_set_rts)
+		cfg->hw_set_rts(up, 0);
 	clear_bit(flag_suspend, &up->flags);
 	enable_irq(up->port.irq);
 	enable_irq(up->dma_irq);
@@ -1594,6 +1611,8 @@ int serial_hsu_do_resume(struct uart_hsu
 		cfg->hw_resume(up);
 	if (up->use_dma)
 		up->dma_ops->resume(up);
+	if (cfg->hw_set_rts)
+		cfg->hw_set_rts(up, 0);
 
 	enable_irq(up->port.irq);
 
--- a/drivers/tty/serial/hsu/hsu_plat.c
+++ b/drivers/tty/serial/hsu/hsu_plat.c
@@ -16,6 +16,8 @@
 #include <linux/pm_runtime.h>
 #include <linux/acpi.h>
 #include <linux/clk.h>
+#include <linux/gpio.h>
+#include <linux/delay.h>
 
 #include "hsu.h"
 
@@ -23,13 +25,138 @@
 #define CHT_HSU_RESET	0x0804
 #define CHT_GENERAL_REG 0x0808
 #define CHT_HSU_OVF_IRQ	0x0820	/* Overflow interrupt related */
-
 #define CHT_GENERAL_DIS_RTS_N_OVERRIDE (1 << 3)
+
 enum {
 	hsu_chv_0,
 	hsu_chv_1,
 };
 
+static irqreturn_t wakeup_irq(int irq, void *data)
+{
+	struct uart_hsu_port *up = data;
+	struct hsu_port_cfg *cfg = up->port_cfg;
+	struct hsu_port_pin_cfg *pin_cfg = &cfg->pin_cfg;
+
+	set_bit(flag_active, &up->flags);
+	if (cfg->hw_set_rts && pin_cfg->wake_src == rxd_wake)
+		cfg->hw_set_rts(up, 1);
+	pm_runtime_get(up->dev);
+	pm_runtime_put(up->dev);
+
+	return IRQ_HANDLED;
+}
+
+int cht_hw_set_rts(struct uart_hsu_port *up, int value)
+{
+	struct hsu_port_pin_cfg *pin_cfg = &up->port_cfg->pin_cfg;
+	struct gpio_desc *gpio;
+
+	if (!pin_cfg || pin_cfg->wake_src == no_wake)
+		return 0;
+
+	if (value) {
+		if (!pin_cfg->rts_gpio) {
+			gpio = devm_gpiod_get_index(up->dev, "hsu_rts",
+					hsu_rts_idx);
+			if (!IS_ERR(gpio))
+				pin_cfg->rts_gpio = desc_to_gpio(gpio);
+		}
+
+		if (pin_cfg->rts_gpio) {
+			gpio_direction_output(pin_cfg->rts_gpio, 1);
+			if (!in_interrupt())
+				usleep_range(up->byte_delay,
+						up->byte_delay + 1);
+		}
+	} else
+		if (pin_cfg->rts_gpio) {
+			gpio_free(pin_cfg->rts_gpio);
+			pin_cfg->rts_gpio = 0;
+		}
+
+	return 0;
+}
+
+int cht_hsu_hw_suspend(struct uart_hsu_port *up)
+{
+	struct hsu_port_pin_cfg *pin_cfg = &up->port_cfg->pin_cfg;
+	struct gpio_desc *gpio;
+	int ret;
+
+	if (!pin_cfg || pin_cfg->wake_src == no_wake)
+		return 0;
+
+	switch (pin_cfg->wake_src) {
+	case rxd_wake:
+		if (!pin_cfg->rx_gpio) {
+			gpio = devm_gpiod_get_index(up->dev, "hsu_rxd",
+					hsu_rxd_idx);
+			if (!IS_ERR(gpio))
+				pin_cfg->rx_gpio = desc_to_gpio(gpio);
+		}
+		pin_cfg->wake_gpio = pin_cfg->rx_gpio;
+		break;
+	case cts_wake:
+		if (!pin_cfg->cts_gpio) {
+			gpio = devm_gpiod_get_index(up->dev, "hsu_cts",
+					hsu_cts_idx);
+			if (!IS_ERR(gpio))
+				pin_cfg->cts_gpio = desc_to_gpio(gpio);
+		}
+		pin_cfg->wake_gpio = pin_cfg->cts_gpio;
+		break;
+	default:
+		pin_cfg->wake_gpio = -1;
+		break;
+	}
+	dev_dbg(up->dev, "wake_gpio=%d\n", pin_cfg->wake_gpio);
+
+	if (pin_cfg->wake_gpio != -1) {
+		gpio_direction_input(pin_cfg->wake_gpio);
+		ret = request_irq(gpio_to_irq(pin_cfg->wake_gpio), wakeup_irq,
+				IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING,
+				"hsu_wake_irq", up);
+		if (ret)
+			dev_err(up->dev, "failed to register 'hsu_wake_irq'\n");
+
+		if (pin_cfg->rts_gpio && pin_cfg->wake_src == rxd_wake)
+			gpio_direction_output(pin_cfg->rts_gpio, 0);
+	}
+
+	return 0;
+}
+
+int cht_hsu_hw_resume(struct uart_hsu_port *up)
+{
+	struct hsu_port_pin_cfg *pin_cfg = &up->port_cfg->pin_cfg;
+
+	if (!pin_cfg || pin_cfg->wake_src == no_wake)
+		return 0;
+
+	if (pin_cfg->wake_gpio != -1) {
+		free_irq(gpio_to_irq(pin_cfg->wake_gpio), up);
+		pin_cfg->wake_gpio = -1;
+	}
+
+	switch (pin_cfg->wake_src) {
+	case rxd_wake:
+		if (pin_cfg->rx_gpio) {
+			gpio_free(pin_cfg->rx_gpio);
+			pin_cfg->rx_gpio = 0;
+		}
+		break;
+	case cts_wake:
+		if (pin_cfg->cts_gpio) {
+			gpio_free(pin_cfg->cts_gpio);
+			pin_cfg->cts_gpio = 0;
+		}
+		break;
+	}
+
+	return 0;
+}
+
 void cht_hsu_reset(void __iomem *addr)
 {
 	writel(0, addr + CHT_HSU_RESET);
@@ -69,7 +196,9 @@ unsigned int cht_hsu_get_uartclk(struct
 static struct hsu_port_cfg hsu_port_cfgs[] = {
 	[hsu_chv_0] = {
 		.hw_ip = hsu_dw,
-		.idle = 100,
+		.idle = 20,
+		.hw_suspend = cht_hsu_hw_suspend,
+		.hw_resume = cht_hsu_hw_resume,
 		.hw_reset = cht_hsu_reset,
 		.get_uartclk = cht_hsu_get_uartclk,
 		.set_clk = cht_hsu_set_clk,
@@ -77,7 +206,13 @@ static struct hsu_port_cfg hsu_port_cfgs
 	},
 	[hsu_chv_1] = {
 		.hw_ip = hsu_dw,
-		.idle = 100,
+		.idle = 40,
+		.pin_cfg = {
+			.wake_src = rxd_wake,
+		},
+		.hw_set_rts = cht_hw_set_rts,
+		.hw_suspend = cht_hsu_hw_suspend,
+		.hw_resume = cht_hsu_hw_resume,
 		.hw_reset = cht_hsu_reset,
 		.get_uartclk = cht_hsu_get_uartclk,
 		.set_clk = cht_hsu_set_clk,
