

================================================================
== Vitis HLS Report for 'max_pooling2d_1'
================================================================
* Date:           Fri Dec 22 01:03:33 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1032|     1032|  10.320 us|  10.320 us|  1032|  1032|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3  |     1030|     1030|         9|          2|          1|   512|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    727|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    209|    -|
|Register         |        -|    -|     491|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     491|   1000|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln121_fu_232_p2        |         +|   0|  0|  17|          10|           1|
    |add_ln124_2_fu_823_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln124_3_fu_748_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln127_fu_754_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln136_10_fu_924_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln136_11_fu_934_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln136_12_fu_624_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln136_13_fu_634_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln136_6_fu_312_p2      |         +|   0|  0|  12|           4|           4|
    |add_ln136_7_fu_322_p2      |         +|   0|  0|  14|           7|           7|
    |add_ln136_8_fu_572_p2      |         +|   0|  0|  12|           4|           4|
    |add_ln136_9_fu_731_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln136_fu_298_p2        |         +|   0|  0|  12|           4|           4|
    |add_ln142_fu_742_p2        |         +|   0|  0|  16|           9|           9|
    |i_1_fu_328_p2              |         +|   0|  0|  12|           4|           2|
    |ii_4_fu_500_p2             |         +|   0|  0|  12|           4|           2|
    |and_ln121_fu_486_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln136_10_fu_1016_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln136_11_fu_1103_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln136_12_fu_1109_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln136_7_fu_906_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln136_8_fu_912_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln136_9_fu_1010_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_fu_801_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln121_fu_334_p2       |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln124_fu_340_p2       |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln127_fu_480_p2       |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln136_14_fu_789_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_15_fu_870_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_16_fu_876_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_17_fu_888_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_18_fu_894_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_19_fu_974_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_20_fu_980_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_21_fu_992_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_22_fu_998_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_23_fu_1067_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_24_fu_1073_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_25_fu_1085_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_26_fu_1091_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_fu_783_p2       |      icmp|   0|  0|  11|           8|           2|
    |empty_36_fu_270_p2         |        or|   0|  0|   3|           3|           1|
    |or_ln124_3_fu_608_p2       |        or|   0|  0|   6|           6|           1|
    |or_ln124_fu_516_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln136_10_fu_986_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_11_fu_1004_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln136_12_fu_1079_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln136_13_fu_1097_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln136_7_fu_795_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln136_8_fu_882_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln136_9_fu_900_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln136_fu_664_p2         |        or|   0|  0|   6|           6|           6|
    |p_mid110_fu_402_p2         |        or|   0|  0|   3|           3|           1|
    |p_shl_fu_260_p2            |        or|   0|  0|   6|           6|           4|
    |p_shl_mid1_fu_384_p2       |        or|   0|  0|   6|           6|           4|
    |output_r_d0                |    select|   0|  0|  32|           1|          32|
    |select_ln121_10_fu_408_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln121_11_fu_436_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln121_12_fu_466_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln121_13_fu_492_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln121_14_fu_548_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln121_15_fu_700_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln121_8_fu_368_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln121_9_fu_390_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln121_fu_346_p3     |    select|   0|  0|   4|           1|           1|
    |select_ln124_10_fu_648_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln124_11_fu_708_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln124_12_fu_759_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln124_6_fu_556_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln124_7_fu_578_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln124_8_fu_594_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln124_9_fu_640_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln124_fu_522_p3     |    select|   0|  0|   6|           1|           1|
    |select_ln136_4_fu_918_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln136_5_fu_1022_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln136_fu_807_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln121_fu_474_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 727|         426|         359|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_175_p4                 |   9|          2|    4|          8|
    |ap_phi_mux_ii_phi_fu_197_p4                |   9|          2|    4|          8|
    |ap_phi_mux_iii_phi_fu_208_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten58_phi_fu_164_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_186_p4    |   9|          2|    9|         18|
    |grp_fu_215_p0                              |  14|          3|   32|         96|
    |grp_fu_215_p1                              |  14|          3|   32|         96|
    |grp_fu_221_p0                              |  14|          3|   32|         96|
    |grp_fu_221_p1                              |  14|          3|   32|         96|
    |i_reg_171                                  |   9|          2|    4|          8|
    |ii_reg_193                                 |   9|          2|    4|          8|
    |iii_reg_204                                |   9|          2|    6|         12|
    |indvar_flatten58_reg_160                   |   9|          2|   10|         20|
    |indvar_flatten_reg_182                     |   9|          2|    9|         18|
    |input_r_address0                           |  14|          3|   12|         36|
    |input_r_address1                           |  14|          3|   12|         36|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 209|         45|  220|        595|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln121_reg_1126                     |  10|   0|   10|          0|
    |add_ln124_3_reg_1182                   |   9|   0|    9|          0|
    |add_ln127_reg_1194                     |   6|   0|    6|          0|
    |add_ln136_11_reg_1223                  |  12|   0|   12|          0|
    |add_ln142_reg_1177                     |   9|   0|    9|          0|
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |i_reg_171                              |   4|   0|    4|          0|
    |icmp_ln121_reg_1131                    |   1|   0|    1|          0|
    |icmp_ln124_reg_1135                    |   1|   0|    1|          0|
    |ii_reg_193                             |   4|   0|    4|          0|
    |iii_cast_reg_1161                      |   6|   0|   12|          6|
    |iii_cast_reg_1161_pp0_iter1_reg        |   6|   0|   12|          6|
    |iii_reg_204                            |   6|   0|    6|          0|
    |indvar_flatten58_reg_160               |  10|   0|   10|          0|
    |indvar_flatten_reg_182                 |   9|   0|    9|          0|
    |input_load_4_reg_1187                  |  32|   0|   32|          0|
    |input_load_6_reg_1240                  |  32|   0|   32|          0|
    |reg_226                                |  32|   0|   32|          0|
    |select_ln121_13_reg_1140               |   4|   0|    4|          0|
    |select_ln124_10_reg_1156               |   4|   0|    4|          0|
    |select_ln124_12_reg_1199               |   9|   0|    9|          0|
    |select_ln124_9_reg_1150                |   7|   0|    7|          0|
    |select_ln124_9_reg_1150_pp0_iter1_reg  |   7|   0|    7|          0|
    |select_ln124_reg_1145                  |   6|   0|    6|          0|
    |select_ln136_4_reg_1211                |  32|   0|   32|          0|
    |select_ln136_5_reg_1228                |  32|   0|   32|          0|
    |select_ln136_5_reg_1228_pp0_iter3_reg  |  32|   0|   32|          0|
    |select_ln136_reg_1204                  |  32|   0|   32|          0|
    |add_ln142_reg_1177                     |  64|  32|    9|          0|
    |icmp_ln121_reg_1131                    |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 491|  64|  385|         12|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_1083_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_1083_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_1083_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_1083_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_1083_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_2720_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_2720_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_2720_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_2720_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|grp_fu_2720_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d.1|  return value|
|input_r_address0      |  out|   12|   ap_memory|          input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|          input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|          input_r|         array|
|input_r_address1      |  out|   12|   ap_memory|          input_r|         array|
|input_r_ce1           |  out|    1|   ap_memory|          input_r|         array|
|input_r_q1            |   in|   32|   ap_memory|          input_r|         array|
|output_r_address0     |  out|    9|   ap_memory|         output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|         output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|         output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|         output_r|         array|
+----------------------+-----+-----+------------+-----------------+--------------+

