# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch04_10_cnt_xec.vhd" \
"../../../../selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch04_10_xreg.vhd" \
"../../../../selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch04_11_mod_m.vhd" \
"../../../../selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch05_01_02_fsm.vhd" \
"../../../../selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_01_uart_rx.vhd" \
"../../../../selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_03_uart_tx.vhd" \
"../../../../selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch11_01_x_ram.vhd" \
"../../../../selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_04_selsort_top.vhd" \
"../../../../selsortEx.srcs/sim_1/imports/sel_sorting_FSMD_VHDL/selsort22_tb.vhd" \

# Do not sort compile order
nosort
