

================================================================
== Vitis HLS Report for 'carry_lookahead_adder'
================================================================
* Date:           Sat Jan  6 01:27:44 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        adder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.260 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      14|     77|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_116_p2   |         +|   0|  0|  13|           5|           1|
    |and_ln19_fu_152_p2   |       and|   0|  0|   2|           1|           1|
    |ap_condition_162     |       and|   0|  0|   2|           1|           1|
    |ap_condition_165     |       and|   0|  0|   2|           1|           1|
    |ap_condition_95      |       and|   0|  0|   2|           1|           1|
    |g_fu_146_p2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_110_p2  |      icmp|   0|  0|  10|           5|           6|
    |carry_1_fu_158_p2    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |p_fu_133_p2          |       xor|   0|  0|   2|           1|           1|
    |sum_d0               |       xor|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  41|          19|          17|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_carry_phi_fu_94_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1           |   9|          2|    5|         10|
    |carry_reg_91                   |   9|          2|    1|          2|
    |i_fu_48                        |   9|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  36|          8|   12|         24|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |carry_reg_91             |  1|   0|    1|          0|
    |i_cast_reg_175           |  5|   0|   64|         59|
    |i_fu_48                  |  5|   0|    5|          0|
    |icmp_ln15_reg_171        |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 14|   0|   73|         59|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+-----------------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |     Source Object     |    C Type    |
+--------------+-----+-----+--------------+-----------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|  carry_lookahead_adder|  return value|
|ap_rst        |   in|    1|  ap_ctrl_none|  carry_lookahead_adder|  return value|
|ap_return     |  out|    1|  ap_ctrl_none|  carry_lookahead_adder|  return value|
|a_address0    |  out|    4|     ap_memory|                      a|         array|
|a_ce0         |  out|    1|     ap_memory|                      a|         array|
|a_q0          |   in|    1|     ap_memory|                      a|         array|
|b_address0    |  out|    4|     ap_memory|                      b|         array|
|b_ce0         |  out|    1|     ap_memory|                      b|         array|
|b_q0          |   in|    1|     ap_memory|                      b|         array|
|sum_address0  |  out|    4|     ap_memory|                    sum|         array|
|sum_ce0       |  out|    1|     ap_memory|                    sum|         array|
|sum_we0       |  out|    1|     ap_memory|                    sum|         array|
|sum_d0        |  out|    1|     ap_memory|                    sum|         array|
+--------------+-----+-----+--------------+-----------------------+--------------+

