
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.019700                       # Number of seconds simulated
sim_ticks                                 19700245500                       # Number of ticks simulated
final_tick                                31216586500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121531                       # Simulator instruction rate (inst/s)
host_op_rate                                   233693                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              119709475                       # Simulator tick rate (ticks/s)
host_mem_usage                                2299260                       # Number of bytes of host memory used
host_seconds                                   164.57                       # Real time elapsed on the host
sim_insts                                    20000001                       # Number of instructions simulated
sim_ops                                      38458171                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher      1180864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1245184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2426048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2355456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2355456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher        18451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        19456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         36804                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36804                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher      59941588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     63206522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             123148110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       119564804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            119564804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       119564804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     59941588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     63206522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            242712914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       37908                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36804                       # Number of write requests accepted
system.mem_ctrls.readBursts                     37908                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36804                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2426112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2353408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2426112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2355456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2383                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   19698613000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37908                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36804                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    286.095785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.914778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.286513                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3848     23.04%     23.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5477     32.79%     55.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2955     17.69%     73.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1559      9.33%     82.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          949      5.68%     88.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          619      3.71%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          403      2.41%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          348      2.08%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          546      3.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16704                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.043810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.866970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.696845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             1      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13            58      2.76%      2.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15           136      6.48%      9.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           605     28.81%     38.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          1042     49.62%     87.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           129      6.14%     93.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23            45      2.14%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25            37      1.76%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27            19      0.90%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             6      0.29%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             8      0.38%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33            11      0.52%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37             1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39             2      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.510476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.442130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.579521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              942     44.86%     44.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               50      2.38%     47.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              432     20.57%     67.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              591     28.14%     95.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      1.10%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.67%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      1.33%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.24%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2100                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    955999880                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1666774880                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  189540000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25218.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43968.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       123.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       119.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    123.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    119.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    26620                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31353                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     263660.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 57155700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 30371385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               128163000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              101085300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1621420320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1945097640                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             59555520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4436749470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1867255680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        281779095                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            10529439240                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            534.482620                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          15277836307                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     79806000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     687188000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    685433750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4862735667                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3655415193                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   9729666890                       # Time in different power states
system.mem_ctrls_1.actEnergy                 62132280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 33020295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               142500120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90864540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1607283600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1670186640                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             49460160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5096925180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1697737440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        148627395                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10599246570                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            538.026095                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          15907592007                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     53013003                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     680740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    308963000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4421372535                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3058745490                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11177411472                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     31216586500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             39395                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4582869                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39907                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            114.838725                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    23.932784                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   488.067216                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.046744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.953256                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6882805                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6882805                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1920889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1920889                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      1461421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1461421                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      3382310                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3382310                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      3382310                       # number of overall hits
system.cpu.dcache.overall_hits::total         3382310                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data         6449                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6449                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        32946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32946                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        39395                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39395                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        39395                       # number of overall misses
system.cpu.dcache.overall_misses::total         39395                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    384980000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    384980000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1706154000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1706154000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2091134000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2091134000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2091134000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2091134000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1927338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1927338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      1494367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1494367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      3421705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3421705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      3421705                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3421705                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.003346                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003346                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.022047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022047                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.011513                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011513                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.011513                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011513                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 59696.076911                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59696.076911                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 51786.377709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51786.377709                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 53081.203198                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53081.203198                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 53081.203198                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53081.203198                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        37946                       # number of writebacks
system.cpu.dcache.writebacks::total             37946                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         6449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6449                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        32946                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32946                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        39395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        39395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39395                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    378531000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    378531000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1673208000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1673208000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   2051739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2051739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   2051739000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2051739000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003346                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003346                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.022047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.011513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.011513                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011513                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 58696.076911                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58696.076911                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 50786.377709                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50786.377709                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 52081.203198                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52081.203198                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 52081.203198                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52081.203198                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             35296                       # number of replacements
system.cpu.icache.tags.tagsinuse                  335                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26364897                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             35631                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            739.942662                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   331.000085                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     3.999915                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.646485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          335                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.654297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27642890                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27642890                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst     13768501                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13768501                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     13768501                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13768501                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     13768501                       # number of overall hits
system.cpu.icache.overall_hits::total        13768501                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        35296                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35296                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        35296                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35296                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        35296                       # number of overall misses
system.cpu.icache.overall_misses::total         35296                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    458848000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    458848000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    458848000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    458848000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    458848000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    458848000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     13803797                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13803797                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     13803797                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13803797                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     13803797                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13803797                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002557                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002557                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002557                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002557                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002557                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002557                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        13000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        13000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        35296                       # number of writebacks
system.cpu.icache.writebacks::total             35296                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        35296                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        35296                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        35296                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        35296                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        35296                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        35296                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    423552000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    423552000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    423552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    423552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    423552000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    423552000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002557                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.002557                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002557                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.002557                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002557                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        12000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        12000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        12000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        12000                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            67872                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               67872                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  9940                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     37972                       # number of replacements
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      206334                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     42068                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.904773                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        5.897732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                 6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        224.996865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  1904.946321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1954.159083                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.054931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.465075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.477090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2001                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          846                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1067                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          890                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.488525                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.511475                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1233028                       # Number of tag accesses
system.l2.tags.data_accesses                  1233028                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        37946                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37946                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        35296                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            35296                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data        17405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17405                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst        35296                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              35296                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data         2534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2534                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst         35296                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         19939                       # number of demand (read+write) hits
system.l2.demand_hits::total                    55235                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        35296                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        19939                       # number of overall hits
system.l2.overall_hits::total                   55235                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        15541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15541                       # number of ReadExReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data         3915                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3915                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.data        19456                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19456                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.data        19456                       # number of overall misses
system.l2.overall_misses::total                 19456                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   1441036500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1441036500                       # number of ReadExReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data    342250500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    342250500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1783287000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1783287000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1783287000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1783287000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        37946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        35296                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        35296                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        32946                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32946                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst        35296                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          35296                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data         6449                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6449                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        35296                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        39395                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74691                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        35296                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        39395                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74691                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.471711                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.471711                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.607071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.607071                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.data     0.493870                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.260487                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.data     0.493870                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.260487                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92724.824657                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92724.824657                       # average ReadExReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 87420.306513                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87420.306513                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 91657.432155                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91657.432155                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 91657.432155                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91657.432155                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                36804                       # number of writebacks
system.l2.writebacks::total                     36804                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher        18452                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          18452                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        15541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15541                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data         3915                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3915                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        19456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19456                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        18452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        19456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37908                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1451797743                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1451797743                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1285626500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1285626500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data    303100500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    303100500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1588727000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1588727000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1451797743                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1588727000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3040524743                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.471711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.471711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.607071                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.607071                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.493870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.260487                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.493870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.507531                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 78679.695589                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78679.695589                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 82724.824657                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82724.824657                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 77420.306513                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77420.306513                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 81657.432155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81657.432155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 78679.695589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 81657.432155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80207.996808                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         75819                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        37911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22366                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36804                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1107                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15541                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15541                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22367                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       113726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       113726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 113726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4781504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4781504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4781504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37908                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37908    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37908                       # Request fanout histogram
system.membus.reqLayer2.occupancy           237798241                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          201279692                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::ON  31216586500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                 39400491                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.committedInsts            10000000                       # Number of instructions committed
system.switch_cpus.committedOps              19228528                       # Number of ops (including micro ops) committed
system.switch_cpus.num_int_alu_accesses      19019315                       # Number of integer alu accesses
system.switch_cpus.num_fp_alu_accesses         183114                       # Number of float alu accesses
system.switch_cpus.num_func_calls              200097                       # number of times a function call or return occured
system.switch_cpus.num_conditional_control_insts      1979061                       # number of instructions that are conditional controls
system.switch_cpus.num_int_insts             19019315                       # number of integer instructions
system.switch_cpus.num_fp_insts                183114                       # number of float instructions
system.switch_cpus.num_int_register_reads     35944202                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     15143548                       # number of times the integer registers were written
system.switch_cpus.num_fp_register_reads       279462                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       157386                       # number of times the floating registers were written
system.switch_cpus.num_cc_register_reads     12877387                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      6584239                       # number of times the CC registers were written
system.switch_cpus.num_mem_refs               3420611                       # number of memory refs
system.switch_cpus.num_load_insts             1926244                       # Number of load instructions
system.switch_cpus.num_store_insts            1494367                       # Number of store instructions
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_busy_cycles           39400491                       # Number of busy cycles
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.Branches                   2414484                       # Number of branches fetched
system.switch_cpus.op_class::No_OpClass         83443      0.43%      0.43% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          15520028     80.71%     81.15% # Class of executed instruction
system.switch_cpus.op_class::IntMult            58830      0.31%     81.45% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     81.45% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd          145616      0.76%     82.21% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     82.21% # Class of executed instruction
system.switch_cpus.op_class::MemRead          1900516      9.88%     92.09% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         1494367      7.77%     99.87% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        25728      0.13%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           19228528                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       149382                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        74691                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             73                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           73                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  31216586500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             41745                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74750                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        35296                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2617                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            21653                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32946                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32946                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         35296                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6449                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       105888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       118185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                224073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4517888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4949824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9467712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           59625                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2355456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           134316                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000543                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023307                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 134243     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     73      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             134316                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147933000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          52944000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          59092500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
