==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 265.645 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:124:34)
WARNING: [HLS 207-5568] Unsupported interface port data type in '#pragma HLS interface m_axi' (code_generated.cpp:125:34)
WARNING: [HLS 207-5292] unused parameter 'alpha' (code_generated.cpp:78:37)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:78:63)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:78:82)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:78:99)
WARNING: [HLS 207-5292] unused parameter 'beta' (code_generated.cpp:97:88)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:97:101)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:97:120)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:97:137)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.76 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.62 seconds; current allocated memory: 268.941 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 854 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,625 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,377 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,223 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,083 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,540,367 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,792 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,793 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,916 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,869 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,875 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,866 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,866 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,866 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,897 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,944 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/gemm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:106:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:107:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_108_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:108:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:85:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_86_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:86:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_5' (code_generated.cpp:106:20) in function 'task1' completely with a factor of 200 (code_generated.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_6' (code_generated.cpp:107:43) in function 'task1' completely with a factor of 1 (code_generated.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_108_7' (code_generated.cpp:108:47) in function 'task1' completely with a factor of 4 (code_generated.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_85_4' (code_generated.cpp:85:19) in function 'task0' completely with a factor of 200 (code_generated.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_5' (code_generated.cpp:86:38) in function 'task0' completely with a factor of 4 (code_generated.cpp:78:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_C(float (*) [220], hls::vector<float, 4ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 16ul>::_S_ref(float const (&) [16], unsigned long)' into 'std::array<float, 16ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 16ul>::operator[](unsigned long)' into 'load_A(float (*) [240], hls::vector<float, 16ul>*)' (code_generated.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_B(float (*) [220], hls::vector<float, 4ul>*)' (code_generated.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'store_C(float (*) [220], hls::vector<float, 4ul>*)' (code_generated.cpp:63:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (code_generated.cpp:136:8)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (code_generated.cpp:137:11)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (code_generated.cpp:138:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vC' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB' with compact=none mode in 128-bits
INFO: [HLS 214-115] Multiple burst reads of length 11000 and bit width 128 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 3000 and bit width 512 in loop 'VITIS_LOOP_27_1'(code_generated.cpp:27:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:27:19)
INFO: [HLS 214-115] Multiple burst reads of length 13200 and bit width 128 in loop 'VITIS_LOOP_52_1'(code_generated.cpp:52:19) has been inferred on bundle 'kernel_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:52:19)
INFO: [HLS 214-115] Multiple burst writes of length 11000 and bit width 128 in loop 'VITIS_LOOP_65_1'(code_generated.cpp:65:19) has been inferred on bundle 'kernel_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:65:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 135.54 seconds. CPU system time: 1.68 seconds. Elapsed time: 153.21 seconds; current allocated memory: 277.383 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 277.383 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 50.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 50.15 seconds; current allocated memory: 298.703 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 12.4 seconds; current allocated memory: 337.227 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 102.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 102.64 seconds; current allocated memory: 387.219 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_103_3'(code_generated.cpp:103:31) and 'VITIS_LOOP_104_4'(code_generated.cpp:104:35) in function 'task1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_52_1'(code_generated.cpp:52:19) and 'VITIS_LOOP_53_2'(code_generated.cpp:53:26) in function 'load_B' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_3' (code_generated.cpp:103:31) in function 'task1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_1' (code_generated.cpp:65:19) in function 'store_C'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (code_generated.cpp:14:19) in function 'load_C'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_1' (code_generated.cpp:52:19) in function 'load_B'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (code_generated.cpp:27:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 107.62 seconds. CPU system time: 0.13 seconds. Elapsed time: 108.54 seconds; current allocated memory: 661.438 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.74 seconds. CPU system time: 0.1 seconds. Elapsed time: 13.91 seconds; current allocated memory: 694.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.65 seconds; current allocated memory: 694.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.89 seconds; current allocated memory: 694.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 694.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2'.
WARNING: [HLS 200-885] The II Violation in module 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2' (loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2'): Unable to schedule 'store' operation 0 bit ('A_198_0_addr_1_write_ln35', code_generated.cpp:35) of variable 'bitcast_ln30_4', code_generated.cpp:30 on array 'A_198_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A_198_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 16.07 seconds; current allocated memory: 771.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.37 seconds; current allocated memory: 771.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.1 seconds; current allocated memory: 771.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 771.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln56) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.79 seconds; current allocated memory: 771.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 2.8 seconds; current allocated memory: 771.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 771.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 771.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_83_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.72 seconds. CPU system time: 0 seconds. Elapsed time: 9.94 seconds; current allocated memory: 771.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.82 seconds; current allocated memory: 771.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln112) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_3_VITIS_LOOP_104_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'VITIS_LOOP_103_3_VITIS_LOOP_104_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 51.39 seconds. CPU system time: 0.09 seconds. Elapsed time: 57.77 seconds; current allocated memory: 855.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.13 seconds; current allocated memory: 862.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_65_1_VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.37 seconds. CPU system time: 0.07 seconds. Elapsed time: 12.69 seconds; current allocated memory: 884.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.24 seconds; current allocated memory: 884.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.15 seconds; current allocated memory: 884.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 3.79 seconds; current allocated memory: 884.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.92 seconds; current allocated memory: 900.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.09 seconds; current allocated memory: 903.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_C_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' is 30400 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 14.03 seconds; current allocated memory: 924.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_C' is 32000 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.12 seconds. Elapsed time: 11.52 seconds; current allocated memory: 977.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2' pipeline 'VITIS_LOOP_27_1_VITIS_LOOP_28_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2' is 60808 from HDL expression: (ap_enable_reg_pp0_iter1 == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 31.68 seconds; current allocated memory: 1019.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A' is 64000 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.31 seconds. Elapsed time: 5.61 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' pipeline 'VITIS_LOOP_52_1_VITIS_LOOP_53_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2/m_axi_kernel_B_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 21.6 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.66 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task0' pipeline 'VITIS_LOOP_83_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 44803 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.92 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1' pipeline 'VITIS_LOOP_103_3_VITIS_LOOP_104_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 569963 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 204 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 29.85 seconds. CPU system time: 0.35 seconds. Elapsed time: 42.1 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_65_1_VITIS_LOOP_66_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2/m_axi_kernel_C_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_401_8_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_C_Pipeline_VITIS_LOOP_65_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.86 seconds. CPU system time: 0.37 seconds. Elapsed time: 22.44 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_C' is 5600 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.08 seconds. Elapsed time: 10.49 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'alpha', 'beta', 'vC', 'vA', 'vB' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 95408 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.58 seconds. CPU system time: 0.89 seconds. Elapsed time: 596.62 seconds; current allocated memory: 1.834 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.22 seconds. CPU system time: 0.49 seconds. Elapsed time: 14.08 seconds; current allocated memory: 1.915 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.95 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.06 seconds; current allocated memory: 2.021 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 563.23 seconds. CPU system time: 6.59 seconds. Elapsed time: 1410.04 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 113.5 seconds. CPU system time: 2.22 seconds. Elapsed time: 157.71 seconds; current allocated memory: 11.672 MB.
INFO: [HLS 200-1510] Running: close_project 
