// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1830\sampleModel1830_1_sub\Mysubsystem_9.v
// Created: 2024-07-02 03:34:07
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_9
// Source Path: sampleModel1830_1_sub/Subsystem/Mysubsystem_9
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_9
          (Out1);


  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk2_out1;  // uint8


  assign cfblk2_out1 = 8'b00000000;



  assign Out1 = cfblk2_out1;

endmodule  // Mysubsystem_9

