v 20031231 1
P 0 200 300 200 1 0 0
{
T 200 250 5 8 1 1 0 6 1
pinnumber=3
T 200 150 5 8 0 1 0 8 1
pinseq=1
T 350 200 9 8 0 1 0 0 1
pinlabel=A
T 350 200 5 8 0 1 0 2 1
pintype=in
}
P 0 600 300 600 1 0 0
{
T 200 650 5 8 1 1 0 6 1
pinnumber=4
T 200 550 5 8 0 1 0 8 1
pinseq=2
T 350 600 9 8 0 1 0 0 1
pinlabel=B
T 350 600 5 8 0 1 0 2 1
pintype=in
}
P 0 1000 300 1000 1 0 0
{
T 200 1050 5 8 1 1 0 6 1
pinnumber=5
T 200 950 5 8 0 1 0 8 1
pinseq=3
T 350 1000 9 8 0 1 0 0 1
pinlabel=C
T 350 1000 5 8 0 1 0 2 1
pintype=in
}
L 300 1200 300 0 3 0 0 0 -1 -1
L 300 1200 1300 1200 3 0 0 0 -1 -1
L 1300 0 300 0 3 0 0 0 -1 -1
A 1300 600 600 270 180 3 0 0 0 -1 -1
V 2000 600 100 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 2100 600 2400 600 1 0 1
{
T 2200 650 5 8 1 1 0 0 1
pinnumber=6
T 2200 550 5 8 0 1 0 2 1
pinseq=4
T 1850 600 9 8 0 1 0 6 1
pinlabel=Y
T 1850 600 5 8 0 1 0 8 1
pintype=out
}
T 350 1300 8 10 1 1 0 0 1
refdes=U?
T 2800 0 5 10 0 0 0 0 1
net=VDD:14
T 2800 200 5 10 0 0 0 0 1
net=VSS:7
T 2800 400 5 10 0 0 0 0 1
device=4023
T 2800 600 5 10 0 0 0 0 1
footprint=DIP14
T 2800 800 5 10 0 0 0 0 1
numslots=3
T 2800 1000 5 10 0 0 0 0 1
slotdef=1:3,4,5,6
T 2800 1200 5 10 0 0 0 0 1
slotdef=2:1,2,8,9
T 2800 1400 5 10 0 0 0 0 1
slotdef=3:13,12,11,10
T 2800 1600 5 10 0 0 0 0 1
description=3 3-input NAND gates
T 800 1300 9 10 1 0 0 0 1
4023
T 2800 1800 5 10 0 0 0 0 1
slot=1
