//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32965470
// Cuda compilation tools, release 12.2, V12.2.91
// Based on NVVM 7.0.1
//

.version 8.2
.target sm_90
.address_size 64

	// .globl	_Z6squarePiS_i
.global .align 4 .b8 _ZZN4cuda3std3__48__detail21__stronger_order_cudaEiiE7__xform[16] = {3, 0, 0, 0, 4, 0, 0, 0, 4, 0, 0, 0, 3};

.visible .entry _Z6squarePiS_i(
	.param .u64 _Z6squarePiS_i_param_0,
	.param .u64 _Z6squarePiS_i_param_1,
	.param .u32 _Z6squarePiS_i_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd1, [_Z6squarePiS_i_param_0];
	ld.param.u64 	%rd2, [_Z6squarePiS_i_param_1];
	ld.param.u32 	%r2, [_Z6squarePiS_i_param_2];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd4, %rd2;
	// begin inline asm
	// Before atom_{ref} definition
	// end inline asm
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd3, %rd1, %rd5;
	// begin inline asm
	// After atom_{ref} definition
	// end inline asm
	add.s64 	%rd6, %rd4, %rd5;
	// begin inline asm
	// split compare_exchange_strong before
	// end inline asm
	ld.global.u32 	%r7, [%rd6];
	// begin inline asm
	atom.cas.acquire.gpu.b32 %r6,[%rd3],%r7,%r1;
	// end inline asm
	st.global.u32 	[%rd6], %r6;

$L__BB0_2:
	ret;

}

