// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module image_filter_FAST_t_opr (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_mask_data_stream_V_din,
        p_mask_data_stream_V_full_n,
        p_mask_data_stream_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st39_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv11_4 = 11'b100;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_5 = 11'b101;
parameter    ap_const_lv11_6 = 11'b110;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv9_14 = 9'b10100;
parameter    ap_const_lv9_1EC = 9'b111101100;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_8 = 5'b1000;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv8_14 = 8'b10100;
parameter    ap_const_lv32_FFFFFFEC = 32'b11111111111111111111111111101100;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_mask_data_stream_V_din;
input   p_mask_data_stream_V_full_n;
output   p_mask_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_mask_data_stream_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_23;
reg   [10:0] p_1_reg_511;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_bdd_48;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] exitcond_reg_5160;
reg   [0:0] or_cond_reg_5169;
reg    ap_sig_bdd_61;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg   [0:0] or_cond4_reg_5214;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it34;
reg    ap_sig_bdd_136;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it2;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it3;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it4;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it5;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it6;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it7;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it8;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it9;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it10;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it11;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it12;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it13;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it14;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it15;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it16;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it17;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it18;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it19;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it20;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it21;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it22;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it23;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it24;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it25;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it26;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it27;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it28;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it29;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it30;
reg   [10:0] ap_reg_ppstg_p_1_reg_511_pp0_it31;
wire   [10:0] tmp_36_fu_777_p1;
reg   [10:0] tmp_36_reg_5111;
reg    ap_sig_bdd_180;
wire   [10:0] tmp_37_fu_781_p1;
reg   [10:0] tmp_37_reg_5116;
wire   [10:0] tmp_6_fu_785_p2;
reg   [10:0] tmp_6_reg_5121;
wire   [10:0] tmp_12_fu_791_p2;
reg   [10:0] tmp_12_reg_5126;
wire   [0:0] exitcond1_fu_797_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_196;
wire   [10:0] i_V_fu_802_p2;
reg   [10:0] i_V_reg_5135;
wire   [0:0] tmp_3_fu_808_p2;
reg   [0:0] tmp_3_reg_5140;
wire   [0:0] tmp_4_fu_813_p2;
reg   [0:0] tmp_4_reg_5145;
wire   [0:0] tmp_5_fu_819_p2;
reg   [0:0] tmp_5_reg_5150;
wire   [0:0] icmp_fu_835_p2;
reg   [0:0] icmp_reg_5155;
wire   [0:0] exitcond_fu_841_p2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it14;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it15;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it16;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it17;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it18;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it19;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it20;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it21;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it22;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it23;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it24;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it25;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it26;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it27;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it28;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it29;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it30;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it31;
reg   [0:0] ap_reg_ppstg_exitcond_reg_5160_pp0_it32;
wire   [10:0] j_V_fu_846_p2;
reg   [10:0] j_V_reg_5164;
wire   [0:0] or_cond_fu_857_p2;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it16;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it17;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it18;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it19;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it20;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it21;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it22;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it23;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it24;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it25;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it26;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it27;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it28;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it29;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it30;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it31;
reg   [0:0] ap_reg_ppstg_or_cond_reg_5169_pp0_it32;
reg   [10:0] k_buf_val_0_V_addr_reg_5174;
reg   [10:0] k_buf_val_1_V_addr_reg_5180;
reg   [10:0] k_buf_val_2_V_addr_reg_5186;
reg   [10:0] k_buf_val_3_V_addr_reg_5192;
reg   [10:0] k_buf_val_4_V_addr_reg_5198;
reg   [10:0] k_buf_val_5_V_addr_reg_5204;
wire   [0:0] or_cond1_fu_878_p2;
reg   [0:0] or_cond1_reg_5210;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it16;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it17;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it18;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it19;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it20;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it21;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it22;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it23;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it24;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it25;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it26;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it27;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it28;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it29;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it30;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it31;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_5210_pp0_it32;
wire   [0:0] or_cond4_fu_899_p2;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it16;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it17;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it18;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it19;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it20;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it21;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it22;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it23;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it24;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it25;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it26;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it27;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it28;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it29;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it30;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it31;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it32;
reg   [0:0] ap_reg_ppstg_or_cond4_reg_5214_pp0_it33;
wire   [8:0] r_V_fu_1286_p2;
reg   [8:0] r_V_reg_5218;
reg   [8:0] ap_reg_ppstg_r_V_reg_5218_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_reg_5218_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_reg_5218_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_reg_5218_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_reg_5218_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_reg_5218_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_reg_5218_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_reg_5218_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_reg_5218_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_reg_5218_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_reg_5218_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_reg_5218_pp0_it14;
wire   [8:0] r_V_1_fu_1296_p2;
reg   [8:0] r_V_1_reg_5227;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it14;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it15;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it16;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it17;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it18;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it19;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it20;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it21;
reg   [8:0] ap_reg_ppstg_r_V_1_reg_5227_pp0_it22;
wire   [1:0] phitmp1_fu_1314_p3;
reg   [1:0] phitmp1_reg_5238;
wire   [0:0] tmp_40_fu_1322_p2;
reg   [0:0] tmp_40_reg_5243;
wire   [8:0] r_V_s_fu_1332_p2;
reg   [8:0] r_V_s_reg_5248;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it14;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it15;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it16;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it17;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it18;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it19;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it20;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it21;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it22;
reg   [8:0] ap_reg_ppstg_r_V_s_reg_5248_pp0_it23;
wire   [8:0] r_V_1_1_fu_1342_p2;
reg   [8:0] r_V_1_1_reg_5257;
reg   [8:0] ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it14;
reg   [8:0] ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it15;
wire   [1:0] phitmp_1_fu_1360_p3;
reg   [1:0] phitmp_1_reg_5268;
wire   [0:0] tmp_42_fu_1368_p2;
reg   [0:0] tmp_42_reg_5273;
wire   [8:0] r_V_2_fu_1378_p2;
reg   [8:0] r_V_2_reg_5278;
reg   [8:0] ap_reg_ppstg_r_V_2_reg_5278_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_2_reg_5278_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_2_reg_5278_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_2_reg_5278_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_2_reg_5278_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_2_reg_5278_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_2_reg_5278_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_2_reg_5278_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_2_reg_5278_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_2_reg_5278_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_2_reg_5278_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_2_reg_5278_pp0_it14;
reg   [8:0] ap_reg_ppstg_r_V_2_reg_5278_pp0_it15;
reg   [8:0] ap_reg_ppstg_r_V_2_reg_5278_pp0_it16;
wire   [8:0] r_V_1_2_fu_1388_p2;
reg   [8:0] r_V_1_2_reg_5287;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it14;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it15;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it16;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it17;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it18;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it19;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it20;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it21;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it22;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it23;
reg   [8:0] ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it24;
wire   [1:0] phitmp_2_fu_1406_p3;
reg   [1:0] phitmp_2_reg_5298;
wire   [0:0] tmp_44_fu_1414_p2;
reg   [0:0] tmp_44_reg_5303;
wire   [8:0] r_V_3_fu_1424_p2;
reg   [8:0] r_V_3_reg_5308;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it14;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it15;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it16;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it17;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it18;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it19;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it20;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it21;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it22;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it23;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it24;
reg   [8:0] ap_reg_ppstg_r_V_3_reg_5308_pp0_it25;
wire   [8:0] r_V_1_3_fu_1434_p2;
reg   [8:0] r_V_1_3_reg_5317;
reg   [8:0] ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it14;
reg   [8:0] ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it15;
reg   [8:0] ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it16;
reg   [8:0] ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it17;
wire   [1:0] phitmp_3_fu_1452_p3;
reg   [1:0] phitmp_3_reg_5328;
wire   [0:0] tmp_46_fu_1460_p2;
reg   [0:0] tmp_46_reg_5333;
wire   [8:0] r_V_4_fu_1470_p2;
reg   [8:0] r_V_4_reg_5338;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it14;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it15;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it16;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it17;
reg   [8:0] ap_reg_ppstg_r_V_4_reg_5338_pp0_it18;
wire   [8:0] r_V_1_4_fu_1480_p2;
reg   [8:0] r_V_1_4_reg_5347;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it14;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it15;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it16;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it17;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it18;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it19;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it20;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it21;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it22;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it23;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it24;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it25;
reg   [8:0] ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it26;
wire   [0:0] tmp_176_4_fu_1486_p2;
reg   [0:0] tmp_176_4_reg_5358;
wire   [0:0] tmp_177_4_fu_1492_p2;
reg   [0:0] tmp_177_4_reg_5364;
wire   [8:0] r_V_5_fu_1502_p2;
reg   [8:0] r_V_5_reg_5369;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it14;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it15;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it16;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it17;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it18;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it19;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it20;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it21;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it22;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it23;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it24;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it25;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it26;
reg   [8:0] ap_reg_ppstg_r_V_5_reg_5369_pp0_it27;
wire   [8:0] r_V_1_5_fu_1512_p2;
reg   [8:0] r_V_1_5_reg_5378;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it14;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it15;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it16;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it17;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it18;
reg   [8:0] ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it19;
wire   [0:0] tmp_176_5_fu_1518_p2;
reg   [0:0] tmp_176_5_reg_5389;
wire   [0:0] tmp_177_5_fu_1524_p2;
reg   [0:0] tmp_177_5_reg_5395;
wire   [8:0] r_V_6_fu_1534_p2;
reg   [8:0] r_V_6_reg_5400;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it14;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it15;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it16;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it17;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it18;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it19;
reg   [8:0] ap_reg_ppstg_r_V_6_reg_5400_pp0_it20;
wire   [8:0] r_V_1_6_fu_1544_p2;
reg   [8:0] r_V_1_6_reg_5409;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it14;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it15;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it16;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it17;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it18;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it19;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it20;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it21;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it22;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it23;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it24;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it25;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it26;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it27;
reg   [8:0] ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it28;
wire   [0:0] tmp_176_6_fu_1550_p2;
reg   [0:0] tmp_176_6_reg_5420;
wire   [0:0] tmp_177_6_fu_1556_p2;
reg   [0:0] tmp_177_6_reg_5426;
wire   [8:0] r_V_7_fu_1566_p2;
reg   [8:0] r_V_7_reg_5431;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it14;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it15;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it16;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it17;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it18;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it19;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it20;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it21;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it22;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it23;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it24;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it25;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it26;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it27;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it28;
reg   [8:0] ap_reg_ppstg_r_V_7_reg_5431_pp0_it29;
wire   [8:0] r_V_1_7_fu_1576_p2;
reg   [8:0] r_V_1_7_reg_5440;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it3;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it4;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it5;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it6;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it7;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it8;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it9;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it10;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it11;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it12;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it13;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it14;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it15;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it16;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it17;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it18;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it19;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it20;
reg   [8:0] ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it21;
wire   [0:0] tmp_176_7_fu_1582_p2;
reg   [0:0] tmp_176_7_reg_5451;
wire   [0:0] tmp_177_7_fu_1588_p2;
reg   [0:0] tmp_177_7_reg_5457;
wire   [1:0] flag_val_V_assign_load_1_s_fu_1594_p3;
reg   [1:0] flag_val_V_assign_load_1_s_reg_5462;
reg   [1:0] ap_reg_ppstg_flag_val_V_assign_load_1_s_reg_5462_pp0_it4;
reg   [1:0] ap_reg_ppstg_flag_val_V_assign_load_1_s_reg_5462_pp0_it5;
wire   [1:0] flag_val_V_assign_load_2_s_fu_1624_p3;
reg   [1:0] flag_val_V_assign_load_2_s_reg_5467;
wire   [0:0] tmp_182_1_fu_1638_p2;
reg   [0:0] tmp_182_1_reg_5474;
wire   [0:0] tmp_184_1_fu_1643_p2;
reg   [0:0] tmp_184_1_reg_5480;
wire   [0:0] tmp_182_2_fu_1654_p2;
reg   [0:0] tmp_182_2_reg_5485;
wire   [0:0] tmp_184_2_fu_1659_p2;
reg   [0:0] tmp_184_2_reg_5491;
wire   [1:0] flag_val_V_assign_load_1_13_fu_1738_p3;
reg   [1:0] flag_val_V_assign_load_1_13_reg_5496;
wire   [0:0] tmp_15_fu_1752_p2;
reg   [0:0] tmp_15_reg_5501;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_5501_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_15_reg_5501_pp0_it5;
wire   [0:0] or_cond5_fu_1758_p2;
reg   [0:0] or_cond5_reg_5506;
reg   [0:0] ap_reg_ppstg_or_cond5_reg_5506_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond5_reg_5506_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond5_reg_5506_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond5_reg_5506_pp0_it7;
wire   [0:0] or_cond6_fu_1776_p2;
reg   [0:0] or_cond6_reg_5512;
reg   [0:0] ap_reg_ppstg_or_cond6_reg_5512_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond6_reg_5512_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond6_reg_5512_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond6_reg_5512_pp0_it7;
wire   [0:0] or_cond7_fu_1794_p2;
reg   [0:0] or_cond7_reg_5517;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_5517_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_5517_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_5517_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_5517_pp0_it7;
wire   [0:0] or_cond8_fu_1812_p2;
reg   [0:0] or_cond8_reg_5522;
reg   [0:0] ap_reg_ppstg_or_cond8_reg_5522_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond8_reg_5522_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond8_reg_5522_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond8_reg_5522_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond8_reg_5522_pp0_it8;
wire   [0:0] or_cond9_fu_1830_p2;
reg   [0:0] or_cond9_reg_5528;
reg   [0:0] ap_reg_ppstg_or_cond9_reg_5528_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond9_reg_5528_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond9_reg_5528_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond9_reg_5528_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond9_reg_5528_pp0_it8;
wire   [0:0] tmp_181_5_not_fu_1836_p2;
reg   [0:0] tmp_181_5_not_reg_5535;
wire   [0:0] tmp_183_5_fu_1842_p2;
reg   [0:0] tmp_183_5_reg_5541;
wire   [0:0] tmp_181_6_not_fu_1848_p2;
reg   [0:0] tmp_181_6_not_reg_5547;
wire   [0:0] tmp_183_6_fu_1854_p2;
reg   [0:0] tmp_183_6_reg_5553;
wire   [3:0] count_1_i_0_op_op112_op_fu_1860_p3;
reg   [3:0] count_1_i_0_op_op112_op_reg_5559;
wire   [3:0] phitmp43_op_op_cast_cast_cast_fu_1868_p3;
reg   [3:0] phitmp43_op_op_cast_cast_cast_reg_5564;
wire   [0:0] tmp_16_fu_1876_p2;
reg   [0:0] tmp_16_reg_5569;
wire   [0:0] not_or_cond6_demorgan_fu_1882_p2;
reg   [0:0] not_or_cond6_demorgan_reg_5574;
reg   [0:0] ap_reg_ppstg_not_or_cond6_demorgan_reg_5574_pp0_it4;
reg   [0:0] ap_reg_ppstg_not_or_cond6_demorgan_reg_5574_pp0_it5;
reg   [0:0] ap_reg_ppstg_not_or_cond6_demorgan_reg_5574_pp0_it6;
reg   [0:0] ap_reg_ppstg_not_or_cond6_demorgan_reg_5574_pp0_it7;
wire   [0:0] not_or_cond7_demorgan_fu_1888_p2;
reg   [0:0] not_or_cond7_demorgan_reg_5579;
reg   [0:0] ap_reg_ppstg_not_or_cond7_demorgan_reg_5579_pp0_it4;
reg   [0:0] ap_reg_ppstg_not_or_cond7_demorgan_reg_5579_pp0_it5;
reg   [0:0] ap_reg_ppstg_not_or_cond7_demorgan_reg_5579_pp0_it6;
reg   [0:0] ap_reg_ppstg_not_or_cond7_demorgan_reg_5579_pp0_it7;
reg   [0:0] ap_reg_ppstg_not_or_cond7_demorgan_reg_5579_pp0_it8;
wire   [0:0] not_or_cond8_demorgan_fu_1894_p2;
reg   [0:0] not_or_cond8_demorgan_reg_5584;
reg   [0:0] ap_reg_ppstg_not_or_cond8_demorgan_reg_5584_pp0_it4;
reg   [0:0] ap_reg_ppstg_not_or_cond8_demorgan_reg_5584_pp0_it5;
reg   [0:0] ap_reg_ppstg_not_or_cond8_demorgan_reg_5584_pp0_it6;
reg   [0:0] ap_reg_ppstg_not_or_cond8_demorgan_reg_5584_pp0_it7;
reg   [0:0] ap_reg_ppstg_not_or_cond8_demorgan_reg_5584_pp0_it8;
wire   [0:0] not_or_cond9_demorgan_fu_1900_p2;
reg   [0:0] not_or_cond9_demorgan_reg_5589;
reg   [0:0] ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it4;
reg   [0:0] ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it5;
reg   [0:0] ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it6;
reg   [0:0] ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it7;
reg   [0:0] ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it8;
reg   [0:0] ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it9;
wire   [1:0] flag_val_V_assign_load_1_3_fu_1936_p3;
reg   [1:0] flag_val_V_assign_load_1_3_reg_5594;
wire   [1:0] flag_val_V_assign_load_1_5_fu_1968_p3;
reg   [1:0] flag_val_V_assign_load_1_5_reg_5600;
wire   [0:0] tmp_182_4_fu_1976_p2;
reg   [0:0] tmp_182_4_reg_5607;
wire   [0:0] tmp_184_4_fu_1981_p2;
reg   [0:0] tmp_184_4_reg_5613;
wire   [0:0] tmp_182_5_fu_1986_p2;
reg   [0:0] tmp_182_5_reg_5618;
wire   [0:0] tmp_184_5_fu_1991_p2;
reg   [0:0] tmp_184_5_reg_5624;
wire   [0:0] or_cond2_fu_1996_p2;
reg   [0:0] or_cond2_reg_5629;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_5629_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_5629_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_5629_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_5629_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_5629_pp0_it9;
wire   [3:0] count_1_i_6_fu_2042_p3;
reg   [3:0] count_1_i_6_reg_5634;
wire   [0:0] or_cond10_fu_2059_p2;
reg   [0:0] or_cond10_reg_5639;
wire   [3:0] count_1_i_7_fu_2065_p3;
reg   [3:0] count_1_i_7_reg_5644;
wire   [0:0] or_cond11_fu_2078_p2;
reg   [0:0] or_cond11_reg_5650;
wire   [0:0] tmp_181_9_fu_2084_p2;
reg   [0:0] tmp_181_9_reg_5656;
wire   [0:0] tmp_183_9_fu_2090_p2;
reg   [0:0] tmp_183_9_reg_5662;
wire   [0:0] not_or_cond10_demorgan_fu_2096_p2;
reg   [0:0] not_or_cond10_demorgan_reg_5668;
reg   [0:0] ap_reg_ppstg_not_or_cond10_demorgan_reg_5668_pp0_it5;
reg   [0:0] ap_reg_ppstg_not_or_cond10_demorgan_reg_5668_pp0_it6;
reg   [0:0] ap_reg_ppstg_not_or_cond10_demorgan_reg_5668_pp0_it7;
reg   [0:0] ap_reg_ppstg_not_or_cond10_demorgan_reg_5668_pp0_it8;
reg   [0:0] ap_reg_ppstg_not_or_cond10_demorgan_reg_5668_pp0_it9;
wire   [0:0] not_or_cond11_demorgan_fu_2100_p2;
reg   [0:0] not_or_cond11_demorgan_reg_5673;
reg   [0:0] ap_reg_ppstg_not_or_cond11_demorgan_reg_5673_pp0_it5;
reg   [0:0] ap_reg_ppstg_not_or_cond11_demorgan_reg_5673_pp0_it6;
reg   [0:0] ap_reg_ppstg_not_or_cond11_demorgan_reg_5673_pp0_it7;
reg   [0:0] ap_reg_ppstg_not_or_cond11_demorgan_reg_5673_pp0_it8;
reg   [0:0] ap_reg_ppstg_not_or_cond11_demorgan_reg_5673_pp0_it9;
wire   [1:0] flag_val_V_assign_load_1_10_fu_2134_p3;
reg   [1:0] flag_val_V_assign_load_1_10_reg_5678;
wire   [1:0] flag_val_V_assign_load_1_12_fu_2166_p3;
reg   [1:0] flag_val_V_assign_load_1_12_reg_5684;
wire   [0:0] tmp_182_7_fu_2174_p2;
reg   [0:0] tmp_182_7_reg_5691;
wire   [0:0] tmp_184_7_fu_2179_p2;
reg   [0:0] tmp_184_7_reg_5697;
wire   [0:0] not_or_cond_fu_2189_p2;
reg   [0:0] not_or_cond_reg_5702;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_5702_pp0_it6;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_5702_pp0_it7;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_5702_pp0_it8;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_5702_pp0_it9;
wire   [0:0] p_iscorner_0_i_9_fu_2254_p2;
reg   [0:0] p_iscorner_0_i_9_reg_5707;
wire   [3:0] count_1_i_9_fu_2260_p3;
reg   [3:0] count_1_i_9_reg_5712;
wire   [0:0] not_or_cond3_demorgan_fu_2289_p2;
reg   [0:0] not_or_cond3_demorgan_reg_5717;
wire   [3:0] count_1_i_s_fu_2295_p3;
reg   [3:0] count_1_i_s_reg_5722;
wire   [0:0] or_cond14_fu_2313_p2;
reg   [0:0] or_cond14_reg_5728;
wire   [0:0] not_or_cond4_demorgan_fu_2319_p2;
reg   [0:0] not_or_cond4_demorgan_reg_5733;
wire   [0:0] tmp_181_2_fu_2325_p2;
reg   [0:0] tmp_181_2_reg_5738;
wire   [0:0] tmp_183_10_fu_2331_p2;
reg   [0:0] tmp_183_10_reg_5744;
wire   [0:0] tmp5_fu_2337_p2;
reg   [0:0] tmp5_reg_5750;
reg   [0:0] ap_reg_ppstg_tmp5_reg_5750_pp0_it6;
wire   [0:0] p_iscorner_0_i_1_fu_2394_p2;
reg   [0:0] p_iscorner_0_i_1_reg_5755;
wire   [0:0] p_iscorner_0_i_2_fu_2438_p2;
reg   [0:0] p_iscorner_0_i_2_reg_5760;
wire   [0:0] tmp_185_3_fu_2467_p2;
reg   [0:0] tmp_185_3_reg_5765;
wire   [0:0] not_or_cond13_demorgan_fu_2473_p2;
reg   [0:0] not_or_cond13_demorgan_reg_5770;
wire   [3:0] count_1_i_3_fu_2479_p3;
reg   [3:0] count_1_i_3_reg_5775;
wire   [0:0] or_cond17_fu_2497_p2;
reg   [0:0] or_cond17_reg_5780;
wire   [0:0] not_or_cond14_demorgan_fu_2503_p2;
reg   [0:0] not_or_cond14_demorgan_reg_5785;
wire   [0:0] or_cond18_fu_2514_p2;
reg   [0:0] or_cond18_reg_5790;
wire   [0:0] tmp6_fu_2519_p2;
reg   [0:0] tmp6_reg_5796;
wire   [0:0] p_iscorner_0_i_5_fu_2584_p2;
reg   [0:0] p_iscorner_0_i_5_reg_5801;
wire   [4:0] count_3_fu_2597_p2;
reg   [4:0] count_3_reg_5806;
wire   [4:0] phitmp8_fu_2603_p2;
reg   [4:0] phitmp8_reg_5811;
wire   [0:0] tmp4_fu_2609_p2;
reg   [0:0] tmp4_reg_5816;
wire   [0:0] tmp8_fu_2613_p2;
reg   [0:0] tmp8_reg_5821;
wire   [0:0] tmp9_fu_2617_p2;
reg   [0:0] tmp9_reg_5826;
wire   [0:0] p_iscorner_0_i_7_fu_2656_p2;
reg   [0:0] p_iscorner_0_i_7_reg_5831;
wire   [4:0] count_4_fu_2669_p2;
reg   [4:0] count_4_reg_5836;
wire   [4:0] count_1_i_12_fu_2681_p3;
reg   [4:0] count_1_i_12_reg_5841;
wire   [0:0] tmp3_fu_2692_p2;
reg   [0:0] tmp3_reg_5847;
reg   [0:0] ap_reg_ppstg_tmp3_reg_5847_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp3_reg_5847_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp3_reg_5847_pp0_it11;
wire   [0:0] tmp12_fu_2697_p2;
reg   [0:0] tmp12_reg_5852;
reg   [0:0] ap_reg_ppstg_tmp12_reg_5852_pp0_it9;
wire   [0:0] p_iscorner_0_i_11_fu_2728_p2;
reg   [0:0] p_iscorner_0_i_11_reg_5857;
wire   [0:0] tmp_185_13_fu_2746_p2;
reg   [0:0] tmp_185_13_reg_5862;
wire   [4:0] count_1_i_14_fu_2758_p3;
reg   [4:0] count_1_i_14_reg_5867;
wire   [0:0] tmp13_fu_2765_p2;
reg   [0:0] tmp13_reg_5873;
wire   [0:0] p_iscorner_0_i_13_fu_2790_p2;
reg   [0:0] p_iscorner_0_i_13_reg_5878;
wire   [0:0] tmp_185_15_fu_2808_p2;
reg   [0:0] tmp_185_15_reg_5883;
wire   [0:0] not_or_cond11_fu_2820_p2;
reg   [0:0] not_or_cond11_reg_5888;
wire   [0:0] tmp_185_16_fu_2825_p2;
reg   [0:0] tmp_185_16_reg_5893;
wire   [0:0] tmp2_fu_2831_p2;
reg   [0:0] tmp2_reg_5898;
wire   [0:0] tmp11_fu_2836_p2;
reg   [0:0] tmp11_reg_5903;
reg   [0:0] ap_reg_ppstg_tmp11_reg_5903_pp0_it11;
wire   [0:0] tmp15_fu_2840_p2;
reg   [0:0] tmp15_reg_5908;
wire   [0:0] tmp14_fu_2864_p2;
reg   [0:0] tmp14_reg_5913;
wire   [0:0] iscorner_2_i_s_fu_2873_p2;
reg   [0:0] iscorner_2_i_s_reg_5918;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it13;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it14;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it15;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it16;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it17;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it18;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it19;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it20;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it21;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it22;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it23;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it24;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it25;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it26;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it27;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it28;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it29;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it30;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it31;
reg   [0:0] ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it32;
wire   [31:0] grp_image_filter_reg_int_s_fu_537_ap_return;
reg   [31:0] flag_d_min2_1_reg_5922;
reg   [31:0] ap_reg_ppstg_flag_d_min2_1_reg_5922_pp0_it14;
reg   [31:0] ap_reg_ppstg_flag_d_min2_1_reg_5922_pp0_it15;
wire   [31:0] grp_image_filter_reg_int_s_fu_542_ap_return;
reg   [31:0] flag_d_max2_1_reg_5928;
reg   [31:0] ap_reg_ppstg_flag_d_max2_1_reg_5928_pp0_it14;
reg   [31:0] ap_reg_ppstg_flag_d_max2_1_reg_5928_pp0_it15;
wire   [31:0] grp_image_filter_reg_int_s_fu_567_ap_return;
reg   [31:0] flag_d_min2_7_reg_5934;
reg   [31:0] ap_reg_ppstg_flag_d_min2_7_reg_5934_pp0_it14;
wire   [31:0] grp_image_filter_reg_int_s_fu_572_ap_return;
reg   [31:0] flag_d_max2_7_reg_5940;
reg   [31:0] ap_reg_ppstg_flag_d_max2_7_reg_5940_pp0_it14;
wire   [31:0] tmp_200_3_fu_3034_p3;
reg   [31:0] tmp_200_3_reg_5946;
reg   [31:0] ap_reg_ppstg_tmp_200_3_reg_5946_pp0_it14;
wire   [31:0] tmp_213_3_fu_3048_p3;
reg   [31:0] tmp_213_3_reg_5951;
reg   [31:0] ap_reg_ppstg_tmp_213_3_reg_5951_pp0_it14;
wire   [31:0] grp_image_filter_reg_int_s_fu_577_ap_return;
reg   [31:0] flag_d_min4_1_reg_5956;
reg   [31:0] ap_reg_ppstg_flag_d_min4_1_reg_5956_pp0_it15;
reg   [31:0] ap_reg_ppstg_flag_d_min4_1_reg_5956_pp0_it16;
wire   [31:0] grp_image_filter_reg_int_s_fu_582_ap_return;
reg   [31:0] flag_d_max4_1_reg_5962;
reg   [31:0] ap_reg_ppstg_flag_d_max4_1_reg_5962_pp0_it15;
reg   [31:0] ap_reg_ppstg_flag_d_max4_1_reg_5962_pp0_it16;
wire   [31:0] grp_image_filter_reg_int_s_fu_587_ap_return;
reg   [31:0] flag_d_min4_5_reg_5968;
reg   [31:0] ap_reg_ppstg_flag_d_min4_5_reg_5968_pp0_it15;
reg   [31:0] ap_reg_ppstg_flag_d_min4_5_reg_5968_pp0_it16;
wire   [31:0] grp_image_filter_reg_int_s_fu_592_ap_return;
reg   [31:0] flag_d_max4_5_reg_5974;
reg   [31:0] ap_reg_ppstg_flag_d_max4_5_reg_5974_pp0_it15;
reg   [31:0] ap_reg_ppstg_flag_d_max4_5_reg_5974_pp0_it16;
wire  signed [31:0] flag_d_assign_s_fu_3146_p1;
reg  signed [31:0] flag_d_assign_s_reg_5980;
wire   [31:0] grp_image_filter_reg_int_s_fu_597_ap_return;
reg   [31:0] flag_d_min2_9_reg_5986;
wire   [31:0] grp_image_filter_reg_int_s_fu_602_ap_return;
reg   [31:0] flag_d_max2_9_reg_5992;
wire   [31:0] grp_image_filter_reg_int_s_fu_607_ap_return;
reg   [31:0] flag_d_min8_1_reg_5998;
wire   [31:0] grp_image_filter_reg_int_s_fu_612_ap_return;
reg   [31:0] flag_d_max8_1_reg_6005;
wire   [0:0] tmp_19_fu_3265_p2;
reg   [0:0] tmp_19_reg_6012;
wire   [0:0] tmp_23_fu_3271_p2;
reg   [0:0] tmp_23_reg_6017;
wire   [31:0] grp_image_filter_reg_int_s_fu_647_ap_return;
reg   [31:0] flag_d_min4_3_reg_6022;
wire   [31:0] grp_image_filter_reg_int_s_fu_652_ap_return;
reg   [31:0] flag_d_max4_3_reg_6028;
wire   [31:0] grp_image_filter_reg_int_s_fu_657_ap_return;
reg   [31:0] flag_d_min4_7_reg_6034;
wire   [31:0] grp_image_filter_reg_int_s_fu_662_ap_return;
reg   [31:0] flag_d_max4_7_reg_6040;
wire   [7:0] p_flag_d_min8_1_0_flag_d_assign_fu_3437_p3;
reg   [7:0] p_flag_d_min8_1_0_flag_d_assign_reg_6046;
wire   [31:0] flag_d_min8_1_1_fu_3450_p3;
reg   [31:0] flag_d_min8_1_1_reg_6052;
wire   [7:0] tmp_57_fu_3457_p1;
reg   [7:0] tmp_57_reg_6057;
wire   [8:0] flag_d_max8_1_3_fu_3476_p3;
reg   [8:0] flag_d_max8_1_3_reg_6062;
wire   [31:0] flag_d_max8_1_2_fu_3489_p3;
reg   [31:0] flag_d_max8_1_2_reg_6068;
wire   [8:0] tmp_74_fu_3496_p1;
reg   [8:0] tmp_74_reg_6073;
wire  signed [31:0] flag_d_assign_2_fu_3500_p1;
reg  signed [31:0] flag_d_assign_2_reg_6078;
wire   [31:0] grp_image_filter_reg_int_s_fu_707_ap_return;
reg   [31:0] flag_d_min8_3_reg_6084;
wire   [31:0] grp_image_filter_reg_int_s_fu_712_ap_return;
reg   [31:0] flag_d_max8_3_reg_6091;
wire   [31:0] tmp_210_5_fu_3508_p3;
reg   [31:0] tmp_210_5_reg_6098;
wire   [31:0] tmp_225_5_fu_3520_p3;
reg   [31:0] tmp_225_5_reg_6103;
wire   [31:0] tmp_210_7_fu_3532_p3;
reg   [31:0] tmp_210_7_reg_6108;
reg   [31:0] ap_reg_ppstg_tmp_210_7_reg_6108_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_210_7_reg_6108_pp0_it19;
wire   [31:0] tmp_225_7_fu_3544_p3;
reg   [31:0] tmp_225_7_reg_6113;
reg   [31:0] ap_reg_ppstg_tmp_225_7_reg_6113_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_225_7_reg_6113_pp0_it19;
wire   [31:0] tmp_210_9_fu_3557_p3;
reg   [31:0] tmp_210_9_reg_6118;
reg   [31:0] ap_reg_ppstg_tmp_210_9_reg_6118_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_210_9_reg_6118_pp0_it19;
reg   [31:0] ap_reg_ppstg_tmp_210_9_reg_6118_pp0_it20;
reg   [31:0] ap_reg_ppstg_tmp_210_9_reg_6118_pp0_it21;
wire   [31:0] tmp_225_9_fu_3571_p3;
reg   [31:0] tmp_225_9_reg_6123;
reg   [31:0] ap_reg_ppstg_tmp_225_9_reg_6123_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_225_9_reg_6123_pp0_it19;
reg   [31:0] ap_reg_ppstg_tmp_225_9_reg_6123_pp0_it20;
reg   [31:0] ap_reg_ppstg_tmp_225_9_reg_6123_pp0_it21;
wire   [31:0] tmp_210_s_fu_3585_p3;
reg   [31:0] tmp_210_s_reg_6128;
reg   [31:0] ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it19;
reg   [31:0] ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it20;
reg   [31:0] ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it21;
reg   [31:0] ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it22;
reg   [31:0] ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it23;
wire   [31:0] tmp_225_s_fu_3599_p3;
reg   [31:0] tmp_225_s_reg_6133;
reg   [31:0] ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it19;
reg   [31:0] ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it20;
reg   [31:0] ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it21;
reg   [31:0] ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it22;
reg   [31:0] ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it23;
wire   [31:0] tmp_210_2_fu_3612_p3;
reg   [31:0] tmp_210_2_reg_6138;
reg   [31:0] ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it19;
reg   [31:0] ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it20;
reg   [31:0] ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it21;
reg   [31:0] ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it22;
reg   [31:0] ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it23;
reg   [31:0] ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it24;
reg   [31:0] ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it25;
wire   [31:0] tmp_225_2_fu_3624_p3;
reg   [31:0] tmp_225_2_reg_6143;
reg   [31:0] ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it19;
reg   [31:0] ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it20;
reg   [31:0] ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it21;
reg   [31:0] ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it22;
reg   [31:0] ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it23;
reg   [31:0] ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it24;
reg   [31:0] ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it25;
wire   [31:0] tmp_210_4_fu_3636_p3;
reg   [31:0] tmp_210_4_reg_6148;
reg   [31:0] ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it19;
reg   [31:0] ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it20;
reg   [31:0] ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it21;
reg   [31:0] ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it22;
reg   [31:0] ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it23;
reg   [31:0] ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it24;
reg   [31:0] ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it25;
reg   [31:0] ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it26;
reg   [31:0] ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it27;
wire   [31:0] tmp_225_4_fu_3648_p3;
reg   [31:0] tmp_225_4_reg_6153;
reg   [31:0] ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it18;
reg   [31:0] ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it19;
reg   [31:0] ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it20;
reg   [31:0] ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it21;
reg   [31:0] ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it22;
reg   [31:0] ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it23;
reg   [31:0] ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it24;
reg   [31:0] ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it25;
reg   [31:0] ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it26;
reg   [31:0] ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it27;
wire   [7:0] sel_SEBB_fu_3663_p3;
reg   [7:0] sel_SEBB_reg_6158;
wire   [0:0] tmp_209_1_fu_3669_p2;
reg   [0:0] tmp_209_1_reg_6164;
wire   [8:0] b0_flag_d_max8_1_2_fu_3683_p3;
reg   [8:0] b0_flag_d_max8_1_2_reg_6169;
wire   [0:0] tmp_221_1_fu_3689_p2;
reg   [0:0] tmp_221_1_reg_6175;
wire   [7:0] flag_d_min8_3_3_fu_3716_p3;
reg   [7:0] flag_d_min8_3_3_reg_6180;
wire   [31:0] flag_d_min8_3_2_fu_3728_p3;
reg   [31:0] flag_d_min8_3_2_reg_6186;
wire   [7:0] tmp_59_fu_3735_p1;
reg   [7:0] tmp_59_reg_6191;
wire   [8:0] flag_d_max8_3_3_fu_3757_p3;
reg   [8:0] flag_d_max8_3_3_reg_6196;
wire   [31:0] flag_d_max8_3_2_fu_3769_p3;
reg   [31:0] flag_d_max8_3_2_reg_6202;
wire   [8:0] tmp_76_fu_3776_p1;
reg   [8:0] tmp_76_reg_6207;
wire  signed [31:0] flag_d_assign_4_fu_3780_p1;
reg  signed [31:0] flag_d_assign_4_reg_6212;
wire   [31:0] grp_image_filter_reg_int_s_fu_717_ap_return;
reg   [31:0] flag_d_min8_5_reg_6218;
wire   [31:0] grp_image_filter_reg_int_s_fu_722_ap_return;
reg   [31:0] flag_d_max8_5_reg_6225;
wire   [7:0] a0_flag_d_min8_3_2_fu_3791_p3;
reg   [7:0] a0_flag_d_min8_3_2_reg_6232;
wire   [0:0] tmp_209_2_fu_3797_p2;
reg   [0:0] tmp_209_2_reg_6238;
wire   [8:0] b0_flag_d_max8_3_2_fu_3811_p3;
reg   [8:0] b0_flag_d_max8_3_2_reg_6243;
wire   [0:0] tmp_221_2_fu_3817_p2;
reg   [0:0] tmp_221_2_reg_6249;
wire   [7:0] flag_d_min8_5_3_fu_3844_p3;
reg   [7:0] flag_d_min8_5_3_reg_6254;
wire   [31:0] flag_d_min8_5_2_fu_3856_p3;
reg   [31:0] flag_d_min8_5_2_reg_6260;
wire   [7:0] tmp_62_fu_3863_p1;
reg   [7:0] tmp_62_reg_6265;
wire   [8:0] flag_d_max8_5_3_fu_3885_p3;
reg   [8:0] flag_d_max8_5_3_reg_6270;
wire   [31:0] flag_d_max8_5_2_fu_3897_p3;
reg   [31:0] flag_d_max8_5_2_reg_6276;
wire   [8:0] tmp_78_fu_3904_p1;
reg   [8:0] tmp_78_reg_6281;
wire  signed [31:0] flag_d_assign_6_fu_3908_p1;
reg  signed [31:0] flag_d_assign_6_reg_6286;
wire   [31:0] grp_image_filter_reg_int_s_fu_727_ap_return;
reg   [31:0] flag_d_min8_7_reg_6292;
wire   [31:0] grp_image_filter_reg_int_s_fu_732_ap_return;
reg   [31:0] flag_d_max8_7_reg_6299;
wire   [7:0] a0_2_flag_d_min8_5_2_fu_3919_p3;
reg   [7:0] a0_2_flag_d_min8_5_2_reg_6306;
wire   [0:0] tmp_209_3_fu_3925_p2;
reg   [0:0] tmp_209_3_reg_6312;
wire   [8:0] b0_2_flag_d_max8_5_2_fu_3939_p3;
reg   [8:0] b0_2_flag_d_max8_5_2_reg_6317;
wire   [0:0] tmp_221_3_fu_3945_p2;
reg   [0:0] tmp_221_3_reg_6323;
wire   [7:0] flag_d_min8_7_3_fu_3972_p3;
reg   [7:0] flag_d_min8_7_3_reg_6328;
wire   [31:0] flag_d_min8_7_2_fu_3984_p3;
reg   [31:0] flag_d_min8_7_2_reg_6334;
wire   [7:0] tmp_64_fu_3991_p1;
reg   [7:0] tmp_64_reg_6339;
wire   [8:0] flag_d_max8_7_3_fu_4013_p3;
reg   [8:0] flag_d_max8_7_3_reg_6344;
wire   [31:0] flag_d_max8_7_2_fu_4025_p3;
reg   [31:0] flag_d_max8_7_2_reg_6350;
wire   [8:0] tmp_80_fu_4032_p1;
reg   [8:0] tmp_80_reg_6355;
wire  signed [31:0] flag_d_assign_8_fu_4036_p1;
reg  signed [31:0] flag_d_assign_8_reg_6360;
wire   [31:0] grp_image_filter_reg_int_s_fu_737_ap_return;
reg   [31:0] flag_d_min8_9_reg_6366;
wire   [31:0] grp_image_filter_reg_int_s_fu_742_ap_return;
reg   [31:0] flag_d_max8_9_reg_6373;
wire   [7:0] a0_3_flag_d_min8_7_2_fu_4047_p3;
reg   [7:0] a0_3_flag_d_min8_7_2_reg_6380;
wire   [0:0] tmp_209_4_fu_4053_p2;
reg   [0:0] tmp_209_4_reg_6386;
wire   [8:0] b0_3_flag_d_max8_7_2_fu_4067_p3;
reg   [8:0] b0_3_flag_d_max8_7_2_reg_6391;
wire   [0:0] tmp_221_4_fu_4073_p2;
reg   [0:0] tmp_221_4_reg_6397;
wire   [7:0] flag_d_min8_9_3_fu_4100_p3;
reg   [7:0] flag_d_min8_9_3_reg_6402;
wire   [31:0] flag_d_min8_9_2_fu_4112_p3;
reg   [31:0] flag_d_min8_9_2_reg_6408;
wire   [7:0] tmp_66_fu_4119_p1;
reg   [7:0] tmp_66_reg_6413;
wire   [8:0] flag_d_max8_9_3_fu_4141_p3;
reg   [8:0] flag_d_max8_9_3_reg_6418;
wire   [31:0] flag_d_max8_9_2_fu_4153_p3;
reg   [31:0] flag_d_max8_9_2_reg_6424;
wire   [8:0] tmp_82_fu_4160_p1;
reg   [8:0] tmp_82_reg_6429;
wire  signed [31:0] flag_d_assign_10_fu_4164_p1;
reg  signed [31:0] flag_d_assign_10_reg_6434;
wire   [31:0] grp_image_filter_reg_int_s_fu_747_ap_return;
reg   [31:0] tmp_211_s_reg_6440;
wire   [31:0] grp_image_filter_reg_int_s_fu_752_ap_return;
reg   [31:0] tmp_226_s_reg_6447;
wire   [7:0] a0_4_flag_d_min8_9_2_fu_4175_p3;
reg   [7:0] a0_4_flag_d_min8_9_2_reg_6454;
wire   [0:0] tmp_209_5_fu_4181_p2;
reg   [0:0] tmp_209_5_reg_6460;
wire   [8:0] b0_4_flag_d_max8_9_2_fu_4195_p3;
reg   [8:0] b0_4_flag_d_max8_9_2_reg_6465;
wire   [0:0] tmp_221_5_fu_4201_p2;
reg   [0:0] tmp_221_5_reg_6471;
wire   [7:0] a0_5_fu_4228_p3;
reg   [7:0] a0_5_reg_6476;
wire   [31:0] tmp_232_5_fu_4240_p3;
reg   [31:0] tmp_232_5_reg_6482;
wire   [7:0] tmp_68_fu_4247_p1;
reg   [7:0] tmp_68_reg_6487;
wire   [8:0] b0_5_fu_4269_p3;
reg   [8:0] b0_5_reg_6492;
wire   [31:0] tmp_239_5_fu_4281_p3;
reg   [31:0] tmp_239_5_reg_6498;
wire   [8:0] tmp_84_fu_4288_p1;
reg   [8:0] tmp_84_reg_6503;
wire  signed [31:0] flag_d_assign_12_fu_4292_p1;
reg  signed [31:0] flag_d_assign_12_reg_6508;
wire   [31:0] grp_image_filter_reg_int_s_fu_757_ap_return;
reg   [31:0] tmp_211_1_reg_6514;
wire   [31:0] grp_image_filter_reg_int_s_fu_762_ap_return;
reg   [31:0] tmp_226_1_reg_6521;
wire   [7:0] a0_5_tmp_232_5_fu_4303_p3;
reg   [7:0] a0_5_tmp_232_5_reg_6528;
wire   [0:0] tmp_209_6_fu_4309_p2;
reg   [0:0] tmp_209_6_reg_6534;
wire   [8:0] b0_5_tmp_239_5_fu_4323_p3;
reg   [8:0] b0_5_tmp_239_5_reg_6539;
wire   [0:0] tmp_221_6_fu_4329_p2;
reg   [0:0] tmp_221_6_reg_6545;
wire   [7:0] a0_6_fu_4356_p3;
reg   [7:0] a0_6_reg_6550;
wire   [31:0] tmp_232_6_fu_4368_p3;
reg   [31:0] tmp_232_6_reg_6556;
wire   [7:0] tmp_70_fu_4375_p1;
reg   [7:0] tmp_70_reg_6561;
wire   [8:0] b0_6_fu_4397_p3;
reg   [8:0] b0_6_reg_6566;
wire   [31:0] tmp_239_6_fu_4409_p3;
reg   [31:0] tmp_239_6_reg_6572;
wire   [8:0] tmp_86_fu_4416_p1;
reg   [8:0] tmp_86_reg_6577;
wire  signed [31:0] flag_d_assign_14_fu_4420_p1;
reg  signed [31:0] flag_d_assign_14_reg_6582;
wire   [31:0] grp_image_filter_reg_int_s_fu_767_ap_return;
reg   [31:0] tmp_211_2_reg_6588;
wire   [31:0] grp_image_filter_reg_int_s_fu_772_ap_return;
reg   [31:0] tmp_226_2_reg_6595;
wire   [7:0] a0_6_tmp_232_6_fu_4431_p3;
reg   [7:0] a0_6_tmp_232_6_reg_6602;
wire   [0:0] tmp_209_7_fu_4437_p2;
reg   [0:0] tmp_209_7_reg_6608;
wire   [8:0] b0_6_tmp_239_6_fu_4451_p3;
reg   [8:0] b0_6_tmp_239_6_reg_6613;
wire   [0:0] tmp_221_7_fu_4457_p2;
reg   [0:0] tmp_221_7_reg_6619;
wire   [7:0] a0_7_fu_4484_p3;
reg   [7:0] a0_7_reg_6624;
wire   [31:0] tmp_232_7_fu_4496_p3;
reg   [31:0] tmp_232_7_reg_6630;
wire   [7:0] tmp_72_fu_4503_p1;
reg   [7:0] tmp_72_reg_6635;
wire   [8:0] b0_7_fu_4525_p3;
reg   [8:0] b0_7_reg_6640;
wire   [31:0] tmp_239_7_fu_4537_p3;
reg   [31:0] tmp_239_7_reg_6645;
wire   [7:0] tmp_88_fu_4544_p1;
reg   [7:0] tmp_88_reg_6650;
wire   [7:0] tmp_89_fu_4548_p1;
reg   [7:0] tmp_89_reg_6655;
wire   [7:0] a0_7_tmp_232_7_fu_4560_p3;
reg   [7:0] a0_7_tmp_232_7_reg_6660;
wire   [7:0] tmp_27_fu_4580_p2;
reg   [7:0] tmp_27_reg_6666;
reg   [10:0] core_buf_val_0_V_addr_reg_6672;
reg   [10:0] core_buf_val_1_V_addr_reg_6678;
wire  signed [7:0] phitmp2_fu_4602_p2;
reg  signed [7:0] phitmp2_reg_6684;
wire   [0:0] tmp_30_fu_4608_p2;
reg   [0:0] tmp_30_reg_6689;
wire   [0:0] tmp_242_2_fu_4670_p2;
reg   [0:0] tmp_242_2_reg_6694;
wire   [0:0] tmp_245_2_fu_4688_p2;
reg   [0:0] tmp_245_2_reg_6699;
wire   [0:0] tmp_33_fu_4694_p2;
reg   [0:0] tmp_33_reg_6704;
wire   [0:0] tmp_34_fu_4700_p2;
reg   [0:0] tmp_34_reg_6709;
wire   [0:0] tmp19_fu_4706_p2;
reg   [0:0] tmp19_reg_6714;
wire   [0:0] tmp20_fu_4717_p2;
reg   [0:0] tmp20_reg_6719;
wire   [0:0] tmp24_fu_4722_p2;
reg   [0:0] tmp24_reg_6724;
wire   [0:0] tmp_35_fu_4790_p2;
reg   [0:0] tmp_35_reg_6729;
wire   [10:0] k_buf_val_0_V_address0;
reg    k_buf_val_0_V_ce0;
wire   [7:0] k_buf_val_0_V_q0;
wire   [10:0] k_buf_val_0_V_address1;
reg    k_buf_val_0_V_ce1;
reg    k_buf_val_0_V_we1;
wire   [7:0] k_buf_val_0_V_d1;
wire   [10:0] k_buf_val_1_V_address0;
reg    k_buf_val_1_V_ce0;
wire   [7:0] k_buf_val_1_V_q0;
wire   [10:0] k_buf_val_1_V_address1;
reg    k_buf_val_1_V_ce1;
reg    k_buf_val_1_V_we1;
wire   [7:0] k_buf_val_1_V_d1;
wire   [10:0] k_buf_val_2_V_address0;
reg    k_buf_val_2_V_ce0;
wire   [7:0] k_buf_val_2_V_q0;
wire   [10:0] k_buf_val_2_V_address1;
reg    k_buf_val_2_V_ce1;
reg    k_buf_val_2_V_we1;
wire   [7:0] k_buf_val_2_V_d1;
wire   [10:0] k_buf_val_3_V_address0;
reg    k_buf_val_3_V_ce0;
wire   [7:0] k_buf_val_3_V_q0;
wire   [10:0] k_buf_val_3_V_address1;
reg    k_buf_val_3_V_ce1;
reg    k_buf_val_3_V_we1;
wire   [7:0] k_buf_val_3_V_d1;
wire   [10:0] k_buf_val_4_V_address0;
reg    k_buf_val_4_V_ce0;
wire   [7:0] k_buf_val_4_V_q0;
wire   [10:0] k_buf_val_4_V_address1;
reg    k_buf_val_4_V_ce1;
reg    k_buf_val_4_V_we1;
wire   [7:0] k_buf_val_4_V_d1;
wire   [10:0] k_buf_val_5_V_address0;
reg    k_buf_val_5_V_ce0;
wire   [7:0] k_buf_val_5_V_q0;
wire   [10:0] k_buf_val_5_V_address1;
reg    k_buf_val_5_V_ce1;
reg    k_buf_val_5_V_we1;
wire   [7:0] k_buf_val_5_V_d1;
wire   [10:0] core_buf_val_0_V_address0;
reg    core_buf_val_0_V_ce0;
wire   [7:0] core_buf_val_0_V_q0;
wire   [10:0] core_buf_val_0_V_address1;
reg    core_buf_val_0_V_ce1;
reg    core_buf_val_0_V_we1;
wire   [7:0] core_buf_val_0_V_d1;
wire   [10:0] core_buf_val_1_V_address0;
reg    core_buf_val_1_V_ce0;
wire   [7:0] core_buf_val_1_V_q0;
wire   [10:0] core_buf_val_1_V_address1;
reg    core_buf_val_1_V_ce1;
reg    core_buf_val_1_V_we1;
wire   [7:0] core_buf_val_1_V_d1;
wire   [31:0] grp_image_filter_reg_int_s_fu_537_in_r;
reg    grp_image_filter_reg_int_s_fu_537_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_542_in_r;
reg    grp_image_filter_reg_int_s_fu_542_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_547_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_547_ap_return;
reg    grp_image_filter_reg_int_s_fu_547_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_552_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_552_ap_return;
reg    grp_image_filter_reg_int_s_fu_552_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_557_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_557_ap_return;
reg    grp_image_filter_reg_int_s_fu_557_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_562_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_562_ap_return;
reg    grp_image_filter_reg_int_s_fu_562_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_567_in_r;
reg    grp_image_filter_reg_int_s_fu_567_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_572_in_r;
reg    grp_image_filter_reg_int_s_fu_572_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_577_in_r;
reg    grp_image_filter_reg_int_s_fu_577_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_582_in_r;
reg    grp_image_filter_reg_int_s_fu_582_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_587_in_r;
reg    grp_image_filter_reg_int_s_fu_587_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_592_in_r;
reg    grp_image_filter_reg_int_s_fu_592_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_597_in_r;
reg    grp_image_filter_reg_int_s_fu_597_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_602_in_r;
reg    grp_image_filter_reg_int_s_fu_602_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_607_in_r;
reg    grp_image_filter_reg_int_s_fu_607_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_612_in_r;
reg    grp_image_filter_reg_int_s_fu_612_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_617_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_617_ap_return;
reg    grp_image_filter_reg_int_s_fu_617_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_622_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_622_ap_return;
reg    grp_image_filter_reg_int_s_fu_622_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_627_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_627_ap_return;
reg    grp_image_filter_reg_int_s_fu_627_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_632_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_632_ap_return;
reg    grp_image_filter_reg_int_s_fu_632_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_637_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_637_ap_return;
reg    grp_image_filter_reg_int_s_fu_637_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_642_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_642_ap_return;
reg    grp_image_filter_reg_int_s_fu_642_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_647_in_r;
reg    grp_image_filter_reg_int_s_fu_647_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_652_in_r;
reg    grp_image_filter_reg_int_s_fu_652_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_657_in_r;
reg    grp_image_filter_reg_int_s_fu_657_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_662_in_r;
reg    grp_image_filter_reg_int_s_fu_662_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_667_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_667_ap_return;
reg    grp_image_filter_reg_int_s_fu_667_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_672_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_672_ap_return;
reg    grp_image_filter_reg_int_s_fu_672_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_677_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_677_ap_return;
reg    grp_image_filter_reg_int_s_fu_677_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_682_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_682_ap_return;
reg    grp_image_filter_reg_int_s_fu_682_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_687_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_687_ap_return;
reg    grp_image_filter_reg_int_s_fu_687_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_692_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_692_ap_return;
reg    grp_image_filter_reg_int_s_fu_692_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_697_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_697_ap_return;
reg    grp_image_filter_reg_int_s_fu_697_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_702_in_r;
wire   [31:0] grp_image_filter_reg_int_s_fu_702_ap_return;
reg    grp_image_filter_reg_int_s_fu_702_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_707_in_r;
reg    grp_image_filter_reg_int_s_fu_707_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_712_in_r;
reg    grp_image_filter_reg_int_s_fu_712_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_717_in_r;
reg    grp_image_filter_reg_int_s_fu_717_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_722_in_r;
reg    grp_image_filter_reg_int_s_fu_722_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_727_in_r;
reg    grp_image_filter_reg_int_s_fu_727_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_732_in_r;
reg    grp_image_filter_reg_int_s_fu_732_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_737_in_r;
reg    grp_image_filter_reg_int_s_fu_737_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_742_in_r;
reg    grp_image_filter_reg_int_s_fu_742_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_747_in_r;
reg    grp_image_filter_reg_int_s_fu_747_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_752_in_r;
reg    grp_image_filter_reg_int_s_fu_752_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_757_in_r;
reg    grp_image_filter_reg_int_s_fu_757_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_762_in_r;
reg    grp_image_filter_reg_int_s_fu_762_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_767_in_r;
reg    grp_image_filter_reg_int_s_fu_767_ap_ce;
wire   [31:0] grp_image_filter_reg_int_s_fu_772_in_r;
reg    grp_image_filter_reg_int_s_fu_772_ap_ce;
reg   [10:0] p_s_reg_500;
reg    ap_sig_cseq_ST_st39_fsm_3;
reg    ap_sig_bdd_2037;
reg   [10:0] p_1_phi_fu_515_p4;
wire   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it0;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it1;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it2;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it3;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it4;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it5;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it6;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it7;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it8;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it9;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it10;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it11;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it12;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it13;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it14;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it15;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it16;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it17;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it18;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it19;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it20;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it21;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it22;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it23;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it24;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it25;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it26;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it27;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it28;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it29;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it30;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it31;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it32;
reg   [7:0] ap_reg_phiprechg_core_1_reg_523pp0_it33;
reg   [7:0] core_1_phi_fu_527_p6;
wire   [63:0] tmp_s_fu_862_p1;
wire   [63:0] tmp_2_fu_4586_p1;
reg   [15:0] core_win_val_2_V_1_fu_128;
wire   [15:0] core_win_val_2_V_2_cast_fu_4648_p1;
reg   [15:0] core_win_val_2_V_0_fu_132;
reg   [15:0] core_win_val_1_V_1_fu_136;
wire   [15:0] core_win_val_1_V_2_fu_4618_p1;
reg   [15:0] core_win_val_1_V_0_fu_140;
reg   [15:0] core_win_val_0_V_1_fu_144;
wire   [15:0] core_win_val_0_V_2_fu_4614_p1;
reg   [15:0] core_win_val_0_V_0_fu_148;
reg   [7:0] win_val_0_V_2_fu_152;
reg   [7:0] win_val_0_V_2_1_fu_156;
reg   [7:0] win_val_0_V_3_fu_160;
reg   [7:0] win_val_0_V_4_fu_164;
reg   [7:0] win_val_0_V_5_fu_168;
reg   [7:0] win_val_1_V_1_fu_172;
reg   [7:0] win_val_1_V_1_1_fu_176;
reg   [7:0] win_val_1_V_2_fu_180;
reg   [7:0] win_val_1_V_3_fu_184;
reg   [7:0] win_val_1_V_4_fu_188;
reg   [7:0] win_val_1_V_5_fu_192;
reg   [7:0] win_val_2_V_0_fu_196;
reg   [7:0] win_val_2_V_0_1_fu_200;
reg   [7:0] win_val_2_V_1_fu_204;
reg   [7:0] win_val_2_V_2_fu_208;
reg   [7:0] win_val_2_V_3_fu_212;
reg   [7:0] win_val_2_V_4_fu_216;
reg   [7:0] win_val_2_V_5_fu_220;
reg   [7:0] win_val_3_V_0_fu_224;
reg   [7:0] win_val_3_V_0_1_fu_228;
reg   [7:0] win_val_3_V_1_fu_232;
reg   [7:0] win_val_3_V_2_fu_236;
reg   [7:0] win_val_3_V_3_fu_240;
reg   [7:0] win_val_3_V_4_fu_244;
reg   [7:0] win_val_3_V_5_fu_248;
reg   [7:0] win_val_4_V_0_fu_252;
reg   [7:0] win_val_4_V_0_1_fu_256;
reg   [7:0] win_val_4_V_1_fu_260;
reg   [7:0] win_val_4_V_2_fu_264;
reg   [7:0] win_val_4_V_3_fu_268;
reg   [7:0] win_val_4_V_4_fu_272;
reg   [7:0] win_val_4_V_5_fu_276;
reg   [7:0] win_val_5_V_1_fu_280;
reg   [7:0] win_val_5_V_1_1_fu_284;
reg   [7:0] win_val_5_V_2_fu_288;
reg   [7:0] win_val_5_V_3_fu_292;
reg   [7:0] win_val_5_V_4_fu_296;
reg   [7:0] win_val_5_V_5_fu_300;
reg   [7:0] win_val_6_V_2_fu_304;
reg   [7:0] win_val_6_V_2_1_fu_308;
reg   [7:0] win_val_6_V_3_fu_312;
reg   [7:0] win_val_6_V_4_fu_316;
reg   [7:0] win_val_6_V_5_fu_320;
wire   [7:0] core_win_val_2_V_2_fu_4640_p3;
wire   [8:0] tmp_39_fu_825_p4;
wire   [0:0] tmp_9_fu_852_p2;
wire   [0:0] tmp_7_fu_872_p2;
wire   [8:0] tmp_90_fu_883_p4;
wire   [0:0] icmp1_fu_893_p2;
wire   [8:0] lhs_V_fu_1278_p1;
wire   [8:0] rhs_V_fu_1282_p1;
wire   [8:0] rhs_V_1_fu_1292_p1;
wire   [0:0] tmp_10_fu_1302_p2;
wire   [0:0] tmp_11_fu_1308_p2;
wire   [8:0] rhs_V_s_fu_1328_p1;
wire   [8:0] rhs_V_1_1_fu_1338_p1;
wire   [0:0] tmp_176_1_fu_1348_p2;
wire   [0:0] tmp_177_1_fu_1354_p2;
wire   [8:0] rhs_V_2_fu_1374_p1;
wire   [8:0] rhs_V_1_2_fu_1384_p1;
wire   [0:0] tmp_176_2_fu_1394_p2;
wire   [0:0] tmp_177_2_fu_1400_p2;
wire   [8:0] rhs_V_3_fu_1420_p1;
wire   [8:0] rhs_V_1_3_fu_1430_p1;
wire   [0:0] tmp_176_3_fu_1440_p2;
wire   [0:0] tmp_177_3_fu_1446_p2;
wire   [8:0] rhs_V_4_fu_1466_p1;
wire   [8:0] rhs_V_1_4_fu_1476_p1;
wire   [8:0] rhs_V_5_fu_1498_p1;
wire   [8:0] rhs_V_1_5_fu_1508_p1;
wire   [8:0] rhs_V_6_fu_1530_p1;
wire   [8:0] rhs_V_1_6_fu_1540_p1;
wire   [8:0] rhs_V_7_fu_1562_p1;
wire   [8:0] rhs_V_1_7_fu_1572_p1;
wire   [0:0] tmp_13_fu_1600_p2;
wire   [0:0] tmp_14_fu_1605_p2;
wire   [0:0] tmp_41_fu_1618_p2;
wire   [1:0] phitmp3_fu_1610_p3;
wire   [0:0] tmp_48_fu_1677_p2;
wire   [1:0] phitmp_4_fu_1670_p3;
wire   [0:0] tmp_50_fu_1696_p2;
wire   [1:0] phitmp_5_fu_1689_p3;
wire   [0:0] tmp_52_fu_1715_p2;
wire   [1:0] phitmp_6_fu_1708_p3;
wire   [0:0] tmp_54_fu_1734_p2;
wire   [1:0] phitmp_7_fu_1727_p3;
wire   [1:0] flag_val_V_assign_load_1_1_fu_1632_p3;
wire   [0:0] tmp_181_0_not_fu_1746_p2;
wire   [1:0] flag_val_V_assign_load_1_2_fu_1648_p3;
wire   [0:0] tmp_183_1_fu_1770_p2;
wire   [0:0] tmp_181_1_not_fu_1764_p2;
wire   [1:0] flag_val_V_assign_load_1_4_fu_1664_p3;
wire   [0:0] tmp_183_2_fu_1788_p2;
wire   [0:0] tmp_181_2_not_fu_1782_p2;
wire   [1:0] flag_val_V_assign_load_1_6_fu_1681_p3;
wire   [0:0] tmp_183_3_fu_1806_p2;
wire   [0:0] tmp_181_3_not_fu_1800_p2;
wire   [1:0] flag_val_V_assign_load_1_8_fu_1700_p3;
wire   [0:0] tmp_183_4_fu_1824_p2;
wire   [0:0] tmp_181_4_not_fu_1818_p2;
wire   [1:0] flag_val_V_assign_load_1_11_fu_1719_p3;
wire   [0:0] tmp_43_fu_1913_p2;
wire   [1:0] phitmp1_1_fu_1906_p3;
wire   [0:0] tmp_45_fu_1932_p2;
wire   [1:0] phitmp1_2_fu_1925_p3;
wire   [0:0] tmp_182_3_fu_1944_p2;
wire   [0:0] tmp_184_3_fu_1949_p2;
wire   [0:0] tmp_47_fu_1962_p2;
wire   [1:0] phitmp1_3_fu_1954_p3;
wire   [0:0] tmp_17_fu_2016_p2;
wire   [3:0] phitmp42_op_cast_cast_cast_fu_2009_p3;
wire   [3:0] count_1_i_2_op_op_fu_2004_p3;
wire   [0:0] or_cond3_fu_2000_p2;
wire   [0:0] tmp_18_fu_2036_p2;
wire   [3:0] phitmp3_cast_cast_cast_fu_2028_p3;
wire   [3:0] count_1_i_4_op_fu_2020_p3;
wire   [0:0] tmp_183_7_fu_2054_p2;
wire   [0:0] tmp_181_7_not_fu_2050_p2;
wire   [1:0] flag_val_V_assign_load_1_9_fu_1917_p3;
wire   [0:0] tmp_181_8_fu_2073_p2;
wire   [0:0] tmp_49_fu_2111_p2;
wire   [1:0] phitmp1_4_fu_2104_p3;
wire   [0:0] tmp_51_fu_2130_p2;
wire   [1:0] phitmp1_5_fu_2123_p3;
wire   [0:0] tmp_182_6_fu_2142_p2;
wire   [0:0] tmp_184_6_fu_2147_p2;
wire   [0:0] tmp_53_fu_2160_p2;
wire   [1:0] phitmp1_6_fu_2152_p3;
wire   [0:0] tmp_185_7_fu_2184_p2;
wire   [3:0] count_8_fu_2200_p2;
wire   [0:0] tmp_185_8_fu_2205_p2;
wire   [0:0] not_or_cond1_fu_2216_p2;
wire   [3:0] phitmp4_fu_2211_p2;
wire   [3:0] count_1_i_8_fu_2227_p3;
wire   [0:0] not_or_cond2_demorgan_fu_2244_p2;
wire   [0:0] tmp_185_9_fu_2238_p2;
wire   [0:0] not_or_cond2_fu_2248_p2;
wire   [0:0] or_cond12_fu_2234_p2;
wire   [0:0] tmp_181_s_fu_2268_p2;
wire   [0:0] tmp_183_s_fu_2272_p2;
wire   [0:0] or_cond13_fu_2277_p2;
wire   [3:0] phitmp5_fu_2283_p2;
wire   [1:0] flag_val_V_assign_load_1_7_fu_2115_p3;
wire   [0:0] tmp_181_1_fu_2303_p2;
wire   [0:0] tmp_183_8_fu_2308_p2;
wire   [0:0] iscorner_2_i_7_fu_2194_p2;
wire   [0:0] p_iscorner_0_i_8_fu_2221_p2;
wire   [0:0] tmp_55_fu_2350_p2;
wire   [1:0] phitmp1_7_fu_2343_p3;
wire   [3:0] count_s_fu_2362_p2;
wire   [0:0] tmp_185_s_fu_2367_p2;
wire   [0:0] not_or_cond3_fu_2373_p2;
wire   [0:0] tmp_185_1_fu_2384_p2;
wire   [0:0] not_or_cond4_fu_2389_p2;
wire   [3:0] count_1_i_1_fu_2400_p3;
wire   [3:0] count_1_fu_2410_p2;
wire   [0:0] not_or_cond12_demorgan_fu_2428_p2;
wire   [0:0] tmp_185_2_fu_2416_p2;
wire   [0:0] not_or_cond12_fu_2432_p2;
wire   [0:0] or_cond15_fu_2406_p2;
wire   [3:0] phitmp6_fu_2422_p2;
wire   [0:0] tmp_181_3_fu_2452_p2;
wire   [0:0] tmp_183_11_fu_2456_p2;
wire   [3:0] count_1_i_2_fu_2444_p3;
wire   [0:0] or_cond16_fu_2461_p2;
wire   [1:0] flag_val_V_assign_load_1_14_fu_2354_p3;
wire   [0:0] tmp_181_4_fu_2487_p2;
wire   [0:0] tmp_183_12_fu_2492_p2;
wire   [0:0] tmp_181_5_fu_2509_p2;
wire   [0:0] p_iscorner_0_i_s_fu_2378_p2;
wire   [0:0] not_or_cond13_fu_2524_p2;
wire   [4:0] count_1_i_3_cast_fu_2534_p1;
wire   [4:0] count_2_fu_2537_p2;
wire   [0:0] tmp_185_4_fu_2543_p2;
wire   [0:0] not_or_cond14_fu_2555_p2;
wire   [4:0] phitmp7_fu_2549_p2;
wire   [4:0] count_1_i_4_fu_2566_p3;
wire   [0:0] tmp_185_5_fu_2573_p2;
wire   [0:0] not_or_cond15_fu_2579_p2;
wire   [4:0] count_1_i_5_fu_2590_p3;
wire   [0:0] p_iscorner_0_i_3_fu_2529_p2;
wire   [0:0] p_iscorner_0_i_4_fu_2560_p2;
wire   [0:0] tmp_185_6_fu_2623_p2;
wire   [0:0] not_or_cond5_fu_2628_p2;
wire   [4:0] count_1_i_10_fu_2639_p3;
wire   [0:0] tmp_185_10_fu_2645_p2;
wire   [0:0] not_or_cond6_fu_2651_p2;
wire   [4:0] count_1_i_11_fu_2662_p3;
wire   [4:0] phitmp9_fu_2675_p2;
wire   [0:0] tmp7_fu_2688_p2;
wire   [0:0] p_iscorner_0_i_6_fu_2633_p2;
wire   [0:0] tmp_185_11_fu_2702_p2;
wire   [0:0] not_or_cond7_fu_2707_p2;
wire   [0:0] tmp_185_12_fu_2718_p2;
wire   [0:0] not_or_cond8_fu_2723_p2;
wire   [4:0] count_1_i_13_fu_2734_p3;
wire   [4:0] count_5_fu_2740_p2;
wire   [4:0] phitmp10_fu_2752_p2;
wire   [0:0] p_iscorner_0_i_10_fu_2712_p2;
wire   [0:0] not_or_cond9_fu_2770_p2;
wire   [0:0] tmp_185_14_fu_2780_p2;
wire   [0:0] not_or_cond10_fu_2785_p2;
wire   [4:0] count_1_i_15_fu_2796_p3;
wire   [4:0] count_6_fu_2802_p2;
wire   [4:0] phitmp_fu_2814_p2;
wire   [0:0] p_iscorner_0_i_12_fu_2775_p2;
wire   [0:0] p_iscorner_0_i_14_fu_2845_p2;
wire   [0:0] p_iscorner_0_i_15_fu_2849_p2;
wire   [0:0] tmp17_fu_2853_p2;
wire   [0:0] tmp16_fu_2859_p2;
wire   [0:0] tmp10_fu_2869_p2;
wire   [0:0] tmp_188_1_fu_2878_p2;
wire   [8:0] tmp_193_1_fu_2882_p3;
wire   [0:0] tmp_195_1_fu_2893_p2;
wire   [8:0] tmp_203_1_fu_2897_p3;
wire   [0:0] tmp_188_3_fu_2908_p2;
wire   [8:0] tmp_193_3_fu_2912_p3;
wire   [0:0] tmp_195_3_fu_2923_p2;
wire   [8:0] tmp_203_3_fu_2927_p3;
wire   [0:0] tmp_188_5_fu_2938_p2;
wire   [8:0] tmp_193_5_fu_2942_p3;
wire   [0:0] tmp_195_5_fu_2953_p2;
wire   [8:0] tmp_203_5_fu_2957_p3;
wire   [0:0] tmp_188_7_fu_2968_p2;
wire   [8:0] tmp_193_7_fu_2972_p3;
wire   [0:0] tmp_195_7_fu_2983_p2;
wire   [8:0] tmp_203_7_fu_2987_p3;
wire   [0:0] tmp_192_1_fu_2998_p2;
wire   [0:0] tmp_202_1_fu_3013_p2;
wire   [0:0] tmp_192_3_fu_3028_p2;
wire   [0:0] tmp_202_3_fu_3042_p2;
wire   [0:0] tmp_192_5_fu_3056_p2;
wire   [0:0] tmp_202_5_fu_3071_p2;
wire   [0:0] tmp_188_9_fu_3086_p2;
wire   [8:0] tmp_193_9_fu_3090_p3;
wire   [0:0] tmp_195_9_fu_3101_p2;
wire   [8:0] tmp_203_9_fu_3105_p3;
wire   [0:0] tmp_199_1_fu_3116_p2;
wire   [0:0] tmp_212_1_fu_3131_p2;
wire   [0:0] tmp_188_s_fu_3149_p2;
wire   [8:0] tmp_193_s_fu_3153_p3;
wire   [0:0] tmp_195_s_fu_3164_p2;
wire   [8:0] tmp_203_s_fu_3168_p3;
wire   [0:0] tmp_188_2_fu_3179_p2;
wire   [8:0] tmp_193_2_fu_3183_p3;
wire   [0:0] tmp_195_2_fu_3194_p2;
wire   [8:0] tmp_203_2_fu_3198_p3;
wire   [0:0] tmp_188_4_fu_3209_p2;
wire   [8:0] tmp_193_4_fu_3213_p3;
wire   [0:0] tmp_195_4_fu_3224_p2;
wire   [8:0] tmp_203_4_fu_3228_p3;
wire   [0:0] tmp_192_7_fu_3239_p2;
wire   [0:0] tmp_202_7_fu_3252_p2;
wire   [0:0] tmp_192_9_fu_3280_p2;
wire   [0:0] tmp_202_9_fu_3293_p2;
wire   [0:0] tmp_192_s_fu_3306_p2;
wire   [0:0] tmp_202_s_fu_3321_p2;
wire   [0:0] tmp_192_2_fu_3336_p2;
wire   [0:0] tmp_202_2_fu_3351_p2;
wire   [0:0] tmp_192_4_fu_3366_p2;
wire   [0:0] tmp_202_4_fu_3379_p2;
wire   [0:0] tmp_199_3_fu_3392_p2;
wire   [0:0] tmp_212_3_fu_3407_p2;
wire   [31:0] flag_d_min8_1_0_flag_d_assign_s_fu_3422_p3;
wire   [0:0] tmp_20_fu_3431_p2;
wire   [7:0] tmp_56_fu_3427_p1;
wire  signed [31:0] flag_d_assign_9_fu_3277_p1;
wire   [0:0] tmp_21_fu_3445_p2;
wire   [31:0] flag_d_max8_1_1_fu_3461_p3;
wire   [0:0] tmp_24_fu_3470_p2;
wire   [8:0] tmp_73_fu_3466_p1;
wire   [0:0] tmp_25_fu_3484_p2;
wire   [0:0] tmp_199_5_fu_3503_p2;
wire   [0:0] tmp_212_5_fu_3515_p2;
wire   [0:0] tmp_199_7_fu_3527_p2;
wire   [0:0] tmp_212_7_fu_3539_p2;
wire   [0:0] tmp_199_9_fu_3551_p2;
wire   [0:0] tmp_212_9_fu_3565_p2;
wire   [0:0] tmp_199_s_fu_3579_p2;
wire   [0:0] tmp_212_s_fu_3593_p2;
wire   [0:0] tmp_199_2_fu_3607_p2;
wire   [0:0] tmp_212_2_fu_3619_p2;
wire   [0:0] tmp_199_4_fu_3631_p2;
wire   [0:0] tmp_212_4_fu_3643_p2;
wire   [31:0] p_flag_d_min8_1_0_flag_d_assign_1_fu_3655_p1;
wire   [0:0] tmp_22_fu_3658_p2;
wire  signed [31:0] b0_cast_fu_3675_p1;
wire   [0:0] tmp_26_fu_3678_p2;
wire   [31:0] flag_d_min8_3_1_fu_3701_p3;
wire   [31:0] sel_SEBB_cast_fu_3698_p1;
wire   [0:0] tmp_217_1_fu_3710_p2;
wire   [7:0] tmp_58_fu_3706_p1;
wire  signed [31:0] flag_d_assign_11_fu_3695_p1;
wire   [0:0] tmp_231_1_fu_3723_p2;
wire   [31:0] flag_d_max8_3_1_fu_3742_p3;
wire  signed [31:0] b0_flag_d_max8_1_2_cast_fu_3739_p1;
wire   [0:0] tmp_228_1_fu_3751_p2;
wire   [8:0] tmp_75_fu_3747_p1;
wire   [0:0] tmp_236_1_fu_3764_p2;
wire   [31:0] a0_cast_fu_3783_p1;
wire   [0:0] tmp_233_1_fu_3786_p2;
wire  signed [31:0] b0_cast_63_fu_3803_p1;
wire   [0:0] tmp_240_1_fu_3806_p2;
wire   [31:0] flag_d_min8_5_1_fu_3829_p3;
wire   [31:0] a0_flag_d_min8_3_2_cast_fu_3826_p1;
wire   [0:0] tmp_217_2_fu_3838_p2;
wire   [7:0] tmp_61_fu_3834_p1;
wire  signed [31:0] flag_d_assign_13_fu_3823_p1;
wire   [0:0] tmp_231_2_fu_3851_p2;
wire   [31:0] flag_d_max8_5_1_fu_3870_p3;
wire  signed [31:0] b0_flag_d_max8_3_2_cast_fu_3867_p1;
wire   [0:0] tmp_228_2_fu_3879_p2;
wire   [8:0] tmp_77_fu_3875_p1;
wire   [0:0] tmp_236_2_fu_3892_p2;
wire   [31:0] a0_2_cast_fu_3911_p1;
wire   [0:0] tmp_233_2_fu_3914_p2;
wire  signed [31:0] b0_2_cast_fu_3931_p1;
wire   [0:0] tmp_240_2_fu_3934_p2;
wire   [31:0] flag_d_min8_7_1_fu_3957_p3;
wire   [31:0] a0_2_flag_d_min8_5_2_cast_fu_3954_p1;
wire   [0:0] tmp_217_3_fu_3966_p2;
wire   [7:0] tmp_63_fu_3962_p1;
wire  signed [31:0] flag_d_assign_15_fu_3951_p1;
wire   [0:0] tmp_231_3_fu_3979_p2;
wire   [31:0] flag_d_max8_7_1_fu_3998_p3;
wire  signed [31:0] b0_2_flag_d_max8_5_2_cast_fu_3995_p1;
wire   [0:0] tmp_228_3_fu_4007_p2;
wire   [8:0] tmp_79_fu_4003_p1;
wire   [0:0] tmp_236_3_fu_4020_p2;
wire   [31:0] a0_3_cast_fu_4039_p1;
wire   [0:0] tmp_233_3_fu_4042_p2;
wire  signed [31:0] b0_3_cast_fu_4059_p1;
wire   [0:0] tmp_240_3_fu_4062_p2;
wire   [31:0] flag_d_min8_9_1_fu_4085_p3;
wire   [31:0] a0_3_flag_d_min8_7_2_cast_fu_4082_p1;
wire   [0:0] tmp_217_4_fu_4094_p2;
wire   [7:0] tmp_65_fu_4090_p1;
wire  signed [31:0] flag_d_assign_1_fu_4079_p1;
wire   [0:0] tmp_231_4_fu_4107_p2;
wire   [31:0] flag_d_max8_9_1_fu_4126_p3;
wire  signed [31:0] b0_3_flag_d_max8_7_2_cast_fu_4123_p1;
wire   [0:0] tmp_228_4_fu_4135_p2;
wire   [8:0] tmp_81_fu_4131_p1;
wire   [0:0] tmp_236_4_fu_4148_p2;
wire   [31:0] a0_4_cast_fu_4167_p1;
wire   [0:0] tmp_233_4_fu_4170_p2;
wire  signed [31:0] b0_4_cast_fu_4187_p1;
wire   [0:0] tmp_240_4_fu_4190_p2;
wire   [31:0] tmp_216_5_fu_4213_p3;
wire   [31:0] a0_4_flag_d_min8_9_2_cast_fu_4210_p1;
wire   [0:0] tmp_217_5_fu_4222_p2;
wire   [7:0] tmp_67_fu_4218_p1;
wire  signed [31:0] flag_d_assign_3_fu_4207_p1;
wire   [0:0] tmp_231_5_fu_4235_p2;
wire   [31:0] tmp_227_5_fu_4254_p3;
wire  signed [31:0] b0_4_flag_d_max8_9_2_cast_fu_4251_p1;
wire   [0:0] tmp_228_5_fu_4263_p2;
wire   [8:0] tmp_83_fu_4259_p1;
wire   [0:0] tmp_236_5_fu_4276_p2;
wire   [31:0] a0_5_cast_fu_4295_p1;
wire   [0:0] tmp_233_5_fu_4298_p2;
wire  signed [31:0] b0_5_cast_fu_4315_p1;
wire   [0:0] tmp_240_5_fu_4318_p2;
wire   [31:0] tmp_216_6_fu_4341_p3;
wire   [31:0] a0_5_tmp_232_5_cast_fu_4338_p1;
wire   [0:0] tmp_217_6_fu_4350_p2;
wire   [7:0] tmp_69_fu_4346_p1;
wire  signed [31:0] flag_d_assign_5_fu_4335_p1;
wire   [0:0] tmp_231_6_fu_4363_p2;
wire   [31:0] tmp_227_6_fu_4382_p3;
wire  signed [31:0] b0_5_tmp_239_5_cast_fu_4379_p1;
wire   [0:0] tmp_228_6_fu_4391_p2;
wire   [8:0] tmp_85_fu_4387_p1;
wire   [0:0] tmp_236_6_fu_4404_p2;
wire   [31:0] a0_6_cast_fu_4423_p1;
wire   [0:0] tmp_233_6_fu_4426_p2;
wire  signed [31:0] b0_6_cast_fu_4443_p1;
wire   [0:0] tmp_240_6_fu_4446_p2;
wire   [31:0] tmp_216_7_fu_4469_p3;
wire   [31:0] a0_6_tmp_232_6_cast_fu_4466_p1;
wire   [0:0] tmp_217_7_fu_4478_p2;
wire   [7:0] tmp_71_fu_4474_p1;
wire  signed [31:0] flag_d_assign_7_fu_4463_p1;
wire   [0:0] tmp_231_7_fu_4491_p2;
wire   [31:0] tmp_227_7_fu_4510_p3;
wire  signed [31:0] b0_6_tmp_239_6_cast_fu_4507_p1;
wire   [0:0] tmp_228_7_fu_4519_p2;
wire   [8:0] tmp_87_fu_4515_p1;
wire   [0:0] tmp_236_7_fu_4532_p2;
wire   [31:0] a0_7_cast_fu_4552_p1;
wire   [0:0] tmp_233_7_fu_4555_p2;
wire  signed [31:0] b0_7_cast_fu_4566_p1;
wire   [0:0] tmp_240_7_fu_4569_p2;
wire   [7:0] tmp_60_fu_4574_p3;
wire   [0:0] tmp_28_fu_4592_p2;
wire   [7:0] tmp_102_v_fu_4596_p3;
wire   [0:0] tmp_29_fu_4652_p2;
wire   [0:0] tmp_31_fu_4658_p2;
wire   [0:0] tmp_242_1_fu_4664_p2;
wire   [0:0] tmp21_fu_4711_p2;
wire   [0:0] tmp_32_fu_4676_p2;
wire   [0:0] tmp_245_1_fu_4682_p2;
wire   [0:0] tmp26_fu_4775_p2;
wire   [0:0] tmp25_fu_4779_p2;
wire   [0:0] tmp23_fu_4771_p2;
wire   [0:0] tmp22_fu_4784_p2;
wire   [0:0] tmp18_fu_4767_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_sig_bdd_2113;
reg    ap_sig_bdd_250;
reg    ap_sig_bdd_2126;
reg    ap_sig_bdd_2070;


image_filter_FAST_t_opr_k_buf_val_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_0_V_address0 ),
    .ce0( k_buf_val_0_V_ce0 ),
    .q0( k_buf_val_0_V_q0 ),
    .address1( k_buf_val_0_V_address1 ),
    .ce1( k_buf_val_0_V_ce1 ),
    .we1( k_buf_val_0_V_we1 ),
    .d1( k_buf_val_0_V_d1 )
);

image_filter_FAST_t_opr_k_buf_val_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_1_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_1_V_address0 ),
    .ce0( k_buf_val_1_V_ce0 ),
    .q0( k_buf_val_1_V_q0 ),
    .address1( k_buf_val_1_V_address1 ),
    .ce1( k_buf_val_1_V_ce1 ),
    .we1( k_buf_val_1_V_we1 ),
    .d1( k_buf_val_1_V_d1 )
);

image_filter_FAST_t_opr_k_buf_val_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_2_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_2_V_address0 ),
    .ce0( k_buf_val_2_V_ce0 ),
    .q0( k_buf_val_2_V_q0 ),
    .address1( k_buf_val_2_V_address1 ),
    .ce1( k_buf_val_2_V_ce1 ),
    .we1( k_buf_val_2_V_we1 ),
    .d1( k_buf_val_2_V_d1 )
);

image_filter_FAST_t_opr_k_buf_val_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_3_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_3_V_address0 ),
    .ce0( k_buf_val_3_V_ce0 ),
    .q0( k_buf_val_3_V_q0 ),
    .address1( k_buf_val_3_V_address1 ),
    .ce1( k_buf_val_3_V_ce1 ),
    .we1( k_buf_val_3_V_we1 ),
    .d1( k_buf_val_3_V_d1 )
);

image_filter_FAST_t_opr_k_buf_val_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_4_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_4_V_address0 ),
    .ce0( k_buf_val_4_V_ce0 ),
    .q0( k_buf_val_4_V_q0 ),
    .address1( k_buf_val_4_V_address1 ),
    .ce1( k_buf_val_4_V_ce1 ),
    .we1( k_buf_val_4_V_we1 ),
    .d1( k_buf_val_4_V_d1 )
);

image_filter_FAST_t_opr_k_buf_val_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_val_5_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_val_5_V_address0 ),
    .ce0( k_buf_val_5_V_ce0 ),
    .q0( k_buf_val_5_V_q0 ),
    .address1( k_buf_val_5_V_address1 ),
    .ce1( k_buf_val_5_V_ce1 ),
    .we1( k_buf_val_5_V_we1 ),
    .d1( k_buf_val_5_V_d1 )
);

image_filter_FAST_t_opr_core_buf_val_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1927 ),
    .AddressWidth( 11 ))
core_buf_val_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( core_buf_val_0_V_address0 ),
    .ce0( core_buf_val_0_V_ce0 ),
    .q0( core_buf_val_0_V_q0 ),
    .address1( core_buf_val_0_V_address1 ),
    .ce1( core_buf_val_0_V_ce1 ),
    .we1( core_buf_val_0_V_we1 ),
    .d1( core_buf_val_0_V_d1 )
);

image_filter_FAST_t_opr_core_buf_val_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1927 ),
    .AddressWidth( 11 ))
core_buf_val_1_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( core_buf_val_1_V_address0 ),
    .ce0( core_buf_val_1_V_ce0 ),
    .q0( core_buf_val_1_V_q0 ),
    .address1( core_buf_val_1_V_address1 ),
    .ce1( core_buf_val_1_V_ce1 ),
    .we1( core_buf_val_1_V_we1 ),
    .d1( core_buf_val_1_V_d1 )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_537(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_537_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_537_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_537_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_542(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_542_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_542_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_542_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_547(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_547_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_547_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_547_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_552(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_552_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_552_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_552_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_557(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_557_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_557_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_557_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_562(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_562_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_562_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_562_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_567(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_567_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_567_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_567_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_572(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_572_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_572_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_572_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_577(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_577_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_577_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_577_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_582(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_582_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_582_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_582_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_587(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_587_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_587_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_587_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_592(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_592_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_592_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_592_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_597(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_597_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_597_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_597_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_602(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_602_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_602_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_602_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_607(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_607_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_607_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_607_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_612(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_612_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_612_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_612_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_617(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_617_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_617_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_617_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_622(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_622_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_622_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_622_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_627(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_627_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_627_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_627_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_632(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_632_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_632_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_632_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_637(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_637_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_637_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_637_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_642(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_642_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_642_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_642_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_647(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_647_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_647_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_647_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_652(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_652_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_652_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_652_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_657(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_657_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_657_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_657_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_662(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_662_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_662_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_662_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_667(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_667_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_667_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_667_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_672(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_672_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_672_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_672_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_677(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_677_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_677_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_677_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_682(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_682_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_682_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_682_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_687(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_687_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_687_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_687_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_692(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_692_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_692_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_692_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_697(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_697_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_697_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_697_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_702(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_702_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_702_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_702_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_707(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_707_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_707_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_707_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_712(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_712_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_712_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_712_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_717(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_717_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_717_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_717_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_722(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_722_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_722_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_722_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_727(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_727_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_727_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_727_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_732(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_732_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_732_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_732_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_737(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_737_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_737_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_737_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_742(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_742_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_742_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_742_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_747(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_747_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_747_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_747_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_752(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_752_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_752_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_752_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_757(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_757_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_757_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_757_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_762(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_762_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_762_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_762_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_767(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_767_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_767_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_767_ap_ce )
);

image_filter_reg_int_s grp_image_filter_reg_int_s_fu_772(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .in_r( grp_image_filter_reg_int_s_fu_772_in_r ),
    .ap_return( grp_image_filter_reg_int_s_fu_772_ap_return ),
    .ap_ce( grp_image_filter_reg_int_s_fu_772_ap_ce )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond1_fu_797_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & ~(ap_const_lv1_0 == exitcond_fu_841_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond1_fu_797_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond1_fu_797_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
                ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

/// ap_reg_ppiten_pp0_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

/// ap_reg_ppiten_pp0_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

/// ap_reg_ppiten_pp0_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

/// ap_reg_ppiten_pp0_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

/// ap_reg_ppiten_pp0_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

/// ap_reg_ppiten_pp0_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

/// ap_reg_ppiten_pp0_it32 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

/// ap_reg_ppiten_pp0_it33 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

/// ap_reg_ppiten_pp0_it34 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

/// ap_reg_ppiten_pp0_it35 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond1_fu_797_p2))) begin
            ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_250) begin
        if (ap_sig_bdd_2113) begin
            ap_reg_phiprechg_core_1_reg_523pp0_it1 <= ap_const_lv8_0;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_core_1_reg_523pp0_it1 <= ap_reg_phiprechg_core_1_reg_523pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_2070) begin
        if (ap_sig_bdd_2126) begin
            ap_reg_phiprechg_core_1_reg_523pp0_it13 <= ap_const_lv8_0;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_core_1_reg_523pp0_it13 <= ap_reg_phiprechg_core_1_reg_523pp0_it12;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_reg_5160 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        p_1_reg_511 <= j_V_reg_5164;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond1_fu_797_p2))) begin
        p_1_reg_511 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_3)) begin
        p_s_reg_500 <= i_V_reg_5135;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_180)) begin
        p_s_reg_500 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it20) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it20) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it20) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it20))) begin
        a0_2_flag_d_min8_5_2_reg_6306 <= a0_2_flag_d_min8_5_2_fu_3919_p3;
        b0_2_flag_d_max8_5_2_reg_6317 <= b0_2_flag_d_max8_5_2_fu_3939_p3;
        tmp_209_3_reg_6312 <= tmp_209_3_fu_3925_p2;
        tmp_221_3_reg_6323 <= tmp_221_3_fu_3945_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it22) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it22) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it22) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it22))) begin
        a0_3_flag_d_min8_7_2_reg_6380 <= a0_3_flag_d_min8_7_2_fu_4047_p3;
        b0_3_flag_d_max8_7_2_reg_6391 <= b0_3_flag_d_max8_7_2_fu_4067_p3;
        tmp_209_4_reg_6386 <= tmp_209_4_fu_4053_p2;
        tmp_221_4_reg_6397 <= tmp_221_4_fu_4073_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it24) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it24) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it24) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it24))) begin
        a0_4_flag_d_min8_9_2_reg_6454 <= a0_4_flag_d_min8_9_2_fu_4175_p3;
        b0_4_flag_d_max8_9_2_reg_6465 <= b0_4_flag_d_max8_9_2_fu_4195_p3;
        tmp_209_5_reg_6460 <= tmp_209_5_fu_4181_p2;
        tmp_221_5_reg_6471 <= tmp_221_5_fu_4201_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it25) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it25) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it25) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it25))) begin
        a0_5_reg_6476 <= a0_5_fu_4228_p3;
        b0_5_reg_6492 <= b0_5_fu_4269_p3;
        tmp_232_5_reg_6482 <= tmp_232_5_fu_4240_p3;
        tmp_239_5_reg_6498 <= tmp_239_5_fu_4281_p3;
        tmp_68_reg_6487 <= tmp_68_fu_4247_p1;
        tmp_84_reg_6503 <= tmp_84_fu_4288_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it26) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it26) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it26) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it26))) begin
        a0_5_tmp_232_5_reg_6528 <= a0_5_tmp_232_5_fu_4303_p3;
        b0_5_tmp_239_5_reg_6539 <= b0_5_tmp_239_5_fu_4323_p3;
        tmp_209_6_reg_6534 <= tmp_209_6_fu_4309_p2;
        tmp_221_6_reg_6545 <= tmp_221_6_fu_4329_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it27) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it27) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it27) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it27))) begin
        a0_6_reg_6550 <= a0_6_fu_4356_p3;
        b0_6_reg_6566 <= b0_6_fu_4397_p3;
        tmp_232_6_reg_6556 <= tmp_232_6_fu_4368_p3;
        tmp_239_6_reg_6572 <= tmp_239_6_fu_4409_p3;
        tmp_70_reg_6561 <= tmp_70_fu_4375_p1;
        tmp_86_reg_6577 <= tmp_86_fu_4416_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it28) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it28) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it28) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it28))) begin
        a0_6_tmp_232_6_reg_6602 <= a0_6_tmp_232_6_fu_4431_p3;
        b0_6_tmp_239_6_reg_6613 <= b0_6_tmp_239_6_fu_4451_p3;
        tmp_209_7_reg_6608 <= tmp_209_7_fu_4437_p2;
        tmp_221_7_reg_6619 <= tmp_221_7_fu_4457_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it29) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it29) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it29) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it29))) begin
        a0_7_reg_6624 <= a0_7_fu_4484_p3;
        b0_7_reg_6640 <= b0_7_fu_4525_p3;
        tmp_232_7_reg_6630 <= tmp_232_7_fu_4496_p3;
        tmp_239_7_reg_6645 <= tmp_239_7_fu_4537_p3;
        tmp_72_reg_6635 <= tmp_72_fu_4503_p1;
        tmp_88_reg_6650 <= tmp_88_fu_4544_p1;
        tmp_89_reg_6655 <= tmp_89_fu_4548_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it30) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it30) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it30) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it30))) begin
        a0_7_tmp_232_7_reg_6660 <= a0_7_tmp_232_7_fu_4560_p3;
        tmp_27_reg_6666 <= tmp_27_fu_4580_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it18) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it18) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it18) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it18))) begin
        a0_flag_d_min8_3_2_reg_6232 <= a0_flag_d_min8_3_2_fu_3791_p3;
        b0_flag_d_max8_3_2_reg_6243 <= b0_flag_d_max8_3_2_fu_3811_p3;
        tmp_209_2_reg_6238 <= tmp_209_2_fu_3797_p2;
        tmp_221_2_reg_6249 <= tmp_221_2_fu_3817_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it10 <= ap_reg_phiprechg_core_1_reg_523pp0_it9;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it11 <= ap_reg_phiprechg_core_1_reg_523pp0_it10;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it12 <= ap_reg_phiprechg_core_1_reg_523pp0_it11;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it14 <= ap_reg_phiprechg_core_1_reg_523pp0_it13;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it15 <= ap_reg_phiprechg_core_1_reg_523pp0_it14;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it16 <= ap_reg_phiprechg_core_1_reg_523pp0_it15;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it17 <= ap_reg_phiprechg_core_1_reg_523pp0_it16;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it18 <= ap_reg_phiprechg_core_1_reg_523pp0_it17;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it19 <= ap_reg_phiprechg_core_1_reg_523pp0_it18;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it2 <= ap_reg_phiprechg_core_1_reg_523pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it19) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it20 <= ap_reg_phiprechg_core_1_reg_523pp0_it19;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it21 <= ap_reg_phiprechg_core_1_reg_523pp0_it20;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it22 <= ap_reg_phiprechg_core_1_reg_523pp0_it21;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it23 <= ap_reg_phiprechg_core_1_reg_523pp0_it22;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it24 <= ap_reg_phiprechg_core_1_reg_523pp0_it23;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it25 <= ap_reg_phiprechg_core_1_reg_523pp0_it24;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it25) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it26 <= ap_reg_phiprechg_core_1_reg_523pp0_it25;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it26) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it27 <= ap_reg_phiprechg_core_1_reg_523pp0_it26;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it27) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it28 <= ap_reg_phiprechg_core_1_reg_523pp0_it27;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it28) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it29 <= ap_reg_phiprechg_core_1_reg_523pp0_it28;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it3 <= ap_reg_phiprechg_core_1_reg_523pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it30 <= ap_reg_phiprechg_core_1_reg_523pp0_it29;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it31 <= ap_reg_phiprechg_core_1_reg_523pp0_it30;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it32 <= ap_reg_phiprechg_core_1_reg_523pp0_it31;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it33 <= ap_reg_phiprechg_core_1_reg_523pp0_it32;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it4 <= ap_reg_phiprechg_core_1_reg_523pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it5 <= ap_reg_phiprechg_core_1_reg_523pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it6 <= ap_reg_phiprechg_core_1_reg_523pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it7 <= ap_reg_phiprechg_core_1_reg_523pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it8 <= ap_reg_phiprechg_core_1_reg_523pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_phiprechg_core_1_reg_523pp0_it9 <= ap_reg_phiprechg_core_1_reg_523pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        ap_reg_ppstg_exitcond_reg_5160_pp0_it1 <= exitcond_reg_5160;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it1 <= or_cond1_reg_5210;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it1 <= or_cond4_reg_5214;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it1 <= or_cond_reg_5169;
        ap_reg_ppstg_p_1_reg_511_pp0_it1 <= p_1_reg_511;
        exitcond_reg_5160 <= exitcond_fu_841_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35)))) begin
        ap_reg_ppstg_exitcond_reg_5160_pp0_it10 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it9;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it11 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it10;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it12 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it11;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it13 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it12;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it14 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it13;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it15 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it14;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it16 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it15;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it17 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it16;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it18 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it17;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it19 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it18;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it2 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it1;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it20 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it19;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it21 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it20;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it22 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it21;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it23 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it22;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it24 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it23;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it25 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it24;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it26 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it25;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it27 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it26;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it28 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it27;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it29 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it28;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it3 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it2;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it30 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it29;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it31 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it30;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it32 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it31;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it4 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it3;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it5 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it4;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it6 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it5;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it7 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it6;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it8 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it7;
        ap_reg_ppstg_exitcond_reg_5160_pp0_it9 <= ap_reg_ppstg_exitcond_reg_5160_pp0_it8;
        ap_reg_ppstg_flag_d_max2_1_reg_5928_pp0_it14 <= flag_d_max2_1_reg_5928;
        ap_reg_ppstg_flag_d_max2_1_reg_5928_pp0_it15 <= ap_reg_ppstg_flag_d_max2_1_reg_5928_pp0_it14;
        ap_reg_ppstg_flag_d_max2_7_reg_5940_pp0_it14 <= flag_d_max2_7_reg_5940;
        ap_reg_ppstg_flag_d_max4_1_reg_5962_pp0_it15 <= flag_d_max4_1_reg_5962;
        ap_reg_ppstg_flag_d_max4_1_reg_5962_pp0_it16 <= ap_reg_ppstg_flag_d_max4_1_reg_5962_pp0_it15;
        ap_reg_ppstg_flag_d_max4_5_reg_5974_pp0_it15 <= flag_d_max4_5_reg_5974;
        ap_reg_ppstg_flag_d_max4_5_reg_5974_pp0_it16 <= ap_reg_ppstg_flag_d_max4_5_reg_5974_pp0_it15;
        ap_reg_ppstg_flag_d_min2_1_reg_5922_pp0_it14 <= flag_d_min2_1_reg_5922;
        ap_reg_ppstg_flag_d_min2_1_reg_5922_pp0_it15 <= ap_reg_ppstg_flag_d_min2_1_reg_5922_pp0_it14;
        ap_reg_ppstg_flag_d_min2_7_reg_5934_pp0_it14 <= flag_d_min2_7_reg_5934;
        ap_reg_ppstg_flag_d_min4_1_reg_5956_pp0_it15 <= flag_d_min4_1_reg_5956;
        ap_reg_ppstg_flag_d_min4_1_reg_5956_pp0_it16 <= ap_reg_ppstg_flag_d_min4_1_reg_5956_pp0_it15;
        ap_reg_ppstg_flag_d_min4_5_reg_5968_pp0_it15 <= flag_d_min4_5_reg_5968;
        ap_reg_ppstg_flag_d_min4_5_reg_5968_pp0_it16 <= ap_reg_ppstg_flag_d_min4_5_reg_5968_pp0_it15;
        ap_reg_ppstg_flag_val_V_assign_load_1_s_reg_5462_pp0_it4 <= flag_val_V_assign_load_1_s_reg_5462;
        ap_reg_ppstg_flag_val_V_assign_load_1_s_reg_5462_pp0_it5 <= ap_reg_ppstg_flag_val_V_assign_load_1_s_reg_5462_pp0_it4;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it13 <= iscorner_2_i_s_reg_5918;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it14 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it13;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it15 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it14;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it16 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it15;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it17 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it16;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it18 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it17;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it19 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it18;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it20 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it19;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it21 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it20;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it22 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it21;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it23 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it22;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it24 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it23;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it25 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it24;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it26 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it25;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it27 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it26;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it28 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it27;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it29 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it28;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it30 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it29;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it31 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it30;
        ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it32 <= ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it31;
        ap_reg_ppstg_not_or_cond10_demorgan_reg_5668_pp0_it5 <= not_or_cond10_demorgan_reg_5668;
        ap_reg_ppstg_not_or_cond10_demorgan_reg_5668_pp0_it6 <= ap_reg_ppstg_not_or_cond10_demorgan_reg_5668_pp0_it5;
        ap_reg_ppstg_not_or_cond10_demorgan_reg_5668_pp0_it7 <= ap_reg_ppstg_not_or_cond10_demorgan_reg_5668_pp0_it6;
        ap_reg_ppstg_not_or_cond10_demorgan_reg_5668_pp0_it8 <= ap_reg_ppstg_not_or_cond10_demorgan_reg_5668_pp0_it7;
        ap_reg_ppstg_not_or_cond10_demorgan_reg_5668_pp0_it9 <= ap_reg_ppstg_not_or_cond10_demorgan_reg_5668_pp0_it8;
        ap_reg_ppstg_not_or_cond11_demorgan_reg_5673_pp0_it5 <= not_or_cond11_demorgan_reg_5673;
        ap_reg_ppstg_not_or_cond11_demorgan_reg_5673_pp0_it6 <= ap_reg_ppstg_not_or_cond11_demorgan_reg_5673_pp0_it5;
        ap_reg_ppstg_not_or_cond11_demorgan_reg_5673_pp0_it7 <= ap_reg_ppstg_not_or_cond11_demorgan_reg_5673_pp0_it6;
        ap_reg_ppstg_not_or_cond11_demorgan_reg_5673_pp0_it8 <= ap_reg_ppstg_not_or_cond11_demorgan_reg_5673_pp0_it7;
        ap_reg_ppstg_not_or_cond11_demorgan_reg_5673_pp0_it9 <= ap_reg_ppstg_not_or_cond11_demorgan_reg_5673_pp0_it8;
        ap_reg_ppstg_not_or_cond6_demorgan_reg_5574_pp0_it4 <= not_or_cond6_demorgan_reg_5574;
        ap_reg_ppstg_not_or_cond6_demorgan_reg_5574_pp0_it5 <= ap_reg_ppstg_not_or_cond6_demorgan_reg_5574_pp0_it4;
        ap_reg_ppstg_not_or_cond6_demorgan_reg_5574_pp0_it6 <= ap_reg_ppstg_not_or_cond6_demorgan_reg_5574_pp0_it5;
        ap_reg_ppstg_not_or_cond6_demorgan_reg_5574_pp0_it7 <= ap_reg_ppstg_not_or_cond6_demorgan_reg_5574_pp0_it6;
        ap_reg_ppstg_not_or_cond7_demorgan_reg_5579_pp0_it4 <= not_or_cond7_demorgan_reg_5579;
        ap_reg_ppstg_not_or_cond7_demorgan_reg_5579_pp0_it5 <= ap_reg_ppstg_not_or_cond7_demorgan_reg_5579_pp0_it4;
        ap_reg_ppstg_not_or_cond7_demorgan_reg_5579_pp0_it6 <= ap_reg_ppstg_not_or_cond7_demorgan_reg_5579_pp0_it5;
        ap_reg_ppstg_not_or_cond7_demorgan_reg_5579_pp0_it7 <= ap_reg_ppstg_not_or_cond7_demorgan_reg_5579_pp0_it6;
        ap_reg_ppstg_not_or_cond7_demorgan_reg_5579_pp0_it8 <= ap_reg_ppstg_not_or_cond7_demorgan_reg_5579_pp0_it7;
        ap_reg_ppstg_not_or_cond8_demorgan_reg_5584_pp0_it4 <= not_or_cond8_demorgan_reg_5584;
        ap_reg_ppstg_not_or_cond8_demorgan_reg_5584_pp0_it5 <= ap_reg_ppstg_not_or_cond8_demorgan_reg_5584_pp0_it4;
        ap_reg_ppstg_not_or_cond8_demorgan_reg_5584_pp0_it6 <= ap_reg_ppstg_not_or_cond8_demorgan_reg_5584_pp0_it5;
        ap_reg_ppstg_not_or_cond8_demorgan_reg_5584_pp0_it7 <= ap_reg_ppstg_not_or_cond8_demorgan_reg_5584_pp0_it6;
        ap_reg_ppstg_not_or_cond8_demorgan_reg_5584_pp0_it8 <= ap_reg_ppstg_not_or_cond8_demorgan_reg_5584_pp0_it7;
        ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it4 <= not_or_cond9_demorgan_reg_5589;
        ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it5 <= ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it4;
        ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it6 <= ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it5;
        ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it7 <= ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it6;
        ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it8 <= ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it7;
        ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it9 <= ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it8;
        ap_reg_ppstg_not_or_cond_reg_5702_pp0_it6 <= not_or_cond_reg_5702;
        ap_reg_ppstg_not_or_cond_reg_5702_pp0_it7 <= ap_reg_ppstg_not_or_cond_reg_5702_pp0_it6;
        ap_reg_ppstg_not_or_cond_reg_5702_pp0_it8 <= ap_reg_ppstg_not_or_cond_reg_5702_pp0_it7;
        ap_reg_ppstg_not_or_cond_reg_5702_pp0_it9 <= ap_reg_ppstg_not_or_cond_reg_5702_pp0_it8;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it10 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it9;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it11 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it10;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it12 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it11;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it13 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it12;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it14 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it13;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it15 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it14;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it16 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it15;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it17 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it16;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it18 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it17;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it19 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it18;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it2 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it1;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it20 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it19;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it21 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it20;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it22 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it21;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it23 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it22;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it24 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it23;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it25 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it24;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it26 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it25;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it27 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it26;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it28 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it27;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it29 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it28;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it3 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it2;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it30 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it29;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it31 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it30;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it32 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it31;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it4 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it3;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it5 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it4;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it6 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it5;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it7 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it6;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it8 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it7;
        ap_reg_ppstg_or_cond1_reg_5210_pp0_it9 <= ap_reg_ppstg_or_cond1_reg_5210_pp0_it8;
        ap_reg_ppstg_or_cond2_reg_5629_pp0_it5 <= or_cond2_reg_5629;
        ap_reg_ppstg_or_cond2_reg_5629_pp0_it6 <= ap_reg_ppstg_or_cond2_reg_5629_pp0_it5;
        ap_reg_ppstg_or_cond2_reg_5629_pp0_it7 <= ap_reg_ppstg_or_cond2_reg_5629_pp0_it6;
        ap_reg_ppstg_or_cond2_reg_5629_pp0_it8 <= ap_reg_ppstg_or_cond2_reg_5629_pp0_it7;
        ap_reg_ppstg_or_cond2_reg_5629_pp0_it9 <= ap_reg_ppstg_or_cond2_reg_5629_pp0_it8;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it10 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it9;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it11 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it10;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it12 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it11;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it13 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it12;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it14 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it13;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it15 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it14;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it16 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it15;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it17 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it16;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it18 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it17;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it19 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it18;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it2 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it1;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it20 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it19;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it21 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it20;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it22 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it21;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it23 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it22;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it24 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it23;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it25 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it24;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it26 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it25;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it27 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it26;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it28 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it27;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it29 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it28;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it3 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it2;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it30 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it29;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it31 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it30;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it32 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it31;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it33 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it32;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it34 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it33;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it4 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it3;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it5 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it4;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it6 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it5;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it7 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it6;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it8 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it7;
        ap_reg_ppstg_or_cond4_reg_5214_pp0_it9 <= ap_reg_ppstg_or_cond4_reg_5214_pp0_it8;
        ap_reg_ppstg_or_cond5_reg_5506_pp0_it4 <= or_cond5_reg_5506;
        ap_reg_ppstg_or_cond5_reg_5506_pp0_it5 <= ap_reg_ppstg_or_cond5_reg_5506_pp0_it4;
        ap_reg_ppstg_or_cond5_reg_5506_pp0_it6 <= ap_reg_ppstg_or_cond5_reg_5506_pp0_it5;
        ap_reg_ppstg_or_cond5_reg_5506_pp0_it7 <= ap_reg_ppstg_or_cond5_reg_5506_pp0_it6;
        ap_reg_ppstg_or_cond6_reg_5512_pp0_it4 <= or_cond6_reg_5512;
        ap_reg_ppstg_or_cond6_reg_5512_pp0_it5 <= ap_reg_ppstg_or_cond6_reg_5512_pp0_it4;
        ap_reg_ppstg_or_cond6_reg_5512_pp0_it6 <= ap_reg_ppstg_or_cond6_reg_5512_pp0_it5;
        ap_reg_ppstg_or_cond6_reg_5512_pp0_it7 <= ap_reg_ppstg_or_cond6_reg_5512_pp0_it6;
        ap_reg_ppstg_or_cond7_reg_5517_pp0_it4 <= or_cond7_reg_5517;
        ap_reg_ppstg_or_cond7_reg_5517_pp0_it5 <= ap_reg_ppstg_or_cond7_reg_5517_pp0_it4;
        ap_reg_ppstg_or_cond7_reg_5517_pp0_it6 <= ap_reg_ppstg_or_cond7_reg_5517_pp0_it5;
        ap_reg_ppstg_or_cond7_reg_5517_pp0_it7 <= ap_reg_ppstg_or_cond7_reg_5517_pp0_it6;
        ap_reg_ppstg_or_cond8_reg_5522_pp0_it4 <= or_cond8_reg_5522;
        ap_reg_ppstg_or_cond8_reg_5522_pp0_it5 <= ap_reg_ppstg_or_cond8_reg_5522_pp0_it4;
        ap_reg_ppstg_or_cond8_reg_5522_pp0_it6 <= ap_reg_ppstg_or_cond8_reg_5522_pp0_it5;
        ap_reg_ppstg_or_cond8_reg_5522_pp0_it7 <= ap_reg_ppstg_or_cond8_reg_5522_pp0_it6;
        ap_reg_ppstg_or_cond8_reg_5522_pp0_it8 <= ap_reg_ppstg_or_cond8_reg_5522_pp0_it7;
        ap_reg_ppstg_or_cond9_reg_5528_pp0_it4 <= or_cond9_reg_5528;
        ap_reg_ppstg_or_cond9_reg_5528_pp0_it5 <= ap_reg_ppstg_or_cond9_reg_5528_pp0_it4;
        ap_reg_ppstg_or_cond9_reg_5528_pp0_it6 <= ap_reg_ppstg_or_cond9_reg_5528_pp0_it5;
        ap_reg_ppstg_or_cond9_reg_5528_pp0_it7 <= ap_reg_ppstg_or_cond9_reg_5528_pp0_it6;
        ap_reg_ppstg_or_cond9_reg_5528_pp0_it8 <= ap_reg_ppstg_or_cond9_reg_5528_pp0_it7;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it10 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it9;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it11 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it10;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it12 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it11;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it13 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it12;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it14 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it13;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it15 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it14;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it16 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it15;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it17 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it16;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it18 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it17;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it19 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it18;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it2 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it1;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it20 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it19;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it21 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it20;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it22 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it21;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it23 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it22;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it24 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it23;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it25 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it24;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it26 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it25;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it27 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it26;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it28 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it27;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it29 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it28;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it3 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it2;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it30 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it29;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it31 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it30;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it32 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it31;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it4 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it3;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it5 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it4;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it6 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it5;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it7 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it6;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it8 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it7;
        ap_reg_ppstg_or_cond_reg_5169_pp0_it9 <= ap_reg_ppstg_or_cond_reg_5169_pp0_it8;
        ap_reg_ppstg_p_1_reg_511_pp0_it10 <= ap_reg_ppstg_p_1_reg_511_pp0_it9;
        ap_reg_ppstg_p_1_reg_511_pp0_it11 <= ap_reg_ppstg_p_1_reg_511_pp0_it10;
        ap_reg_ppstg_p_1_reg_511_pp0_it12 <= ap_reg_ppstg_p_1_reg_511_pp0_it11;
        ap_reg_ppstg_p_1_reg_511_pp0_it13 <= ap_reg_ppstg_p_1_reg_511_pp0_it12;
        ap_reg_ppstg_p_1_reg_511_pp0_it14 <= ap_reg_ppstg_p_1_reg_511_pp0_it13;
        ap_reg_ppstg_p_1_reg_511_pp0_it15 <= ap_reg_ppstg_p_1_reg_511_pp0_it14;
        ap_reg_ppstg_p_1_reg_511_pp0_it16 <= ap_reg_ppstg_p_1_reg_511_pp0_it15;
        ap_reg_ppstg_p_1_reg_511_pp0_it17 <= ap_reg_ppstg_p_1_reg_511_pp0_it16;
        ap_reg_ppstg_p_1_reg_511_pp0_it18 <= ap_reg_ppstg_p_1_reg_511_pp0_it17;
        ap_reg_ppstg_p_1_reg_511_pp0_it19 <= ap_reg_ppstg_p_1_reg_511_pp0_it18;
        ap_reg_ppstg_p_1_reg_511_pp0_it2 <= ap_reg_ppstg_p_1_reg_511_pp0_it1;
        ap_reg_ppstg_p_1_reg_511_pp0_it20 <= ap_reg_ppstg_p_1_reg_511_pp0_it19;
        ap_reg_ppstg_p_1_reg_511_pp0_it21 <= ap_reg_ppstg_p_1_reg_511_pp0_it20;
        ap_reg_ppstg_p_1_reg_511_pp0_it22 <= ap_reg_ppstg_p_1_reg_511_pp0_it21;
        ap_reg_ppstg_p_1_reg_511_pp0_it23 <= ap_reg_ppstg_p_1_reg_511_pp0_it22;
        ap_reg_ppstg_p_1_reg_511_pp0_it24 <= ap_reg_ppstg_p_1_reg_511_pp0_it23;
        ap_reg_ppstg_p_1_reg_511_pp0_it25 <= ap_reg_ppstg_p_1_reg_511_pp0_it24;
        ap_reg_ppstg_p_1_reg_511_pp0_it26 <= ap_reg_ppstg_p_1_reg_511_pp0_it25;
        ap_reg_ppstg_p_1_reg_511_pp0_it27 <= ap_reg_ppstg_p_1_reg_511_pp0_it26;
        ap_reg_ppstg_p_1_reg_511_pp0_it28 <= ap_reg_ppstg_p_1_reg_511_pp0_it27;
        ap_reg_ppstg_p_1_reg_511_pp0_it29 <= ap_reg_ppstg_p_1_reg_511_pp0_it28;
        ap_reg_ppstg_p_1_reg_511_pp0_it3 <= ap_reg_ppstg_p_1_reg_511_pp0_it2;
        ap_reg_ppstg_p_1_reg_511_pp0_it30 <= ap_reg_ppstg_p_1_reg_511_pp0_it29;
        ap_reg_ppstg_p_1_reg_511_pp0_it31 <= ap_reg_ppstg_p_1_reg_511_pp0_it30;
        ap_reg_ppstg_p_1_reg_511_pp0_it4 <= ap_reg_ppstg_p_1_reg_511_pp0_it3;
        ap_reg_ppstg_p_1_reg_511_pp0_it5 <= ap_reg_ppstg_p_1_reg_511_pp0_it4;
        ap_reg_ppstg_p_1_reg_511_pp0_it6 <= ap_reg_ppstg_p_1_reg_511_pp0_it5;
        ap_reg_ppstg_p_1_reg_511_pp0_it7 <= ap_reg_ppstg_p_1_reg_511_pp0_it6;
        ap_reg_ppstg_p_1_reg_511_pp0_it8 <= ap_reg_ppstg_p_1_reg_511_pp0_it7;
        ap_reg_ppstg_p_1_reg_511_pp0_it9 <= ap_reg_ppstg_p_1_reg_511_pp0_it8;
        ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it10 <= ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it9;
        ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it11 <= ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it10;
        ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it12 <= ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it11;
        ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it13 <= ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it12;
        ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it14 <= ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it13;
        ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it15 <= ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it14;
        ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it3 <= r_V_1_1_reg_5257;
        ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it4 <= ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it3;
        ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it5 <= ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it4;
        ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it6 <= ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it5;
        ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it7 <= ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it6;
        ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it8 <= ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it7;
        ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it9 <= ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it8;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it10 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it9;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it11 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it10;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it12 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it11;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it13 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it12;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it14 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it13;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it15 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it14;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it16 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it15;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it17 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it16;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it18 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it17;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it19 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it18;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it20 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it19;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it21 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it20;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it22 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it21;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it23 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it22;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it24 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it23;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it3 <= r_V_1_2_reg_5287;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it4 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it3;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it5 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it4;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it6 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it5;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it7 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it6;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it8 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it7;
        ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it9 <= ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it8;
        ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it10 <= ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it9;
        ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it11 <= ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it10;
        ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it12 <= ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it11;
        ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it13 <= ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it12;
        ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it14 <= ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it13;
        ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it15 <= ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it14;
        ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it16 <= ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it15;
        ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it17 <= ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it16;
        ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it3 <= r_V_1_3_reg_5317;
        ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it4 <= ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it3;
        ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it5 <= ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it4;
        ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it6 <= ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it5;
        ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it7 <= ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it6;
        ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it8 <= ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it7;
        ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it9 <= ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it8;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it10 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it9;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it11 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it10;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it12 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it11;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it13 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it12;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it14 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it13;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it15 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it14;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it16 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it15;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it17 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it16;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it18 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it17;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it19 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it18;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it20 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it19;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it21 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it20;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it22 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it21;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it23 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it22;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it24 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it23;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it25 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it24;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it26 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it25;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it3 <= r_V_1_4_reg_5347;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it4 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it3;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it5 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it4;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it6 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it5;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it7 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it6;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it8 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it7;
        ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it9 <= ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it8;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it10 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it9;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it11 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it10;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it12 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it11;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it13 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it12;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it14 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it13;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it15 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it14;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it16 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it15;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it17 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it16;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it18 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it17;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it19 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it18;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it3 <= r_V_1_5_reg_5378;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it4 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it3;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it5 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it4;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it6 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it5;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it7 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it6;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it8 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it7;
        ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it9 <= ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it8;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it10 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it9;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it11 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it10;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it12 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it11;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it13 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it12;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it14 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it13;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it15 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it14;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it16 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it15;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it17 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it16;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it18 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it17;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it19 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it18;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it20 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it19;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it21 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it20;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it22 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it21;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it23 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it22;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it24 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it23;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it25 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it24;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it26 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it25;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it27 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it26;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it28 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it27;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it3 <= r_V_1_6_reg_5409;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it4 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it3;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it5 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it4;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it6 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it5;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it7 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it6;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it8 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it7;
        ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it9 <= ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it8;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it10 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it9;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it11 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it10;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it12 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it11;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it13 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it12;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it14 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it13;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it15 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it14;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it16 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it15;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it17 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it16;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it18 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it17;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it19 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it18;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it20 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it19;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it21 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it20;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it3 <= r_V_1_7_reg_5440;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it4 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it3;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it5 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it4;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it6 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it5;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it7 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it6;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it8 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it7;
        ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it9 <= ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it8;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it10 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it9;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it11 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it10;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it12 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it11;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it13 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it12;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it14 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it13;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it15 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it14;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it16 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it15;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it17 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it16;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it18 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it17;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it19 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it18;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it20 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it19;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it21 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it20;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it22 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it21;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it3 <= r_V_1_reg_5227;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it4 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it3;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it5 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it4;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it6 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it5;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it7 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it6;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it8 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it7;
        ap_reg_ppstg_r_V_1_reg_5227_pp0_it9 <= ap_reg_ppstg_r_V_1_reg_5227_pp0_it8;
        ap_reg_ppstg_r_V_2_reg_5278_pp0_it10 <= ap_reg_ppstg_r_V_2_reg_5278_pp0_it9;
        ap_reg_ppstg_r_V_2_reg_5278_pp0_it11 <= ap_reg_ppstg_r_V_2_reg_5278_pp0_it10;
        ap_reg_ppstg_r_V_2_reg_5278_pp0_it12 <= ap_reg_ppstg_r_V_2_reg_5278_pp0_it11;
        ap_reg_ppstg_r_V_2_reg_5278_pp0_it13 <= ap_reg_ppstg_r_V_2_reg_5278_pp0_it12;
        ap_reg_ppstg_r_V_2_reg_5278_pp0_it14 <= ap_reg_ppstg_r_V_2_reg_5278_pp0_it13;
        ap_reg_ppstg_r_V_2_reg_5278_pp0_it15 <= ap_reg_ppstg_r_V_2_reg_5278_pp0_it14;
        ap_reg_ppstg_r_V_2_reg_5278_pp0_it16 <= ap_reg_ppstg_r_V_2_reg_5278_pp0_it15;
        ap_reg_ppstg_r_V_2_reg_5278_pp0_it3 <= r_V_2_reg_5278;
        ap_reg_ppstg_r_V_2_reg_5278_pp0_it4 <= ap_reg_ppstg_r_V_2_reg_5278_pp0_it3;
        ap_reg_ppstg_r_V_2_reg_5278_pp0_it5 <= ap_reg_ppstg_r_V_2_reg_5278_pp0_it4;
        ap_reg_ppstg_r_V_2_reg_5278_pp0_it6 <= ap_reg_ppstg_r_V_2_reg_5278_pp0_it5;
        ap_reg_ppstg_r_V_2_reg_5278_pp0_it7 <= ap_reg_ppstg_r_V_2_reg_5278_pp0_it6;
        ap_reg_ppstg_r_V_2_reg_5278_pp0_it8 <= ap_reg_ppstg_r_V_2_reg_5278_pp0_it7;
        ap_reg_ppstg_r_V_2_reg_5278_pp0_it9 <= ap_reg_ppstg_r_V_2_reg_5278_pp0_it8;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it10 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it9;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it11 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it10;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it12 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it11;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it13 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it12;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it14 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it13;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it15 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it14;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it16 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it15;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it17 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it16;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it18 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it17;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it19 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it18;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it20 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it19;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it21 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it20;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it22 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it21;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it23 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it22;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it24 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it23;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it25 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it24;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it3 <= r_V_3_reg_5308;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it4 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it3;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it5 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it4;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it6 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it5;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it7 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it6;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it8 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it7;
        ap_reg_ppstg_r_V_3_reg_5308_pp0_it9 <= ap_reg_ppstg_r_V_3_reg_5308_pp0_it8;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it10 <= ap_reg_ppstg_r_V_4_reg_5338_pp0_it9;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it11 <= ap_reg_ppstg_r_V_4_reg_5338_pp0_it10;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it12 <= ap_reg_ppstg_r_V_4_reg_5338_pp0_it11;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it13 <= ap_reg_ppstg_r_V_4_reg_5338_pp0_it12;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it14 <= ap_reg_ppstg_r_V_4_reg_5338_pp0_it13;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it15 <= ap_reg_ppstg_r_V_4_reg_5338_pp0_it14;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it16 <= ap_reg_ppstg_r_V_4_reg_5338_pp0_it15;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it17 <= ap_reg_ppstg_r_V_4_reg_5338_pp0_it16;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it18 <= ap_reg_ppstg_r_V_4_reg_5338_pp0_it17;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it3 <= r_V_4_reg_5338;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it4 <= ap_reg_ppstg_r_V_4_reg_5338_pp0_it3;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it5 <= ap_reg_ppstg_r_V_4_reg_5338_pp0_it4;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it6 <= ap_reg_ppstg_r_V_4_reg_5338_pp0_it5;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it7 <= ap_reg_ppstg_r_V_4_reg_5338_pp0_it6;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it8 <= ap_reg_ppstg_r_V_4_reg_5338_pp0_it7;
        ap_reg_ppstg_r_V_4_reg_5338_pp0_it9 <= ap_reg_ppstg_r_V_4_reg_5338_pp0_it8;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it10 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it9;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it11 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it10;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it12 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it11;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it13 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it12;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it14 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it13;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it15 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it14;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it16 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it15;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it17 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it16;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it18 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it17;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it19 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it18;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it20 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it19;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it21 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it20;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it22 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it21;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it23 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it22;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it24 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it23;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it25 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it24;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it26 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it25;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it27 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it26;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it3 <= r_V_5_reg_5369;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it4 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it3;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it5 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it4;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it6 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it5;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it7 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it6;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it8 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it7;
        ap_reg_ppstg_r_V_5_reg_5369_pp0_it9 <= ap_reg_ppstg_r_V_5_reg_5369_pp0_it8;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it10 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it9;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it11 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it10;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it12 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it11;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it13 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it12;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it14 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it13;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it15 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it14;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it16 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it15;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it17 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it16;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it18 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it17;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it19 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it18;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it20 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it19;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it3 <= r_V_6_reg_5400;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it4 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it3;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it5 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it4;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it6 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it5;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it7 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it6;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it8 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it7;
        ap_reg_ppstg_r_V_6_reg_5400_pp0_it9 <= ap_reg_ppstg_r_V_6_reg_5400_pp0_it8;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it10 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it9;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it11 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it10;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it12 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it11;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it13 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it12;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it14 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it13;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it15 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it14;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it16 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it15;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it17 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it16;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it18 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it17;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it19 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it18;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it20 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it19;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it21 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it20;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it22 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it21;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it23 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it22;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it24 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it23;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it25 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it24;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it26 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it25;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it27 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it26;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it28 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it27;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it29 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it28;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it3 <= r_V_7_reg_5431;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it4 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it3;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it5 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it4;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it6 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it5;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it7 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it6;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it8 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it7;
        ap_reg_ppstg_r_V_7_reg_5431_pp0_it9 <= ap_reg_ppstg_r_V_7_reg_5431_pp0_it8;
        ap_reg_ppstg_r_V_reg_5218_pp0_it10 <= ap_reg_ppstg_r_V_reg_5218_pp0_it9;
        ap_reg_ppstg_r_V_reg_5218_pp0_it11 <= ap_reg_ppstg_r_V_reg_5218_pp0_it10;
        ap_reg_ppstg_r_V_reg_5218_pp0_it12 <= ap_reg_ppstg_r_V_reg_5218_pp0_it11;
        ap_reg_ppstg_r_V_reg_5218_pp0_it13 <= ap_reg_ppstg_r_V_reg_5218_pp0_it12;
        ap_reg_ppstg_r_V_reg_5218_pp0_it14 <= ap_reg_ppstg_r_V_reg_5218_pp0_it13;
        ap_reg_ppstg_r_V_reg_5218_pp0_it3 <= r_V_reg_5218;
        ap_reg_ppstg_r_V_reg_5218_pp0_it4 <= ap_reg_ppstg_r_V_reg_5218_pp0_it3;
        ap_reg_ppstg_r_V_reg_5218_pp0_it5 <= ap_reg_ppstg_r_V_reg_5218_pp0_it4;
        ap_reg_ppstg_r_V_reg_5218_pp0_it6 <= ap_reg_ppstg_r_V_reg_5218_pp0_it5;
        ap_reg_ppstg_r_V_reg_5218_pp0_it7 <= ap_reg_ppstg_r_V_reg_5218_pp0_it6;
        ap_reg_ppstg_r_V_reg_5218_pp0_it8 <= ap_reg_ppstg_r_V_reg_5218_pp0_it7;
        ap_reg_ppstg_r_V_reg_5218_pp0_it9 <= ap_reg_ppstg_r_V_reg_5218_pp0_it8;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it10 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it9;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it11 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it10;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it12 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it11;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it13 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it12;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it14 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it13;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it15 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it14;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it16 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it15;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it17 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it16;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it18 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it17;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it19 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it18;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it20 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it19;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it21 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it20;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it22 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it21;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it23 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it22;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it3 <= r_V_s_reg_5248;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it4 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it3;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it5 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it4;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it6 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it5;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it7 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it6;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it8 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it7;
        ap_reg_ppstg_r_V_s_reg_5248_pp0_it9 <= ap_reg_ppstg_r_V_s_reg_5248_pp0_it8;
        ap_reg_ppstg_tmp11_reg_5903_pp0_it11 <= tmp11_reg_5903;
        ap_reg_ppstg_tmp12_reg_5852_pp0_it9 <= tmp12_reg_5852;
        ap_reg_ppstg_tmp3_reg_5847_pp0_it10 <= ap_reg_ppstg_tmp3_reg_5847_pp0_it9;
        ap_reg_ppstg_tmp3_reg_5847_pp0_it11 <= ap_reg_ppstg_tmp3_reg_5847_pp0_it10;
        ap_reg_ppstg_tmp3_reg_5847_pp0_it9 <= tmp3_reg_5847;
        ap_reg_ppstg_tmp5_reg_5750_pp0_it6 <= tmp5_reg_5750;
        ap_reg_ppstg_tmp_15_reg_5501_pp0_it4 <= tmp_15_reg_5501;
        ap_reg_ppstg_tmp_15_reg_5501_pp0_it5 <= ap_reg_ppstg_tmp_15_reg_5501_pp0_it4;
        ap_reg_ppstg_tmp_200_3_reg_5946_pp0_it14 <= tmp_200_3_reg_5946;
        ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it18 <= tmp_210_2_reg_6138;
        ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it19 <= ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it18;
        ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it20 <= ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it19;
        ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it21 <= ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it20;
        ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it22 <= ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it21;
        ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it23 <= ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it22;
        ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it24 <= ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it23;
        ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it25 <= ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it24;
        ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it18 <= tmp_210_4_reg_6148;
        ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it19 <= ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it18;
        ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it20 <= ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it19;
        ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it21 <= ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it20;
        ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it22 <= ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it21;
        ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it23 <= ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it22;
        ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it24 <= ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it23;
        ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it25 <= ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it24;
        ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it26 <= ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it25;
        ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it27 <= ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it26;
        ap_reg_ppstg_tmp_210_7_reg_6108_pp0_it18 <= tmp_210_7_reg_6108;
        ap_reg_ppstg_tmp_210_7_reg_6108_pp0_it19 <= ap_reg_ppstg_tmp_210_7_reg_6108_pp0_it18;
        ap_reg_ppstg_tmp_210_9_reg_6118_pp0_it18 <= tmp_210_9_reg_6118;
        ap_reg_ppstg_tmp_210_9_reg_6118_pp0_it19 <= ap_reg_ppstg_tmp_210_9_reg_6118_pp0_it18;
        ap_reg_ppstg_tmp_210_9_reg_6118_pp0_it20 <= ap_reg_ppstg_tmp_210_9_reg_6118_pp0_it19;
        ap_reg_ppstg_tmp_210_9_reg_6118_pp0_it21 <= ap_reg_ppstg_tmp_210_9_reg_6118_pp0_it20;
        ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it18 <= tmp_210_s_reg_6128;
        ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it19 <= ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it18;
        ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it20 <= ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it19;
        ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it21 <= ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it20;
        ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it22 <= ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it21;
        ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it23 <= ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it22;
        ap_reg_ppstg_tmp_213_3_reg_5951_pp0_it14 <= tmp_213_3_reg_5951;
        ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it18 <= tmp_225_2_reg_6143;
        ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it19 <= ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it18;
        ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it20 <= ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it19;
        ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it21 <= ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it20;
        ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it22 <= ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it21;
        ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it23 <= ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it22;
        ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it24 <= ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it23;
        ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it25 <= ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it24;
        ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it18 <= tmp_225_4_reg_6153;
        ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it19 <= ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it18;
        ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it20 <= ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it19;
        ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it21 <= ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it20;
        ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it22 <= ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it21;
        ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it23 <= ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it22;
        ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it24 <= ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it23;
        ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it25 <= ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it24;
        ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it26 <= ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it25;
        ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it27 <= ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it26;
        ap_reg_ppstg_tmp_225_7_reg_6113_pp0_it18 <= tmp_225_7_reg_6113;
        ap_reg_ppstg_tmp_225_7_reg_6113_pp0_it19 <= ap_reg_ppstg_tmp_225_7_reg_6113_pp0_it18;
        ap_reg_ppstg_tmp_225_9_reg_6123_pp0_it18 <= tmp_225_9_reg_6123;
        ap_reg_ppstg_tmp_225_9_reg_6123_pp0_it19 <= ap_reg_ppstg_tmp_225_9_reg_6123_pp0_it18;
        ap_reg_ppstg_tmp_225_9_reg_6123_pp0_it20 <= ap_reg_ppstg_tmp_225_9_reg_6123_pp0_it19;
        ap_reg_ppstg_tmp_225_9_reg_6123_pp0_it21 <= ap_reg_ppstg_tmp_225_9_reg_6123_pp0_it20;
        ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it18 <= tmp_225_s_reg_6133;
        ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it19 <= ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it18;
        ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it20 <= ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it19;
        ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it21 <= ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it20;
        ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it22 <= ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it21;
        ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it23 <= ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it22;
        tmp19_reg_6714 <= tmp19_fu_4706_p2;
        tmp20_reg_6719 <= tmp20_fu_4717_p2;
        tmp24_reg_6724 <= tmp24_fu_4722_p2;
        tmp_242_2_reg_6694 <= tmp_242_2_fu_4670_p2;
        tmp_245_2_reg_6699 <= tmp_245_2_fu_4688_p2;
        tmp_30_reg_6689 <= tmp_30_fu_4608_p2;
        tmp_33_reg_6704 <= tmp_33_fu_4694_p2;
        tmp_34_reg_6709 <= tmp_34_fu_4700_p2;
        tmp_35_reg_6729 <= tmp_35_fu_4790_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it16) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it16) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it16) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it16))) begin
        b0_flag_d_max8_1_2_reg_6169 <= b0_flag_d_max8_1_2_fu_3683_p3;
        sel_SEBB_reg_6158 <= sel_SEBB_fu_3663_p3;
        tmp_209_1_reg_6164 <= tmp_209_1_fu_3669_p2;
        tmp_221_1_reg_6175 <= tmp_221_1_fu_3689_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it31))) begin
        core_buf_val_0_V_addr_reg_6672 <= tmp_2_fu_4586_p1;
        core_buf_val_1_V_addr_reg_6678 <= tmp_2_fu_4586_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it32))) begin
        core_win_val_0_V_0_fu_148[7 : 0] <= core_win_val_0_V_1_fu_144[7 : 0];
        core_win_val_0_V_1_fu_144[7 : 0] <= core_win_val_0_V_2_fu_4614_p1[7 : 0];
        core_win_val_1_V_0_fu_140[7 : 0] <= core_win_val_1_V_1_fu_136[7 : 0];
        core_win_val_1_V_1_fu_136[7 : 0] <= core_win_val_1_V_2_fu_4618_p1[7 : 0];
        core_win_val_2_V_0_fu_132[7 : 0] <= core_win_val_2_V_1_fu_128[7 : 0];
        core_win_val_2_V_1_fu_128[7 : 0] <= core_win_val_2_V_2_cast_fu_4648_p1[7 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it2))) begin
        count_1_i_0_op_op112_op_reg_5559[0] <= count_1_i_0_op_op112_op_fu_1860_p3[0];
        flag_val_V_assign_load_1_13_reg_5496 <= flag_val_V_assign_load_1_13_fu_1738_p3;
        flag_val_V_assign_load_1_s_reg_5462 <= flag_val_V_assign_load_1_s_fu_1594_p3;
        flag_val_V_assign_load_2_s_reg_5467 <= flag_val_V_assign_load_2_s_fu_1624_p3;
        not_or_cond6_demorgan_reg_5574 <= not_or_cond6_demorgan_fu_1882_p2;
        not_or_cond7_demorgan_reg_5579 <= not_or_cond7_demorgan_fu_1888_p2;
        not_or_cond8_demorgan_reg_5584 <= not_or_cond8_demorgan_fu_1894_p2;
        not_or_cond9_demorgan_reg_5589 <= not_or_cond9_demorgan_fu_1900_p2;
        or_cond5_reg_5506 <= or_cond5_fu_1758_p2;
        or_cond6_reg_5512 <= or_cond6_fu_1776_p2;
        or_cond7_reg_5517 <= or_cond7_fu_1794_p2;
        or_cond8_reg_5522 <= or_cond8_fu_1812_p2;
        or_cond9_reg_5528 <= or_cond9_fu_1830_p2;
        phitmp43_op_op_cast_cast_cast_reg_5564[0] <= phitmp43_op_op_cast_cast_cast_fu_1868_p3[0];
        tmp_15_reg_5501 <= tmp_15_fu_1752_p2;
        tmp_16_reg_5569 <= tmp_16_fu_1876_p2;
        tmp_181_5_not_reg_5535 <= tmp_181_5_not_fu_1836_p2;
        tmp_181_6_not_reg_5547 <= tmp_181_6_not_fu_1848_p2;
        tmp_182_1_reg_5474 <= tmp_182_1_fu_1638_p2;
        tmp_182_2_reg_5485 <= tmp_182_2_fu_1654_p2;
        tmp_183_5_reg_5541 <= tmp_183_5_fu_1842_p2;
        tmp_183_6_reg_5553 <= tmp_183_6_fu_1854_p2;
        tmp_184_1_reg_5480 <= tmp_184_1_fu_1643_p2;
        tmp_184_2_reg_5491 <= tmp_184_2_fu_1659_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it7) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it7))) begin
        count_1_i_12_reg_5841 <= count_1_i_12_fu_2681_p3;
        count_4_reg_5836 <= count_4_fu_2669_p2;
        p_iscorner_0_i_7_reg_5831 <= p_iscorner_0_i_7_fu_2656_p2;
        tmp12_reg_5852 <= tmp12_fu_2697_p2;
        tmp3_reg_5847 <= tmp3_fu_2692_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it8) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it8))) begin
        count_1_i_14_reg_5867 <= count_1_i_14_fu_2758_p3;
        p_iscorner_0_i_11_reg_5857 <= p_iscorner_0_i_11_fu_2728_p2;
        tmp13_reg_5873 <= tmp13_fu_2765_p2;
        tmp_185_13_reg_5862 <= tmp_185_13_fu_2746_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it5) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it5))) begin
        count_1_i_3_reg_5775 <= count_1_i_3_fu_2479_p3;
        not_or_cond13_demorgan_reg_5770 <= not_or_cond13_demorgan_fu_2473_p2;
        not_or_cond14_demorgan_reg_5785 <= not_or_cond14_demorgan_fu_2503_p2;
        or_cond17_reg_5780 <= or_cond17_fu_2497_p2;
        or_cond18_reg_5790 <= or_cond18_fu_2514_p2;
        p_iscorner_0_i_1_reg_5755 <= p_iscorner_0_i_1_fu_2394_p2;
        p_iscorner_0_i_2_reg_5760 <= p_iscorner_0_i_2_fu_2438_p2;
        tmp6_reg_5796 <= tmp6_fu_2519_p2;
        tmp_185_3_reg_5765 <= tmp_185_3_fu_2467_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it3))) begin
        count_1_i_6_reg_5634 <= count_1_i_6_fu_2042_p3;
        count_1_i_7_reg_5644 <= count_1_i_7_fu_2065_p3;
        flag_val_V_assign_load_1_3_reg_5594 <= flag_val_V_assign_load_1_3_fu_1936_p3;
        flag_val_V_assign_load_1_5_reg_5600 <= flag_val_V_assign_load_1_5_fu_1968_p3;
        not_or_cond10_demorgan_reg_5668 <= not_or_cond10_demorgan_fu_2096_p2;
        not_or_cond11_demorgan_reg_5673 <= not_or_cond11_demorgan_fu_2100_p2;
        or_cond10_reg_5639 <= or_cond10_fu_2059_p2;
        or_cond11_reg_5650 <= or_cond11_fu_2078_p2;
        or_cond2_reg_5629 <= or_cond2_fu_1996_p2;
        tmp_181_9_reg_5656 <= tmp_181_9_fu_2084_p2;
        tmp_182_4_reg_5607 <= tmp_182_4_fu_1976_p2;
        tmp_182_5_reg_5618 <= tmp_182_5_fu_1986_p2;
        tmp_183_9_reg_5662 <= tmp_183_9_fu_2090_p2;
        tmp_184_4_reg_5613 <= tmp_184_4_fu_1981_p2;
        tmp_184_5_reg_5624 <= tmp_184_5_fu_1991_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it4))) begin
        count_1_i_9_reg_5712 <= count_1_i_9_fu_2260_p3;
        count_1_i_s_reg_5722 <= count_1_i_s_fu_2295_p3;
        flag_val_V_assign_load_1_10_reg_5678 <= flag_val_V_assign_load_1_10_fu_2134_p3;
        flag_val_V_assign_load_1_12_reg_5684 <= flag_val_V_assign_load_1_12_fu_2166_p3;
        not_or_cond3_demorgan_reg_5717 <= not_or_cond3_demorgan_fu_2289_p2;
        not_or_cond4_demorgan_reg_5733 <= not_or_cond4_demorgan_fu_2319_p2;
        not_or_cond_reg_5702 <= not_or_cond_fu_2189_p2;
        or_cond14_reg_5728 <= or_cond14_fu_2313_p2;
        p_iscorner_0_i_9_reg_5707 <= p_iscorner_0_i_9_fu_2254_p2;
        tmp5_reg_5750 <= tmp5_fu_2337_p2;
        tmp_181_2_reg_5738 <= tmp_181_2_fu_2325_p2;
        tmp_182_7_reg_5691 <= tmp_182_7_fu_2174_p2;
        tmp_183_10_reg_5744 <= tmp_183_10_fu_2331_p2;
        tmp_184_7_reg_5697 <= tmp_184_7_fu_2179_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it6))) begin
        count_3_reg_5806 <= count_3_fu_2597_p2;
        p_iscorner_0_i_5_reg_5801 <= p_iscorner_0_i_5_fu_2584_p2;
        tmp4_reg_5816 <= tmp4_fu_2609_p2;
        tmp8_reg_5821 <= tmp8_fu_2613_p2;
        tmp9_reg_5826 <= tmp9_fu_2617_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it24) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it24) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it24))) begin
        flag_d_assign_10_reg_6434 <= flag_d_assign_10_fu_4164_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it26) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it26) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it26))) begin
        flag_d_assign_12_reg_6508 <= flag_d_assign_12_fu_4292_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it28) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it28) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it28))) begin
        flag_d_assign_14_reg_6582 <= flag_d_assign_14_fu_4420_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it16) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it16) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it16))) begin
        flag_d_assign_2_reg_6078 <= flag_d_assign_2_fu_3500_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it18) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it18) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it18))) begin
        flag_d_assign_4_reg_6212 <= flag_d_assign_4_fu_3780_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it20) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it20) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it20))) begin
        flag_d_assign_6_reg_6286 <= flag_d_assign_6_fu_3908_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it22) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it22) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it22))) begin
        flag_d_assign_8_reg_6360 <= flag_d_assign_8_fu_4036_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it14) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it14) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it14))) begin
        flag_d_assign_s_reg_5980 <= flag_d_assign_s_fu_3146_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it12) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it12) & ~(ap_const_lv1_0 == iscorner_2_i_s_reg_5918))) begin
        flag_d_max2_1_reg_5928 <= grp_image_filter_reg_int_s_fu_542_ap_return;
        flag_d_max2_7_reg_5940 <= grp_image_filter_reg_int_s_fu_572_ap_return;
        flag_d_min2_1_reg_5922 <= grp_image_filter_reg_int_s_fu_537_ap_return;
        flag_d_min2_7_reg_5934 <= grp_image_filter_reg_int_s_fu_567_ap_return;
        tmp_200_3_reg_5946 <= tmp_200_3_fu_3034_p3;
        tmp_213_3_reg_5951 <= tmp_213_3_fu_3048_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it14) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it14) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it14))) begin
        flag_d_max2_9_reg_5992 <= grp_image_filter_reg_int_s_fu_602_ap_return;
        flag_d_max8_1_reg_6005 <= grp_image_filter_reg_int_s_fu_612_ap_return;
        flag_d_min2_9_reg_5986 <= grp_image_filter_reg_int_s_fu_597_ap_return;
        flag_d_min8_1_reg_5998 <= grp_image_filter_reg_int_s_fu_607_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it13) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it13) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it13))) begin
        flag_d_max4_1_reg_5962 <= grp_image_filter_reg_int_s_fu_582_ap_return;
        flag_d_max4_5_reg_5974 <= grp_image_filter_reg_int_s_fu_592_ap_return;
        flag_d_min4_1_reg_5956 <= grp_image_filter_reg_int_s_fu_577_ap_return;
        flag_d_min4_5_reg_5968 <= grp_image_filter_reg_int_s_fu_587_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it15) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it15) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it15))) begin
        flag_d_max4_3_reg_6028 <= grp_image_filter_reg_int_s_fu_652_ap_return;
        flag_d_max4_7_reg_6040 <= grp_image_filter_reg_int_s_fu_662_ap_return;
        flag_d_min4_3_reg_6022 <= grp_image_filter_reg_int_s_fu_647_ap_return;
        flag_d_min4_7_reg_6034 <= grp_image_filter_reg_int_s_fu_657_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it15) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it15) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it15) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it15))) begin
        flag_d_max8_1_2_reg_6068 <= flag_d_max8_1_2_fu_3489_p3;
        flag_d_max8_1_3_reg_6062 <= flag_d_max8_1_3_fu_3476_p3;
        flag_d_min8_1_1_reg_6052 <= flag_d_min8_1_1_fu_3450_p3;
        p_flag_d_min8_1_0_flag_d_assign_reg_6046 <= p_flag_d_min8_1_0_flag_d_assign_fu_3437_p3;
        tmp_57_reg_6057 <= tmp_57_fu_3457_p1;
        tmp_74_reg_6073 <= tmp_74_fu_3496_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it17))) begin
        flag_d_max8_3_2_reg_6202 <= flag_d_max8_3_2_fu_3769_p3;
        flag_d_max8_3_3_reg_6196 <= flag_d_max8_3_3_fu_3757_p3;
        flag_d_min8_3_2_reg_6186 <= flag_d_min8_3_2_fu_3728_p3;
        flag_d_min8_3_3_reg_6180 <= flag_d_min8_3_3_fu_3716_p3;
        tmp_59_reg_6191 <= tmp_59_fu_3735_p1;
        tmp_76_reg_6207 <= tmp_76_fu_3776_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it16) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it16) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it16))) begin
        flag_d_max8_3_reg_6091 <= grp_image_filter_reg_int_s_fu_712_ap_return;
        flag_d_min8_3_reg_6084 <= grp_image_filter_reg_int_s_fu_707_ap_return;
        tmp_210_2_reg_6138 <= tmp_210_2_fu_3612_p3;
        tmp_210_4_reg_6148 <= tmp_210_4_fu_3636_p3;
        tmp_210_5_reg_6098 <= tmp_210_5_fu_3508_p3;
        tmp_210_7_reg_6108 <= tmp_210_7_fu_3532_p3;
        tmp_210_9_reg_6118 <= tmp_210_9_fu_3557_p3;
        tmp_210_s_reg_6128 <= tmp_210_s_fu_3585_p3;
        tmp_225_2_reg_6143 <= tmp_225_2_fu_3624_p3;
        tmp_225_4_reg_6153 <= tmp_225_4_fu_3648_p3;
        tmp_225_5_reg_6103 <= tmp_225_5_fu_3520_p3;
        tmp_225_7_reg_6113 <= tmp_225_7_fu_3544_p3;
        tmp_225_9_reg_6123 <= tmp_225_9_fu_3571_p3;
        tmp_225_s_reg_6133 <= tmp_225_s_fu_3599_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it19) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it19) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it19) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it19))) begin
        flag_d_max8_5_2_reg_6276 <= flag_d_max8_5_2_fu_3897_p3;
        flag_d_max8_5_3_reg_6270 <= flag_d_max8_5_3_fu_3885_p3;
        flag_d_min8_5_2_reg_6260 <= flag_d_min8_5_2_fu_3856_p3;
        flag_d_min8_5_3_reg_6254 <= flag_d_min8_5_3_fu_3844_p3;
        tmp_62_reg_6265 <= tmp_62_fu_3863_p1;
        tmp_78_reg_6281 <= tmp_78_fu_3904_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it18) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it18) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it18))) begin
        flag_d_max8_5_reg_6225 <= grp_image_filter_reg_int_s_fu_722_ap_return;
        flag_d_min8_5_reg_6218 <= grp_image_filter_reg_int_s_fu_717_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it21) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it21) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it21) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it21))) begin
        flag_d_max8_7_2_reg_6350 <= flag_d_max8_7_2_fu_4025_p3;
        flag_d_max8_7_3_reg_6344 <= flag_d_max8_7_3_fu_4013_p3;
        flag_d_min8_7_2_reg_6334 <= flag_d_min8_7_2_fu_3984_p3;
        flag_d_min8_7_3_reg_6328 <= flag_d_min8_7_3_fu_3972_p3;
        tmp_64_reg_6339 <= tmp_64_fu_3991_p1;
        tmp_80_reg_6355 <= tmp_80_fu_4032_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it20) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it20) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it20))) begin
        flag_d_max8_7_reg_6299 <= grp_image_filter_reg_int_s_fu_732_ap_return;
        flag_d_min8_7_reg_6292 <= grp_image_filter_reg_int_s_fu_727_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it23) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it23) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it23) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it23))) begin
        flag_d_max8_9_2_reg_6424 <= flag_d_max8_9_2_fu_4153_p3;
        flag_d_max8_9_3_reg_6418 <= flag_d_max8_9_3_fu_4141_p3;
        flag_d_min8_9_2_reg_6408 <= flag_d_min8_9_2_fu_4112_p3;
        flag_d_min8_9_3_reg_6402 <= flag_d_min8_9_3_fu_4100_p3;
        tmp_66_reg_6413 <= tmp_66_fu_4119_p1;
        tmp_82_reg_6429 <= tmp_82_fu_4160_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it22) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it22) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it22))) begin
        flag_d_max8_9_reg_6373 <= grp_image_filter_reg_int_s_fu_742_ap_return;
        flag_d_min8_9_reg_6366 <= grp_image_filter_reg_int_s_fu_737_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_V_reg_5135 <= i_V_fu_802_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond1_fu_797_p2))) begin
        icmp_reg_5155 <= icmp_fu_835_p2;
        tmp_3_reg_5140 <= tmp_3_fu_808_p2;
        tmp_4_reg_5145 <= tmp_4_fu_813_p2;
        tmp_5_reg_5150 <= tmp_5_fu_819_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it11) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it11))) begin
        iscorner_2_i_s_reg_5918 <= iscorner_2_i_s_fu_2873_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        j_V_reg_5164 <= j_V_fu_846_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == exitcond_fu_841_p2) & ~(ap_const_lv1_0 == or_cond_fu_857_p2))) begin
        k_buf_val_0_V_addr_reg_5174 <= tmp_s_fu_862_p1;
        k_buf_val_1_V_addr_reg_5180 <= tmp_s_fu_862_p1;
        k_buf_val_2_V_addr_reg_5186 <= tmp_s_fu_862_p1;
        k_buf_val_3_V_addr_reg_5192 <= tmp_s_fu_862_p1;
        k_buf_val_4_V_addr_reg_5198 <= tmp_s_fu_862_p1;
        k_buf_val_5_V_addr_reg_5204 <= tmp_s_fu_862_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it9) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it9))) begin
        not_or_cond11_reg_5888 <= not_or_cond11_fu_2820_p2;
        p_iscorner_0_i_13_reg_5878 <= p_iscorner_0_i_13_fu_2790_p2;
        tmp11_reg_5903 <= tmp11_fu_2836_p2;
        tmp15_reg_5908 <= tmp15_fu_2840_p2;
        tmp2_reg_5898 <= tmp2_fu_2831_p2;
        tmp_185_15_reg_5883 <= tmp_185_15_fu_2808_p2;
        tmp_185_16_reg_5893 <= tmp_185_16_fu_2825_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == exitcond_fu_841_p2))) begin
        or_cond1_reg_5210 <= or_cond1_fu_878_p2;
        or_cond4_reg_5214 <= or_cond4_fu_899_p2;
        or_cond_reg_5169 <= or_cond_fu_857_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it1))) begin
        phitmp1_reg_5238 <= phitmp1_fu_1314_p3;
        phitmp_1_reg_5268 <= phitmp_1_fu_1360_p3;
        phitmp_2_reg_5298 <= phitmp_2_fu_1406_p3;
        phitmp_3_reg_5328 <= phitmp_3_fu_1452_p3;
        r_V_1_1_reg_5257 <= r_V_1_1_fu_1342_p2;
        r_V_1_2_reg_5287 <= r_V_1_2_fu_1388_p2;
        r_V_1_3_reg_5317 <= r_V_1_3_fu_1434_p2;
        r_V_1_4_reg_5347 <= r_V_1_4_fu_1480_p2;
        r_V_1_5_reg_5378 <= r_V_1_5_fu_1512_p2;
        r_V_1_6_reg_5409 <= r_V_1_6_fu_1544_p2;
        r_V_1_7_reg_5440 <= r_V_1_7_fu_1576_p2;
        r_V_1_reg_5227 <= r_V_1_fu_1296_p2;
        r_V_2_reg_5278 <= r_V_2_fu_1378_p2;
        r_V_3_reg_5308 <= r_V_3_fu_1424_p2;
        r_V_4_reg_5338 <= r_V_4_fu_1470_p2;
        r_V_5_reg_5369 <= r_V_5_fu_1502_p2;
        r_V_6_reg_5400 <= r_V_6_fu_1534_p2;
        r_V_7_reg_5431 <= r_V_7_fu_1566_p2;
        r_V_reg_5218 <= r_V_fu_1286_p2;
        r_V_s_reg_5248 <= r_V_s_fu_1332_p2;
        tmp_176_4_reg_5358 <= tmp_176_4_fu_1486_p2;
        tmp_176_5_reg_5389 <= tmp_176_5_fu_1518_p2;
        tmp_176_6_reg_5420 <= tmp_176_6_fu_1550_p2;
        tmp_176_7_reg_5451 <= tmp_176_7_fu_1582_p2;
        tmp_177_4_reg_5364 <= tmp_177_4_fu_1492_p2;
        tmp_177_5_reg_5395 <= tmp_177_5_fu_1524_p2;
        tmp_177_6_reg_5426 <= tmp_177_6_fu_1556_p2;
        tmp_177_7_reg_5457 <= tmp_177_7_fu_1588_p2;
        tmp_40_reg_5243 <= tmp_40_fu_1322_p2;
        tmp_42_reg_5273 <= tmp_42_fu_1368_p2;
        tmp_44_reg_5303 <= tmp_44_fu_1414_p2;
        tmp_46_reg_5333 <= tmp_46_fu_1460_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it31) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it31) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it31) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it31))) begin
        phitmp2_reg_6684 <= phitmp2_fu_4602_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it6) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond5_reg_5506_pp0_it6))) begin
        phitmp8_reg_5811 <= phitmp8_fu_2603_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it10) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it10))) begin
        tmp14_reg_5913 <= tmp14_fu_2864_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_180)) begin
        tmp_12_reg_5126 <= tmp_12_fu_791_p2;
        tmp_36_reg_5111 <= tmp_36_fu_777_p1;
        tmp_37_reg_5116 <= tmp_37_fu_781_p1;
        tmp_6_reg_5121 <= tmp_6_fu_785_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it14) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_5169_pp0_it14) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it14) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it14))) begin
        tmp_19_reg_6012 <= tmp_19_fu_3265_p2;
        tmp_23_reg_6017 <= tmp_23_fu_3271_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it26) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it26) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it26))) begin
        tmp_211_1_reg_6514 <= grp_image_filter_reg_int_s_fu_757_ap_return;
        tmp_226_1_reg_6521 <= grp_image_filter_reg_int_s_fu_762_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it28) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it28) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it28))) begin
        tmp_211_2_reg_6588 <= grp_image_filter_reg_int_s_fu_767_ap_return;
        tmp_226_2_reg_6595 <= grp_image_filter_reg_int_s_fu_772_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it24) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it24) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it24))) begin
        tmp_211_s_reg_6440 <= grp_image_filter_reg_int_s_fu_747_ap_return;
        tmp_226_s_reg_6447 <= grp_image_filter_reg_int_s_fu_752_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_reg_5160 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_reg_5169) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        win_val_0_V_2_1_fu_156 <= win_val_0_V_3_fu_160;
        win_val_0_V_2_fu_152 <= win_val_0_V_2_1_fu_156;
        win_val_0_V_3_fu_160 <= win_val_0_V_4_fu_164;
        win_val_0_V_4_fu_164 <= win_val_0_V_5_fu_168;
        win_val_0_V_5_fu_168 <= k_buf_val_0_V_q0;
        win_val_1_V_1_1_fu_176 <= win_val_1_V_2_fu_180;
        win_val_1_V_1_fu_172 <= win_val_1_V_1_1_fu_176;
        win_val_1_V_2_fu_180 <= win_val_1_V_3_fu_184;
        win_val_1_V_3_fu_184 <= win_val_1_V_4_fu_188;
        win_val_1_V_4_fu_188 <= win_val_1_V_5_fu_192;
        win_val_1_V_5_fu_192 <= k_buf_val_1_V_q0;
        win_val_2_V_0_1_fu_200 <= win_val_2_V_1_fu_204;
        win_val_2_V_0_fu_196 <= win_val_2_V_0_1_fu_200;
        win_val_2_V_1_fu_204 <= win_val_2_V_2_fu_208;
        win_val_2_V_2_fu_208 <= win_val_2_V_3_fu_212;
        win_val_2_V_3_fu_212 <= win_val_2_V_4_fu_216;
        win_val_2_V_4_fu_216 <= win_val_2_V_5_fu_220;
        win_val_2_V_5_fu_220 <= k_buf_val_2_V_q0;
        win_val_3_V_0_1_fu_228 <= win_val_3_V_1_fu_232;
        win_val_3_V_0_fu_224 <= win_val_3_V_0_1_fu_228;
        win_val_3_V_1_fu_232 <= win_val_3_V_2_fu_236;
        win_val_3_V_2_fu_236 <= win_val_3_V_3_fu_240;
        win_val_3_V_3_fu_240 <= win_val_3_V_4_fu_244;
        win_val_3_V_4_fu_244 <= win_val_3_V_5_fu_248;
        win_val_3_V_5_fu_248 <= k_buf_val_3_V_q0;
        win_val_4_V_0_1_fu_256 <= win_val_4_V_1_fu_260;
        win_val_4_V_0_fu_252 <= win_val_4_V_0_1_fu_256;
        win_val_4_V_1_fu_260 <= win_val_4_V_2_fu_264;
        win_val_4_V_2_fu_264 <= win_val_4_V_3_fu_268;
        win_val_4_V_3_fu_268 <= win_val_4_V_4_fu_272;
        win_val_4_V_4_fu_272 <= win_val_4_V_5_fu_276;
        win_val_4_V_5_fu_276 <= k_buf_val_4_V_q0;
        win_val_5_V_1_1_fu_284 <= win_val_5_V_2_fu_288;
        win_val_5_V_1_fu_280 <= win_val_5_V_1_1_fu_284;
        win_val_5_V_2_fu_288 <= win_val_5_V_3_fu_292;
        win_val_5_V_3_fu_292 <= win_val_5_V_4_fu_296;
        win_val_5_V_4_fu_296 <= win_val_5_V_5_fu_300;
        win_val_5_V_5_fu_300 <= k_buf_val_5_V_q0;
        win_val_6_V_2_1_fu_308 <= win_val_6_V_3_fu_312;
        win_val_6_V_2_fu_304 <= win_val_6_V_2_1_fu_308;
        win_val_6_V_3_fu_312 <= win_val_6_V_4_fu_316;
        win_val_6_V_4_fu_316 <= win_val_6_V_5_fu_320;
        win_val_6_V_5_fu_320 <= p_src_data_stream_V_dout;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or exitcond1_fu_797_p2 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond1_fu_797_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (exitcond1_fu_797_p2 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond1_fu_797_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_2 assign process. ///
always @ (ap_sig_bdd_48)
begin
    if (ap_sig_bdd_48) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_23)
begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_196)
begin
    if (ap_sig_bdd_196) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st39_fsm_3 assign process. ///
always @ (ap_sig_bdd_2037)
begin
    if (ap_sig_bdd_2037) begin
        ap_sig_cseq_ST_st39_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st39_fsm_3 = ap_const_logic_0;
    end
end

/// core_1_phi_fu_527_p6 assign process. ///
always @ (ap_reg_ppiten_pp0_it33 or ap_reg_ppstg_exitcond_reg_5160_pp0_it32 or ap_reg_ppstg_or_cond1_reg_5210_pp0_it32 or ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it32 or phitmp2_reg_6684 or ap_reg_phiprechg_core_1_reg_523pp0_it33)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it32) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it32) & ~(ap_const_lv1_0 == ap_reg_ppstg_iscorner_2_i_s_reg_5918_pp0_it32))) begin
        core_1_phi_fu_527_p6 = phitmp2_reg_6684;
    end else begin
        core_1_phi_fu_527_p6 = ap_reg_phiprechg_core_1_reg_523pp0_it33;
    end
end

/// core_buf_val_0_V_ce0 assign process. ///
always @ (ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it32 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        core_buf_val_0_V_ce0 = ap_const_logic_1;
    end else begin
        core_buf_val_0_V_ce0 = ap_const_logic_0;
    end
end

/// core_buf_val_0_V_ce1 assign process. ///
always @ (ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it33 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        core_buf_val_0_V_ce1 = ap_const_logic_1;
    end else begin
        core_buf_val_0_V_ce1 = ap_const_logic_0;
    end
end

/// core_buf_val_0_V_we1 assign process. ///
always @ (ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it33 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35 or ap_reg_ppstg_exitcond_reg_5160_pp0_it32)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it32))) begin
        core_buf_val_0_V_we1 = ap_const_logic_1;
    end else begin
        core_buf_val_0_V_we1 = ap_const_logic_0;
    end
end

/// core_buf_val_1_V_ce0 assign process. ///
always @ (ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it32 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        core_buf_val_1_V_ce0 = ap_const_logic_1;
    end else begin
        core_buf_val_1_V_ce0 = ap_const_logic_0;
    end
end

/// core_buf_val_1_V_ce1 assign process. ///
always @ (ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it33 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        core_buf_val_1_V_ce1 = ap_const_logic_1;
    end else begin
        core_buf_val_1_V_ce1 = ap_const_logic_0;
    end
end

/// core_buf_val_1_V_we1 assign process. ///
always @ (ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it33 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        core_buf_val_1_V_we1 = ap_const_logic_1;
    end else begin
        core_buf_val_1_V_we1 = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_537_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_537_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_537_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_542_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_542_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_542_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_547_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_547_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_547_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_552_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_552_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_552_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_557_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_557_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_557_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_562_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_562_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_562_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_567_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_567_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_567_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_572_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_572_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_572_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_577_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_577_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_577_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_582_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_582_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_582_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_587_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_587_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_587_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_592_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_592_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_592_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_597_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_597_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_597_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_602_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_602_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_602_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_607_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_607_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_607_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_612_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_612_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_612_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_617_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_617_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_617_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_622_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_622_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_622_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_627_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_627_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_627_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_632_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_632_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_632_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_637_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_637_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_637_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_642_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_642_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_642_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_647_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_647_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_647_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_652_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_652_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_652_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_657_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_657_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_657_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_662_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_662_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_662_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_667_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_667_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_667_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_672_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_672_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_672_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_677_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_677_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_677_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_682_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_682_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_682_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_687_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_687_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_687_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_692_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_692_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_692_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_697_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_697_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_697_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_702_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_702_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_702_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_707_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_707_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_707_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_712_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_712_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_712_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_717_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_717_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_717_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_722_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_722_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_722_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_727_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_727_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_727_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_732_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_732_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_732_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_737_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_737_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_737_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_742_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_742_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_742_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_747_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_747_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_747_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_752_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_752_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_752_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_757_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_757_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_757_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_762_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_762_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_762_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_767_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_767_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_767_ap_ce = ap_const_logic_0;
    end
end

/// grp_image_filter_reg_int_s_fu_772_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        grp_image_filter_reg_int_s_fu_772_ap_ce = ap_const_logic_1;
    end else begin
        grp_image_filter_reg_int_s_fu_772_ap_ce = ap_const_logic_0;
    end
end

/// k_buf_val_0_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_0_V_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_0_V_ce0 = ap_const_logic_0;
    end
end

/// k_buf_val_0_V_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_0_V_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_0_V_ce1 = ap_const_logic_0;
    end
end

/// k_buf_val_0_V_we1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or exitcond_reg_5160 or or_cond_reg_5169 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_reg_5160 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_reg_5169) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_0_V_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_0_V_we1 = ap_const_logic_0;
    end
end

/// k_buf_val_1_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_1_V_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_1_V_ce0 = ap_const_logic_0;
    end
end

/// k_buf_val_1_V_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_1_V_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_1_V_ce1 = ap_const_logic_0;
    end
end

/// k_buf_val_1_V_we1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or exitcond_reg_5160 or or_cond_reg_5169 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_reg_5160 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_reg_5169) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_1_V_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_1_V_we1 = ap_const_logic_0;
    end
end

/// k_buf_val_2_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_2_V_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_2_V_ce0 = ap_const_logic_0;
    end
end

/// k_buf_val_2_V_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_2_V_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_2_V_ce1 = ap_const_logic_0;
    end
end

/// k_buf_val_2_V_we1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or exitcond_reg_5160 or or_cond_reg_5169 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_reg_5160 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_reg_5169) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_2_V_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_2_V_we1 = ap_const_logic_0;
    end
end

/// k_buf_val_3_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_3_V_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_3_V_ce0 = ap_const_logic_0;
    end
end

/// k_buf_val_3_V_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_3_V_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_3_V_ce1 = ap_const_logic_0;
    end
end

/// k_buf_val_3_V_we1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or exitcond_reg_5160 or or_cond_reg_5169 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_reg_5160 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_reg_5169) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_3_V_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_3_V_we1 = ap_const_logic_0;
    end
end

/// k_buf_val_4_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_4_V_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_4_V_ce0 = ap_const_logic_0;
    end
end

/// k_buf_val_4_V_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_4_V_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_4_V_ce1 = ap_const_logic_0;
    end
end

/// k_buf_val_4_V_we1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or exitcond_reg_5160 or or_cond_reg_5169 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_reg_5160 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_reg_5169) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_4_V_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_4_V_we1 = ap_const_logic_0;
    end
end

/// k_buf_val_5_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_5_V_ce0 = ap_const_logic_1;
    end else begin
        k_buf_val_5_V_ce0 = ap_const_logic_0;
    end
end

/// k_buf_val_5_V_ce1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_5_V_ce1 = ap_const_logic_1;
    end else begin
        k_buf_val_5_V_ce1 = ap_const_logic_0;
    end
end

/// k_buf_val_5_V_we1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or exitcond_reg_5160 or or_cond_reg_5169 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_reg_5160 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_reg_5169) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        k_buf_val_5_V_we1 = ap_const_logic_1;
    end else begin
        k_buf_val_5_V_we1 = ap_const_logic_0;
    end
end

/// p_1_phi_fu_515_p4 assign process. ///
always @ (p_1_reg_511 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or exitcond_reg_5160 or ap_reg_ppiten_pp0_it1 or j_V_reg_5164)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_reg_5160 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        p_1_phi_fu_515_p4 = j_V_reg_5164;
    end else begin
        p_1_phi_fu_515_p4 = p_1_reg_511;
    end
end

/// p_mask_data_stream_V_write assign process. ///
always @ (ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_or_cond4_reg_5214_pp0_it34 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_5214_pp0_it34) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        p_mask_data_stream_V_write = ap_const_logic_1;
    end else begin
        p_mask_data_stream_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_V_read assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or exitcond_reg_5160 or or_cond_reg_5169 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_reg_5160 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_reg_5169) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))))) begin
        p_src_data_stream_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it34 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35 or ap_sig_bdd_180 or exitcond1_fu_797_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_180) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_lv1_0 == exitcond1_fu_797_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it34)) & ~((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it34)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
                ap_NS_fsm = ap_ST_st39_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st39_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a0_2_cast_fu_3911_p1 = flag_d_min8_5_3_reg_6254;
assign a0_2_flag_d_min8_5_2_cast_fu_3954_p1 = a0_2_flag_d_min8_5_2_reg_6306;
assign a0_2_flag_d_min8_5_2_fu_3919_p3 = ((tmp_233_2_fu_3914_p2[0:0]===1'b1)? flag_d_min8_5_3_reg_6254: tmp_62_reg_6265);
assign a0_3_cast_fu_4039_p1 = flag_d_min8_7_3_reg_6328;
assign a0_3_flag_d_min8_7_2_cast_fu_4082_p1 = a0_3_flag_d_min8_7_2_reg_6380;
assign a0_3_flag_d_min8_7_2_fu_4047_p3 = ((tmp_233_3_fu_4042_p2[0:0]===1'b1)? flag_d_min8_7_3_reg_6328: tmp_64_reg_6339);
assign a0_4_cast_fu_4167_p1 = flag_d_min8_9_3_reg_6402;
assign a0_4_flag_d_min8_9_2_cast_fu_4210_p1 = a0_4_flag_d_min8_9_2_reg_6454;
assign a0_4_flag_d_min8_9_2_fu_4175_p3 = ((tmp_233_4_fu_4170_p2[0:0]===1'b1)? flag_d_min8_9_3_reg_6402: tmp_66_reg_6413);
assign a0_5_cast_fu_4295_p1 = a0_5_reg_6476;
assign a0_5_fu_4228_p3 = ((tmp_217_5_fu_4222_p2[0:0]===1'b1)? a0_4_flag_d_min8_9_2_reg_6454: tmp_67_fu_4218_p1);
assign a0_5_tmp_232_5_cast_fu_4338_p1 = a0_5_tmp_232_5_reg_6528;
assign a0_5_tmp_232_5_fu_4303_p3 = ((tmp_233_5_fu_4298_p2[0:0]===1'b1)? a0_5_reg_6476: tmp_68_reg_6487);
assign a0_6_cast_fu_4423_p1 = a0_6_reg_6550;
assign a0_6_fu_4356_p3 = ((tmp_217_6_fu_4350_p2[0:0]===1'b1)? a0_5_tmp_232_5_reg_6528: tmp_69_fu_4346_p1);
assign a0_6_tmp_232_6_cast_fu_4466_p1 = a0_6_tmp_232_6_reg_6602;
assign a0_6_tmp_232_6_fu_4431_p3 = ((tmp_233_6_fu_4426_p2[0:0]===1'b1)? a0_6_reg_6550: tmp_70_reg_6561);
assign a0_7_cast_fu_4552_p1 = a0_7_reg_6624;
assign a0_7_fu_4484_p3 = ((tmp_217_7_fu_4478_p2[0:0]===1'b1)? a0_6_tmp_232_6_reg_6602: tmp_71_fu_4474_p1);
assign a0_7_tmp_232_7_fu_4560_p3 = ((tmp_233_7_fu_4555_p2[0:0]===1'b1)? a0_7_reg_6624: tmp_72_reg_6635);
assign a0_cast_fu_3783_p1 = flag_d_min8_3_3_reg_6180;
assign a0_flag_d_min8_3_2_cast_fu_3826_p1 = a0_flag_d_min8_3_2_reg_6232;
assign a0_flag_d_min8_3_2_fu_3791_p3 = ((tmp_233_1_fu_3786_p2[0:0]===1'b1)? flag_d_min8_3_3_reg_6180: tmp_59_reg_6191);
assign ap_reg_phiprechg_core_1_reg_523pp0_it0 = 'bx;

/// ap_sig_bdd_136 assign process. ///
always @ (p_mask_data_stream_V_full_n or ap_reg_ppstg_or_cond4_reg_5214_pp0_it34)
begin
    ap_sig_bdd_136 = ((p_mask_data_stream_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond4_reg_5214_pp0_it34));
end

/// ap_sig_bdd_180 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_180 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_196 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_196 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_2037 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_2037 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_2070 assign process. ///
always @ (ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it12 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    ap_sig_bdd_2070 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))));
end

/// ap_sig_bdd_2113 assign process. ///
always @ (exitcond_fu_841_p2 or or_cond1_fu_878_p2)
begin
    ap_sig_bdd_2113 = ((ap_const_lv1_0 == exitcond_fu_841_p2) & (ap_const_lv1_0 == or_cond1_fu_878_p2));
end

/// ap_sig_bdd_2126 assign process. ///
always @ (ap_reg_ppstg_exitcond_reg_5160_pp0_it11 or ap_reg_ppstg_or_cond1_reg_5210_pp0_it11 or iscorner_2_i_s_fu_2873_p2)
begin
    ap_sig_bdd_2126 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_5160_pp0_it11) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_5210_pp0_it11) & (ap_const_lv1_0 == iscorner_2_i_s_fu_2873_p2));
end

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_23 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_250 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_61 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_136 or ap_reg_ppiten_pp0_it35)
begin
    ap_sig_bdd_250 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_61 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_136 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35))));
end

/// ap_sig_bdd_48 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_48 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_61 assign process. ///
always @ (p_src_data_stream_V_empty_n or exitcond_reg_5160 or or_cond_reg_5169)
begin
    ap_sig_bdd_61 = ((p_src_data_stream_V_empty_n == ap_const_logic_0) & (exitcond_reg_5160 == ap_const_lv1_0) & ~(ap_const_lv1_0 == or_cond_reg_5169));
end
assign b0_2_cast_fu_3931_p1 = $signed(flag_d_max8_5_3_reg_6270);
assign b0_2_flag_d_max8_5_2_cast_fu_3995_p1 = $signed(b0_2_flag_d_max8_5_2_reg_6317);
assign b0_2_flag_d_max8_5_2_fu_3939_p3 = ((tmp_240_2_fu_3934_p2[0:0]===1'b1)? flag_d_max8_5_3_reg_6270: tmp_78_reg_6281);
assign b0_3_cast_fu_4059_p1 = $signed(flag_d_max8_7_3_reg_6344);
assign b0_3_flag_d_max8_7_2_cast_fu_4123_p1 = $signed(b0_3_flag_d_max8_7_2_reg_6391);
assign b0_3_flag_d_max8_7_2_fu_4067_p3 = ((tmp_240_3_fu_4062_p2[0:0]===1'b1)? flag_d_max8_7_3_reg_6344: tmp_80_reg_6355);
assign b0_4_cast_fu_4187_p1 = $signed(flag_d_max8_9_3_reg_6418);
assign b0_4_flag_d_max8_9_2_cast_fu_4251_p1 = $signed(b0_4_flag_d_max8_9_2_reg_6465);
assign b0_4_flag_d_max8_9_2_fu_4195_p3 = ((tmp_240_4_fu_4190_p2[0:0]===1'b1)? flag_d_max8_9_3_reg_6418: tmp_82_reg_6429);
assign b0_5_cast_fu_4315_p1 = $signed(b0_5_reg_6492);
assign b0_5_fu_4269_p3 = ((tmp_228_5_fu_4263_p2[0:0]===1'b1)? b0_4_flag_d_max8_9_2_reg_6465: tmp_83_fu_4259_p1);
assign b0_5_tmp_239_5_cast_fu_4379_p1 = $signed(b0_5_tmp_239_5_reg_6539);
assign b0_5_tmp_239_5_fu_4323_p3 = ((tmp_240_5_fu_4318_p2[0:0]===1'b1)? b0_5_reg_6492: tmp_84_reg_6503);
assign b0_6_cast_fu_4443_p1 = $signed(b0_6_reg_6566);
assign b0_6_fu_4397_p3 = ((tmp_228_6_fu_4391_p2[0:0]===1'b1)? b0_5_tmp_239_5_reg_6539: tmp_85_fu_4387_p1);
assign b0_6_tmp_239_6_cast_fu_4507_p1 = $signed(b0_6_tmp_239_6_reg_6613);
assign b0_6_tmp_239_6_fu_4451_p3 = ((tmp_240_6_fu_4446_p2[0:0]===1'b1)? b0_6_reg_6566: tmp_86_reg_6577);
assign b0_7_cast_fu_4566_p1 = $signed(b0_7_reg_6640);
assign b0_7_fu_4525_p3 = ((tmp_228_7_fu_4519_p2[0:0]===1'b1)? b0_6_tmp_239_6_reg_6613: tmp_87_fu_4515_p1);
assign b0_cast_63_fu_3803_p1 = $signed(flag_d_max8_3_3_reg_6196);
assign b0_cast_fu_3675_p1 = $signed(flag_d_max8_1_3_reg_6062);
assign b0_flag_d_max8_1_2_cast_fu_3739_p1 = $signed(b0_flag_d_max8_1_2_reg_6169);
assign b0_flag_d_max8_1_2_fu_3683_p3 = ((tmp_26_fu_3678_p2[0:0]===1'b1)? flag_d_max8_1_3_reg_6062: tmp_74_reg_6073);
assign b0_flag_d_max8_3_2_cast_fu_3867_p1 = $signed(b0_flag_d_max8_3_2_reg_6243);
assign b0_flag_d_max8_3_2_fu_3811_p3 = ((tmp_240_1_fu_3806_p2[0:0]===1'b1)? flag_d_max8_3_3_reg_6196: tmp_76_reg_6207);
assign core_buf_val_0_V_address0 = tmp_2_fu_4586_p1;
assign core_buf_val_0_V_address1 = core_buf_val_0_V_addr_reg_6672;
assign core_buf_val_0_V_d1 = core_buf_val_1_V_q0;
assign core_buf_val_1_V_address0 = tmp_2_fu_4586_p1;
assign core_buf_val_1_V_address1 = core_buf_val_1_V_addr_reg_6678;
assign core_buf_val_1_V_d1 = core_win_val_2_V_2_fu_4640_p3;
assign core_win_val_0_V_2_fu_4614_p1 = core_buf_val_0_V_q0;
assign core_win_val_1_V_2_fu_4618_p1 = core_buf_val_1_V_q0;
assign core_win_val_2_V_2_cast_fu_4648_p1 = core_win_val_2_V_2_fu_4640_p3;
assign core_win_val_2_V_2_fu_4640_p3 = ((ap_reg_ppstg_or_cond_reg_5169_pp0_it32[0:0]===1'b1)? core_1_phi_fu_527_p6: ap_const_lv8_0);
assign count_1_fu_2410_p2 = (count_1_i_1_fu_2400_p3 + ap_const_lv4_1);
assign count_1_i_0_op_op112_op_fu_1860_p3 = ((or_cond5_fu_1758_p2[0:0]===1'b1)? ap_const_lv4_8: ap_const_lv4_9);
assign count_1_i_10_fu_2639_p3 = ((ap_reg_ppstg_or_cond5_reg_5506_pp0_it7[0:0]===1'b1)? ap_const_lv5_2: phitmp8_reg_5811);
assign count_1_i_11_fu_2662_p3 = ((ap_reg_ppstg_or_cond6_reg_5512_pp0_it7[0:0]===1'b1)? ap_const_lv5_1: count_1_i_10_fu_2639_p3);
assign count_1_i_12_fu_2681_p3 = ((ap_reg_ppstg_or_cond7_reg_5517_pp0_it7[0:0]===1'b1)? ap_const_lv5_2: phitmp9_fu_2675_p2);
assign count_1_i_13_fu_2734_p3 = ((ap_reg_ppstg_or_cond8_reg_5522_pp0_it8[0:0]===1'b1)? ap_const_lv5_1: count_1_i_12_reg_5841);
assign count_1_i_14_fu_2758_p3 = ((ap_reg_ppstg_or_cond9_reg_5528_pp0_it8[0:0]===1'b1)? ap_const_lv5_2: phitmp10_fu_2752_p2);
assign count_1_i_15_fu_2796_p3 = ((ap_reg_ppstg_or_cond2_reg_5629_pp0_it9[0:0]===1'b1)? ap_const_lv5_1: count_1_i_14_reg_5867);
assign count_1_i_1_fu_2400_p3 = ((or_cond14_reg_5728[0:0]===1'b1)? ap_const_lv4_1: count_1_i_s_reg_5722);
assign count_1_i_2_fu_2444_p3 = ((or_cond15_fu_2406_p2[0:0]===1'b1)? ap_const_lv4_2: phitmp6_fu_2422_p2);
assign count_1_i_2_op_op_fu_2004_p3 = ((tmp_16_reg_5569[0:0]===1'b1)? phitmp43_op_op_cast_cast_cast_reg_5564: count_1_i_0_op_op112_op_reg_5559);
assign count_1_i_3_cast_fu_2534_p1 = count_1_i_3_reg_5775;
assign count_1_i_3_fu_2479_p3 = ((or_cond16_fu_2461_p2[0:0]===1'b1)? ap_const_lv4_1: count_1_i_2_fu_2444_p3);
assign count_1_i_4_fu_2566_p3 = ((or_cond17_reg_5780[0:0]===1'b1)? ap_const_lv5_2: phitmp7_fu_2549_p2);
assign count_1_i_4_op_fu_2020_p3 = ((tmp_17_fu_2016_p2[0:0]===1'b1)? phitmp42_op_cast_cast_cast_fu_2009_p3: count_1_i_2_op_op_fu_2004_p3);
assign count_1_i_5_fu_2590_p3 = ((or_cond18_reg_5790[0:0]===1'b1)? ap_const_lv5_1: count_1_i_4_fu_2566_p3);
assign count_1_i_6_fu_2042_p3 = ((tmp_18_fu_2036_p2[0:0]===1'b1)? phitmp3_cast_cast_cast_fu_2028_p3: count_1_i_4_op_fu_2020_p3);
assign count_1_i_7_fu_2065_p3 = ((or_cond10_fu_2059_p2[0:0]===1'b1)? ap_const_lv4_1: count_1_i_6_fu_2042_p3);
assign count_1_i_8_fu_2227_p3 = ((or_cond11_reg_5650[0:0]===1'b1)? ap_const_lv4_2: phitmp4_fu_2211_p2);
assign count_1_i_9_fu_2260_p3 = ((or_cond12_fu_2234_p2[0:0]===1'b1)? ap_const_lv4_1: count_1_i_8_fu_2227_p3);
assign count_1_i_s_fu_2295_p3 = ((or_cond13_fu_2277_p2[0:0]===1'b1)? ap_const_lv4_2: phitmp5_fu_2283_p2);
assign count_2_fu_2537_p2 = (count_1_i_3_cast_fu_2534_p1 + ap_const_lv5_1);
assign count_3_fu_2597_p2 = (count_1_i_5_fu_2590_p3 + ap_const_lv5_1);
assign count_4_fu_2669_p2 = (count_1_i_11_fu_2662_p3 + ap_const_lv5_1);
assign count_5_fu_2740_p2 = (count_1_i_13_fu_2734_p3 + ap_const_lv5_1);
assign count_6_fu_2802_p2 = (count_1_i_15_fu_2796_p3 + ap_const_lv5_1);
assign count_8_fu_2200_p2 = (count_1_i_7_reg_5644 + ap_const_lv4_1);
assign count_s_fu_2362_p2 = (count_1_i_9_reg_5712 + ap_const_lv4_1);
assign exitcond1_fu_797_p2 = (p_s_reg_500 == tmp_12_reg_5126? 1'b1: 1'b0);
assign exitcond_fu_841_p2 = (p_1_phi_fu_515_p4 == tmp_6_reg_5121? 1'b1: 1'b0);
assign flag_d_assign_10_fu_4164_p1 = $signed(ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it24);
assign flag_d_assign_11_fu_3695_p1 = $signed(ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it17);
assign flag_d_assign_12_fu_4292_p1 = $signed(ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it26);
assign flag_d_assign_13_fu_3823_p1 = $signed(ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it19);
assign flag_d_assign_14_fu_4420_p1 = $signed(ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it28);
assign flag_d_assign_15_fu_3951_p1 = $signed(ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it21);
assign flag_d_assign_1_fu_4079_p1 = $signed(ap_reg_ppstg_r_V_s_reg_5248_pp0_it23);
assign flag_d_assign_2_fu_3500_p1 = $signed(ap_reg_ppstg_r_V_2_reg_5278_pp0_it16);
assign flag_d_assign_3_fu_4207_p1 = $signed(ap_reg_ppstg_r_V_3_reg_5308_pp0_it25);
assign flag_d_assign_4_fu_3780_p1 = $signed(ap_reg_ppstg_r_V_4_reg_5338_pp0_it18);
assign flag_d_assign_5_fu_4335_p1 = $signed(ap_reg_ppstg_r_V_5_reg_5369_pp0_it27);
assign flag_d_assign_6_fu_3908_p1 = $signed(ap_reg_ppstg_r_V_6_reg_5400_pp0_it20);
assign flag_d_assign_7_fu_4463_p1 = $signed(ap_reg_ppstg_r_V_7_reg_5431_pp0_it29);
assign flag_d_assign_8_fu_4036_p1 = $signed(ap_reg_ppstg_r_V_1_reg_5227_pp0_it22);
assign flag_d_assign_9_fu_3277_p1 = $signed(ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it15);
assign flag_d_assign_s_fu_3146_p1 = $signed(ap_reg_ppstg_r_V_reg_5218_pp0_it14);
assign flag_d_max8_1_1_fu_3461_p3 = ((tmp_23_reg_6017[0:0]===1'b1)? flag_d_max8_1_reg_6005: flag_d_assign_s_reg_5980);
assign flag_d_max8_1_2_fu_3489_p3 = ((tmp_25_fu_3484_p2[0:0]===1'b1)? flag_d_max8_1_reg_6005: flag_d_assign_9_fu_3277_p1);
assign flag_d_max8_1_3_fu_3476_p3 = ((tmp_24_fu_3470_p2[0:0]===1'b1)? ap_const_lv9_1EC: tmp_73_fu_3466_p1);
assign flag_d_max8_3_1_fu_3742_p3 = ((tmp_221_1_reg_6175[0:0]===1'b1)? flag_d_max8_3_reg_6091: flag_d_assign_2_reg_6078);
assign flag_d_max8_3_2_fu_3769_p3 = ((tmp_236_1_fu_3764_p2[0:0]===1'b1)? flag_d_max8_3_reg_6091: flag_d_assign_11_fu_3695_p1);
assign flag_d_max8_3_3_fu_3757_p3 = ((tmp_228_1_fu_3751_p2[0:0]===1'b1)? b0_flag_d_max8_1_2_reg_6169: tmp_75_fu_3747_p1);
assign flag_d_max8_5_1_fu_3870_p3 = ((tmp_221_2_reg_6249[0:0]===1'b1)? flag_d_max8_5_reg_6225: flag_d_assign_4_reg_6212);
assign flag_d_max8_5_2_fu_3897_p3 = ((tmp_236_2_fu_3892_p2[0:0]===1'b1)? flag_d_max8_5_reg_6225: flag_d_assign_13_fu_3823_p1);
assign flag_d_max8_5_3_fu_3885_p3 = ((tmp_228_2_fu_3879_p2[0:0]===1'b1)? b0_flag_d_max8_3_2_reg_6243: tmp_77_fu_3875_p1);
assign flag_d_max8_7_1_fu_3998_p3 = ((tmp_221_3_reg_6323[0:0]===1'b1)? flag_d_max8_7_reg_6299: flag_d_assign_6_reg_6286);
assign flag_d_max8_7_2_fu_4025_p3 = ((tmp_236_3_fu_4020_p2[0:0]===1'b1)? flag_d_max8_7_reg_6299: flag_d_assign_15_fu_3951_p1);
assign flag_d_max8_7_3_fu_4013_p3 = ((tmp_228_3_fu_4007_p2[0:0]===1'b1)? b0_2_flag_d_max8_5_2_reg_6317: tmp_79_fu_4003_p1);
assign flag_d_max8_9_1_fu_4126_p3 = ((tmp_221_4_reg_6397[0:0]===1'b1)? flag_d_max8_9_reg_6373: flag_d_assign_8_reg_6360);
assign flag_d_max8_9_2_fu_4153_p3 = ((tmp_236_4_fu_4148_p2[0:0]===1'b1)? flag_d_max8_9_reg_6373: flag_d_assign_1_fu_4079_p1);
assign flag_d_max8_9_3_fu_4141_p3 = ((tmp_228_4_fu_4135_p2[0:0]===1'b1)? b0_3_flag_d_max8_7_2_reg_6391: tmp_81_fu_4131_p1);
assign flag_d_min8_1_0_flag_d_assign_s_fu_3422_p3 = ((tmp_19_reg_6012[0:0]===1'b1)? flag_d_min8_1_reg_5998: flag_d_assign_s_reg_5980);
assign flag_d_min8_1_1_fu_3450_p3 = ((tmp_21_fu_3445_p2[0:0]===1'b1)? flag_d_min8_1_reg_5998: flag_d_assign_9_fu_3277_p1);
assign flag_d_min8_3_1_fu_3701_p3 = ((tmp_209_1_reg_6164[0:0]===1'b1)? flag_d_min8_3_reg_6084: flag_d_assign_2_reg_6078);
assign flag_d_min8_3_2_fu_3728_p3 = ((tmp_231_1_fu_3723_p2[0:0]===1'b1)? flag_d_min8_3_reg_6084: flag_d_assign_11_fu_3695_p1);
assign flag_d_min8_3_3_fu_3716_p3 = ((tmp_217_1_fu_3710_p2[0:0]===1'b1)? sel_SEBB_reg_6158: tmp_58_fu_3706_p1);
assign flag_d_min8_5_1_fu_3829_p3 = ((tmp_209_2_reg_6238[0:0]===1'b1)? flag_d_min8_5_reg_6218: flag_d_assign_4_reg_6212);
assign flag_d_min8_5_2_fu_3856_p3 = ((tmp_231_2_fu_3851_p2[0:0]===1'b1)? flag_d_min8_5_reg_6218: flag_d_assign_13_fu_3823_p1);
assign flag_d_min8_5_3_fu_3844_p3 = ((tmp_217_2_fu_3838_p2[0:0]===1'b1)? a0_flag_d_min8_3_2_reg_6232: tmp_61_fu_3834_p1);
assign flag_d_min8_7_1_fu_3957_p3 = ((tmp_209_3_reg_6312[0:0]===1'b1)? flag_d_min8_7_reg_6292: flag_d_assign_6_reg_6286);
assign flag_d_min8_7_2_fu_3984_p3 = ((tmp_231_3_fu_3979_p2[0:0]===1'b1)? flag_d_min8_7_reg_6292: flag_d_assign_15_fu_3951_p1);
assign flag_d_min8_7_3_fu_3972_p3 = ((tmp_217_3_fu_3966_p2[0:0]===1'b1)? a0_2_flag_d_min8_5_2_reg_6306: tmp_63_fu_3962_p1);
assign flag_d_min8_9_1_fu_4085_p3 = ((tmp_209_4_reg_6386[0:0]===1'b1)? flag_d_min8_9_reg_6366: flag_d_assign_8_reg_6360);
assign flag_d_min8_9_2_fu_4112_p3 = ((tmp_231_4_fu_4107_p2[0:0]===1'b1)? flag_d_min8_9_reg_6366: flag_d_assign_1_fu_4079_p1);
assign flag_d_min8_9_3_fu_4100_p3 = ((tmp_217_4_fu_4094_p2[0:0]===1'b1)? a0_3_flag_d_min8_7_2_reg_6380: tmp_65_fu_4090_p1);
assign flag_val_V_assign_load_1_10_fu_2134_p3 = ((tmp_51_fu_2130_p2[0:0]===1'b1)? phitmp1_5_fu_2123_p3: ap_const_lv2_0);
assign flag_val_V_assign_load_1_11_fu_1719_p3 = ((tmp_52_fu_1715_p2[0:0]===1'b1)? phitmp_6_fu_1708_p3: ap_const_lv2_0);
assign flag_val_V_assign_load_1_12_fu_2166_p3 = ((tmp_53_fu_2160_p2[0:0]===1'b1)? phitmp1_6_fu_2152_p3: ap_const_lv2_0);
assign flag_val_V_assign_load_1_13_fu_1738_p3 = ((tmp_54_fu_1734_p2[0:0]===1'b1)? phitmp_7_fu_1727_p3: ap_const_lv2_0);
assign flag_val_V_assign_load_1_14_fu_2354_p3 = ((tmp_55_fu_2350_p2[0:0]===1'b1)? phitmp1_7_fu_2343_p3: ap_const_lv2_0);
assign flag_val_V_assign_load_1_1_fu_1632_p3 = ((tmp_42_reg_5273[0:0]===1'b1)? phitmp_1_reg_5268: ap_const_lv2_0);
assign flag_val_V_assign_load_1_2_fu_1648_p3 = ((tmp_44_reg_5303[0:0]===1'b1)? phitmp_2_reg_5298: ap_const_lv2_0);
assign flag_val_V_assign_load_1_3_fu_1936_p3 = ((tmp_45_fu_1932_p2[0:0]===1'b1)? phitmp1_2_fu_1925_p3: ap_const_lv2_0);
assign flag_val_V_assign_load_1_4_fu_1664_p3 = ((tmp_46_reg_5333[0:0]===1'b1)? phitmp_3_reg_5328: ap_const_lv2_0);
assign flag_val_V_assign_load_1_5_fu_1968_p3 = ((tmp_47_fu_1962_p2[0:0]===1'b1)? phitmp1_3_fu_1954_p3: ap_const_lv2_0);
assign flag_val_V_assign_load_1_6_fu_1681_p3 = ((tmp_48_fu_1677_p2[0:0]===1'b1)? phitmp_4_fu_1670_p3: ap_const_lv2_0);
assign flag_val_V_assign_load_1_7_fu_2115_p3 = ((tmp_49_fu_2111_p2[0:0]===1'b1)? phitmp1_4_fu_2104_p3: ap_const_lv2_0);
assign flag_val_V_assign_load_1_8_fu_1700_p3 = ((tmp_50_fu_1696_p2[0:0]===1'b1)? phitmp_5_fu_1689_p3: ap_const_lv2_0);
assign flag_val_V_assign_load_1_9_fu_1917_p3 = ((tmp_43_fu_1913_p2[0:0]===1'b1)? phitmp1_1_fu_1906_p3: ap_const_lv2_0);
assign flag_val_V_assign_load_1_s_fu_1594_p3 = ((tmp_40_reg_5243[0:0]===1'b1)? phitmp1_reg_5238: ap_const_lv2_0);
assign flag_val_V_assign_load_2_s_fu_1624_p3 = ((tmp_41_fu_1618_p2[0:0]===1'b1)? phitmp3_fu_1610_p3: ap_const_lv2_0);
assign grp_image_filter_reg_int_s_fu_537_in_r = $signed(tmp_193_1_fu_2882_p3);
assign grp_image_filter_reg_int_s_fu_542_in_r = $signed(tmp_203_1_fu_2897_p3);
assign grp_image_filter_reg_int_s_fu_547_in_r = $signed(tmp_193_3_fu_2912_p3);
assign grp_image_filter_reg_int_s_fu_552_in_r = $signed(tmp_203_3_fu_2927_p3);
assign grp_image_filter_reg_int_s_fu_557_in_r = $signed(tmp_193_5_fu_2942_p3);
assign grp_image_filter_reg_int_s_fu_562_in_r = $signed(tmp_203_5_fu_2957_p3);
assign grp_image_filter_reg_int_s_fu_567_in_r = $signed(tmp_193_7_fu_2972_p3);
assign grp_image_filter_reg_int_s_fu_572_in_r = $signed(tmp_203_7_fu_2987_p3);
assign grp_image_filter_reg_int_s_fu_577_in_r = ((tmp_192_1_fu_2998_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_537_ap_return: grp_image_filter_reg_int_s_fu_547_ap_return);
assign grp_image_filter_reg_int_s_fu_582_in_r = ((tmp_202_1_fu_3013_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_542_ap_return: grp_image_filter_reg_int_s_fu_552_ap_return);
assign grp_image_filter_reg_int_s_fu_587_in_r = ((tmp_192_5_fu_3056_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_557_ap_return: grp_image_filter_reg_int_s_fu_567_ap_return);
assign grp_image_filter_reg_int_s_fu_592_in_r = ((tmp_202_5_fu_3071_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_562_ap_return: grp_image_filter_reg_int_s_fu_572_ap_return);
assign grp_image_filter_reg_int_s_fu_597_in_r = $signed(tmp_193_9_fu_3090_p3);
assign grp_image_filter_reg_int_s_fu_602_in_r = $signed(tmp_203_9_fu_3105_p3);
assign grp_image_filter_reg_int_s_fu_607_in_r = ((tmp_199_1_fu_3116_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_577_ap_return: grp_image_filter_reg_int_s_fu_587_ap_return);
assign grp_image_filter_reg_int_s_fu_612_in_r = ((tmp_212_1_fu_3131_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_582_ap_return: grp_image_filter_reg_int_s_fu_592_ap_return);
assign grp_image_filter_reg_int_s_fu_617_in_r = $signed(tmp_193_s_fu_3153_p3);
assign grp_image_filter_reg_int_s_fu_622_in_r = $signed(tmp_203_s_fu_3168_p3);
assign grp_image_filter_reg_int_s_fu_627_in_r = $signed(tmp_193_2_fu_3183_p3);
assign grp_image_filter_reg_int_s_fu_632_in_r = $signed(tmp_203_2_fu_3198_p3);
assign grp_image_filter_reg_int_s_fu_637_in_r = $signed(tmp_193_4_fu_3213_p3);
assign grp_image_filter_reg_int_s_fu_642_in_r = $signed(tmp_203_4_fu_3228_p3);
assign grp_image_filter_reg_int_s_fu_647_in_r = ap_reg_ppstg_tmp_200_3_reg_5946_pp0_it14;
assign grp_image_filter_reg_int_s_fu_652_in_r = ap_reg_ppstg_tmp_213_3_reg_5951_pp0_it14;
assign grp_image_filter_reg_int_s_fu_657_in_r = ((tmp_192_7_fu_3239_p2[0:0]===1'b1)? ap_reg_ppstg_flag_d_min2_7_reg_5934_pp0_it14: grp_image_filter_reg_int_s_fu_597_ap_return);
assign grp_image_filter_reg_int_s_fu_662_in_r = ((tmp_202_7_fu_3252_p2[0:0]===1'b1)? ap_reg_ppstg_flag_d_max2_7_reg_5940_pp0_it14: grp_image_filter_reg_int_s_fu_602_ap_return);
assign grp_image_filter_reg_int_s_fu_667_in_r = ((tmp_192_9_fu_3280_p2[0:0]===1'b1)? flag_d_min2_9_reg_5986: grp_image_filter_reg_int_s_fu_617_ap_return);
assign grp_image_filter_reg_int_s_fu_672_in_r = ((tmp_202_9_fu_3293_p2[0:0]===1'b1)? flag_d_max2_9_reg_5992: grp_image_filter_reg_int_s_fu_622_ap_return);
assign grp_image_filter_reg_int_s_fu_677_in_r = ((tmp_192_s_fu_3306_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_617_ap_return: grp_image_filter_reg_int_s_fu_627_ap_return);
assign grp_image_filter_reg_int_s_fu_682_in_r = ((tmp_202_s_fu_3321_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_622_ap_return: grp_image_filter_reg_int_s_fu_632_ap_return);
assign grp_image_filter_reg_int_s_fu_687_in_r = ((tmp_192_2_fu_3336_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_627_ap_return: grp_image_filter_reg_int_s_fu_637_ap_return);
assign grp_image_filter_reg_int_s_fu_692_in_r = ((tmp_202_2_fu_3351_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_632_ap_return: grp_image_filter_reg_int_s_fu_642_ap_return);
assign grp_image_filter_reg_int_s_fu_697_in_r = ((tmp_192_4_fu_3366_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_637_ap_return: ap_reg_ppstg_flag_d_min2_1_reg_5922_pp0_it15);
assign grp_image_filter_reg_int_s_fu_702_in_r = ((tmp_202_4_fu_3379_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_642_ap_return: ap_reg_ppstg_flag_d_max2_1_reg_5928_pp0_it15);
assign grp_image_filter_reg_int_s_fu_707_in_r = ((tmp_199_3_fu_3392_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_647_ap_return: grp_image_filter_reg_int_s_fu_657_ap_return);
assign grp_image_filter_reg_int_s_fu_712_in_r = ((tmp_212_3_fu_3407_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_652_ap_return: grp_image_filter_reg_int_s_fu_662_ap_return);
assign grp_image_filter_reg_int_s_fu_717_in_r = tmp_210_5_reg_6098;
assign grp_image_filter_reg_int_s_fu_722_in_r = tmp_225_5_reg_6103;
assign grp_image_filter_reg_int_s_fu_727_in_r = ap_reg_ppstg_tmp_210_7_reg_6108_pp0_it19;
assign grp_image_filter_reg_int_s_fu_732_in_r = ap_reg_ppstg_tmp_225_7_reg_6113_pp0_it19;
assign grp_image_filter_reg_int_s_fu_737_in_r = ap_reg_ppstg_tmp_210_9_reg_6118_pp0_it21;
assign grp_image_filter_reg_int_s_fu_742_in_r = ap_reg_ppstg_tmp_225_9_reg_6123_pp0_it21;
assign grp_image_filter_reg_int_s_fu_747_in_r = ap_reg_ppstg_tmp_210_s_reg_6128_pp0_it23;
assign grp_image_filter_reg_int_s_fu_752_in_r = ap_reg_ppstg_tmp_225_s_reg_6133_pp0_it23;
assign grp_image_filter_reg_int_s_fu_757_in_r = ap_reg_ppstg_tmp_210_2_reg_6138_pp0_it25;
assign grp_image_filter_reg_int_s_fu_762_in_r = ap_reg_ppstg_tmp_225_2_reg_6143_pp0_it25;
assign grp_image_filter_reg_int_s_fu_767_in_r = ap_reg_ppstg_tmp_210_4_reg_6148_pp0_it27;
assign grp_image_filter_reg_int_s_fu_772_in_r = ap_reg_ppstg_tmp_225_4_reg_6153_pp0_it27;
assign i_V_fu_802_p2 = (p_s_reg_500 + ap_const_lv11_1);
assign icmp1_fu_893_p2 = (tmp_90_fu_883_p4 == ap_const_lv9_0? 1'b1: 1'b0);
assign icmp_fu_835_p2 = (tmp_39_fu_825_p4 == ap_const_lv9_0? 1'b1: 1'b0);
assign iscorner_2_i_7_fu_2194_p2 = (tmp_185_7_fu_2184_p2 & not_or_cond_fu_2189_p2);
assign iscorner_2_i_s_fu_2873_p2 = (tmp10_fu_2869_p2 | ap_reg_ppstg_tmp3_reg_5847_pp0_it11);
assign j_V_fu_846_p2 = (p_1_phi_fu_515_p4 + ap_const_lv11_1);
assign k_buf_val_0_V_address0 = tmp_s_fu_862_p1;
assign k_buf_val_0_V_address1 = k_buf_val_0_V_addr_reg_5174;
assign k_buf_val_0_V_d1 = k_buf_val_1_V_q0;
assign k_buf_val_1_V_address0 = tmp_s_fu_862_p1;
assign k_buf_val_1_V_address1 = k_buf_val_1_V_addr_reg_5180;
assign k_buf_val_1_V_d1 = k_buf_val_2_V_q0;
assign k_buf_val_2_V_address0 = tmp_s_fu_862_p1;
assign k_buf_val_2_V_address1 = k_buf_val_2_V_addr_reg_5186;
assign k_buf_val_2_V_d1 = k_buf_val_3_V_q0;
assign k_buf_val_3_V_address0 = tmp_s_fu_862_p1;
assign k_buf_val_3_V_address1 = k_buf_val_3_V_addr_reg_5192;
assign k_buf_val_3_V_d1 = k_buf_val_4_V_q0;
assign k_buf_val_4_V_address0 = tmp_s_fu_862_p1;
assign k_buf_val_4_V_address1 = k_buf_val_4_V_addr_reg_5198;
assign k_buf_val_4_V_d1 = k_buf_val_5_V_q0;
assign k_buf_val_5_V_address0 = tmp_s_fu_862_p1;
assign k_buf_val_5_V_address1 = k_buf_val_5_V_addr_reg_5204;
assign k_buf_val_5_V_d1 = p_src_data_stream_V_dout;
assign lhs_V_fu_1278_p1 = win_val_3_V_2_fu_236;
assign not_or_cond10_demorgan_fu_2096_p2 = (tmp_183_5_reg_5541 | tmp_181_5_not_reg_5535);
assign not_or_cond10_fu_2785_p2 = (ap_reg_ppstg_not_or_cond10_demorgan_reg_5668_pp0_it9 ^ ap_const_lv1_1);
assign not_or_cond11_demorgan_fu_2100_p2 = (tmp_183_6_reg_5553 | tmp_181_6_not_reg_5547);
assign not_or_cond11_fu_2820_p2 = (ap_reg_ppstg_not_or_cond11_demorgan_reg_5673_pp0_it9 ^ ap_const_lv1_1);
assign not_or_cond12_demorgan_fu_2428_p2 = (tmp_181_2_reg_5738 | tmp_183_10_reg_5744);
assign not_or_cond12_fu_2432_p2 = (not_or_cond12_demorgan_fu_2428_p2 ^ ap_const_lv1_1);
assign not_or_cond13_demorgan_fu_2473_p2 = (tmp_181_3_fu_2452_p2 | tmp_183_11_fu_2456_p2);
assign not_or_cond13_fu_2524_p2 = (not_or_cond13_demorgan_reg_5770 ^ ap_const_lv1_1);
assign not_or_cond14_demorgan_fu_2503_p2 = (tmp_181_4_fu_2487_p2 | tmp_183_12_fu_2492_p2);
assign not_or_cond14_fu_2555_p2 = (not_or_cond14_demorgan_reg_5785 ^ ap_const_lv1_1);
assign not_or_cond15_fu_2579_p2 = (or_cond18_reg_5790 ^ ap_const_lv1_1);
assign not_or_cond1_fu_2216_p2 = (or_cond11_reg_5650 ^ ap_const_lv1_1);
assign not_or_cond2_demorgan_fu_2244_p2 = (tmp_181_9_reg_5656 | tmp_183_9_reg_5662);
assign not_or_cond2_fu_2248_p2 = (not_or_cond2_demorgan_fu_2244_p2 ^ ap_const_lv1_1);
assign not_or_cond3_demorgan_fu_2289_p2 = (tmp_181_s_fu_2268_p2 | tmp_183_s_fu_2272_p2);
assign not_or_cond3_fu_2373_p2 = (not_or_cond3_demorgan_reg_5717 ^ ap_const_lv1_1);
assign not_or_cond4_demorgan_fu_2319_p2 = (tmp_181_1_fu_2303_p2 | tmp_183_8_fu_2308_p2);
assign not_or_cond4_fu_2389_p2 = (not_or_cond4_demorgan_reg_5733 ^ ap_const_lv1_1);
assign not_or_cond5_fu_2628_p2 = (ap_reg_ppstg_or_cond5_reg_5506_pp0_it7 ^ ap_const_lv1_1);
assign not_or_cond6_demorgan_fu_1882_p2 = (tmp_183_1_fu_1770_p2 | tmp_181_1_not_fu_1764_p2);
assign not_or_cond6_fu_2651_p2 = (ap_reg_ppstg_not_or_cond6_demorgan_reg_5574_pp0_it7 ^ ap_const_lv1_1);
assign not_or_cond7_demorgan_fu_1888_p2 = (tmp_183_2_fu_1788_p2 | tmp_181_2_not_fu_1782_p2);
assign not_or_cond7_fu_2707_p2 = (ap_reg_ppstg_not_or_cond7_demorgan_reg_5579_pp0_it8 ^ ap_const_lv1_1);
assign not_or_cond8_demorgan_fu_1894_p2 = (tmp_183_3_fu_1806_p2 | tmp_181_3_not_fu_1800_p2);
assign not_or_cond8_fu_2723_p2 = (ap_reg_ppstg_not_or_cond8_demorgan_reg_5584_pp0_it8 ^ ap_const_lv1_1);
assign not_or_cond9_demorgan_fu_1900_p2 = (tmp_183_4_fu_1824_p2 | tmp_181_4_not_fu_1818_p2);
assign not_or_cond9_fu_2770_p2 = (ap_reg_ppstg_not_or_cond9_demorgan_reg_5589_pp0_it9 ^ ap_const_lv1_1);
assign not_or_cond_fu_2189_p2 = (or_cond10_reg_5639 ^ ap_const_lv1_1);
assign or_cond10_fu_2059_p2 = (tmp_183_7_fu_2054_p2 | tmp_181_7_not_fu_2050_p2);
assign or_cond11_fu_2078_p2 = (tmp_181_8_fu_2073_p2 | tmp_183_7_fu_2054_p2);
assign or_cond12_fu_2234_p2 = (tmp_181_9_reg_5656 | tmp_183_9_reg_5662);
assign or_cond13_fu_2277_p2 = (tmp_181_s_fu_2268_p2 | tmp_183_s_fu_2272_p2);
assign or_cond14_fu_2313_p2 = (tmp_181_1_fu_2303_p2 | tmp_183_8_fu_2308_p2);
assign or_cond15_fu_2406_p2 = (tmp_181_2_reg_5738 | tmp_183_10_reg_5744);
assign or_cond16_fu_2461_p2 = (tmp_181_3_fu_2452_p2 | tmp_183_11_fu_2456_p2);
assign or_cond17_fu_2497_p2 = (tmp_181_4_fu_2487_p2 | tmp_183_12_fu_2492_p2);
assign or_cond18_fu_2514_p2 = (tmp_181_5_fu_2509_p2 | ap_reg_ppstg_tmp_15_reg_5501_pp0_it5);
assign or_cond1_fu_878_p2 = (tmp_4_reg_5145 & tmp_7_fu_872_p2);
assign or_cond2_fu_1996_p2 = (tmp_183_5_reg_5541 | tmp_181_5_not_reg_5535);
assign or_cond3_fu_2000_p2 = (tmp_183_6_reg_5553 | tmp_181_6_not_reg_5547);
assign or_cond4_fu_899_p2 = (icmp_reg_5155 | icmp1_fu_893_p2);
assign or_cond5_fu_1758_p2 = (tmp_15_fu_1752_p2 | tmp_181_0_not_fu_1746_p2);
assign or_cond6_fu_1776_p2 = (tmp_183_1_fu_1770_p2 | tmp_181_1_not_fu_1764_p2);
assign or_cond7_fu_1794_p2 = (tmp_183_2_fu_1788_p2 | tmp_181_2_not_fu_1782_p2);
assign or_cond8_fu_1812_p2 = (tmp_183_3_fu_1806_p2 | tmp_181_3_not_fu_1800_p2);
assign or_cond9_fu_1830_p2 = (tmp_183_4_fu_1824_p2 | tmp_181_4_not_fu_1818_p2);
assign or_cond_fu_857_p2 = (tmp_3_reg_5140 & tmp_9_fu_852_p2);
assign p_flag_d_min8_1_0_flag_d_assign_1_fu_3655_p1 = p_flag_d_min8_1_0_flag_d_assign_reg_6046;
assign p_flag_d_min8_1_0_flag_d_assign_fu_3437_p3 = ((tmp_20_fu_3431_p2[0:0]===1'b1)? ap_const_lv8_14: tmp_56_fu_3427_p1);
assign p_iscorner_0_i_10_fu_2712_p2 = (tmp_185_11_fu_2702_p2 & not_or_cond7_fu_2707_p2);
assign p_iscorner_0_i_11_fu_2728_p2 = (tmp_185_12_fu_2718_p2 & not_or_cond8_fu_2723_p2);
assign p_iscorner_0_i_12_fu_2775_p2 = (tmp_185_13_reg_5862 & not_or_cond9_fu_2770_p2);
assign p_iscorner_0_i_13_fu_2790_p2 = (tmp_185_14_fu_2780_p2 & not_or_cond10_fu_2785_p2);
assign p_iscorner_0_i_14_fu_2845_p2 = (tmp_185_15_reg_5883 & not_or_cond11_reg_5888);
assign p_iscorner_0_i_15_fu_2849_p2 = (tmp2_reg_5898 & tmp_185_16_reg_5893);
assign p_iscorner_0_i_1_fu_2394_p2 = (tmp_185_1_fu_2384_p2 & not_or_cond4_fu_2389_p2);
assign p_iscorner_0_i_2_fu_2438_p2 = (tmp_185_2_fu_2416_p2 & not_or_cond12_fu_2432_p2);
assign p_iscorner_0_i_3_fu_2529_p2 = (tmp_185_3_reg_5765 & not_or_cond13_fu_2524_p2);
assign p_iscorner_0_i_4_fu_2560_p2 = (tmp_185_4_fu_2543_p2 & not_or_cond14_fu_2555_p2);
assign p_iscorner_0_i_5_fu_2584_p2 = (tmp_185_5_fu_2573_p2 & not_or_cond15_fu_2579_p2);
assign p_iscorner_0_i_6_fu_2633_p2 = (tmp_185_6_fu_2623_p2 & not_or_cond5_fu_2628_p2);
assign p_iscorner_0_i_7_fu_2656_p2 = (tmp_185_10_fu_2645_p2 & not_or_cond6_fu_2651_p2);
assign p_iscorner_0_i_8_fu_2221_p2 = (tmp_185_8_fu_2205_p2 & not_or_cond1_fu_2216_p2);
assign p_iscorner_0_i_9_fu_2254_p2 = (tmp_185_9_fu_2238_p2 & not_or_cond2_fu_2248_p2);
assign p_iscorner_0_i_s_fu_2378_p2 = (tmp_185_s_fu_2367_p2 & not_or_cond3_fu_2373_p2);
assign p_mask_data_stream_V_din = ((tmp_35_reg_6729[0:0]===1'b1)? ap_const_lv8_FF: ap_const_lv8_0);
assign phitmp10_fu_2752_p2 = (count_1_i_13_fu_2734_p3 + ap_const_lv5_2);
assign phitmp1_1_fu_1906_p3 = ((tmp_182_1_reg_5474[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp1_2_fu_1925_p3 = ((tmp_182_2_reg_5485[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp1_3_fu_1954_p3 = ((tmp_182_3_fu_1944_p2[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp1_4_fu_2104_p3 = ((tmp_182_4_reg_5607[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp1_5_fu_2123_p3 = ((tmp_182_5_reg_5618[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp1_6_fu_2152_p3 = ((tmp_182_6_fu_2142_p2[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp1_7_fu_2343_p3 = ((tmp_182_7_reg_5691[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp1_fu_1314_p3 = ((tmp_10_fu_1302_p2[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp2_fu_4602_p2 = ($signed(ap_const_lv8_FF) + $signed(tmp_102_v_fu_4596_p3));
assign phitmp3_cast_cast_cast_fu_2028_p3 = ((or_cond3_fu_2000_p2[0:0]===1'b1)? ap_const_lv4_2: ap_const_lv4_3);
assign phitmp3_fu_1610_p3 = ((tmp_13_fu_1600_p2[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp42_op_cast_cast_cast_fu_2009_p3 = ((or_cond9_reg_5528[0:0]===1'b1)? ap_const_lv4_4: ap_const_lv4_5);
assign phitmp43_op_op_cast_cast_cast_fu_1868_p3 = ((or_cond7_fu_1794_p2[0:0]===1'b1)? ap_const_lv4_6: ap_const_lv4_7);
assign phitmp4_fu_2211_p2 = (count_1_i_7_reg_5644 + ap_const_lv4_2);
assign phitmp5_fu_2283_p2 = (count_1_i_9_fu_2260_p3 + ap_const_lv4_2);
assign phitmp6_fu_2422_p2 = (count_1_i_1_fu_2400_p3 + ap_const_lv4_2);
assign phitmp7_fu_2549_p2 = (count_1_i_3_cast_fu_2534_p1 + ap_const_lv5_2);
assign phitmp8_fu_2603_p2 = (count_1_i_5_fu_2590_p3 + ap_const_lv5_2);
assign phitmp9_fu_2675_p2 = (count_1_i_11_fu_2662_p3 + ap_const_lv5_2);
assign phitmp_1_fu_1360_p3 = ((tmp_176_1_fu_1348_p2[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp_2_fu_1406_p3 = ((tmp_176_2_fu_1394_p2[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp_3_fu_1452_p3 = ((tmp_176_3_fu_1440_p2[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp_4_fu_1670_p3 = ((tmp_176_4_reg_5358[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp_5_fu_1689_p3 = ((tmp_176_5_reg_5389[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp_6_fu_1708_p3 = ((tmp_176_6_reg_5420[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp_7_fu_1727_p3 = ((tmp_176_7_reg_5451[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign phitmp_fu_2814_p2 = (count_1_i_15_fu_2796_p3 + ap_const_lv5_2);
assign r_V_1_1_fu_1342_p2 = (lhs_V_fu_1278_p1 - rhs_V_1_1_fu_1338_p1);
assign r_V_1_2_fu_1388_p2 = (lhs_V_fu_1278_p1 - rhs_V_1_2_fu_1384_p1);
assign r_V_1_3_fu_1434_p2 = (lhs_V_fu_1278_p1 - rhs_V_1_3_fu_1430_p1);
assign r_V_1_4_fu_1480_p2 = (lhs_V_fu_1278_p1 - rhs_V_1_4_fu_1476_p1);
assign r_V_1_5_fu_1512_p2 = (lhs_V_fu_1278_p1 - rhs_V_1_5_fu_1508_p1);
assign r_V_1_6_fu_1544_p2 = (lhs_V_fu_1278_p1 - rhs_V_1_6_fu_1540_p1);
assign r_V_1_7_fu_1576_p2 = (lhs_V_fu_1278_p1 - rhs_V_1_7_fu_1572_p1);
assign r_V_1_fu_1296_p2 = (lhs_V_fu_1278_p1 - rhs_V_1_fu_1292_p1);
assign r_V_2_fu_1378_p2 = (lhs_V_fu_1278_p1 - rhs_V_2_fu_1374_p1);
assign r_V_3_fu_1424_p2 = (lhs_V_fu_1278_p1 - rhs_V_3_fu_1420_p1);
assign r_V_4_fu_1470_p2 = (lhs_V_fu_1278_p1 - rhs_V_4_fu_1466_p1);
assign r_V_5_fu_1502_p2 = (lhs_V_fu_1278_p1 - rhs_V_5_fu_1498_p1);
assign r_V_6_fu_1534_p2 = (lhs_V_fu_1278_p1 - rhs_V_6_fu_1530_p1);
assign r_V_7_fu_1566_p2 = (lhs_V_fu_1278_p1 - rhs_V_7_fu_1562_p1);
assign r_V_fu_1286_p2 = (lhs_V_fu_1278_p1 - rhs_V_fu_1282_p1);
assign r_V_s_fu_1332_p2 = (lhs_V_fu_1278_p1 - rhs_V_s_fu_1328_p1);
assign rhs_V_1_1_fu_1338_p1 = win_val_6_V_2_fu_304;
assign rhs_V_1_2_fu_1384_p1 = win_val_5_V_1_fu_280;
assign rhs_V_1_3_fu_1430_p1 = win_val_4_V_0_fu_252;
assign rhs_V_1_4_fu_1476_p1 = win_val_3_V_0_fu_224;
assign rhs_V_1_5_fu_1508_p1 = win_val_2_V_0_fu_196;
assign rhs_V_1_6_fu_1540_p1 = win_val_1_V_1_fu_172;
assign rhs_V_1_7_fu_1572_p1 = win_val_0_V_2_fu_152;
assign rhs_V_1_fu_1292_p1 = win_val_6_V_2_1_fu_308;
assign rhs_V_2_fu_1374_p1 = win_val_1_V_4_fu_188;
assign rhs_V_3_fu_1420_p1 = win_val_2_V_5_fu_220;
assign rhs_V_4_fu_1466_p1 = win_val_3_V_5_fu_248;
assign rhs_V_5_fu_1498_p1 = win_val_4_V_5_fu_276;
assign rhs_V_6_fu_1530_p1 = win_val_5_V_4_fu_296;
assign rhs_V_7_fu_1562_p1 = win_val_6_V_3_fu_312;
assign rhs_V_fu_1282_p1 = win_val_0_V_2_1_fu_156;
assign rhs_V_s_fu_1328_p1 = win_val_0_V_3_fu_160;
assign sel_SEBB_cast_fu_3698_p1 = sel_SEBB_reg_6158;
assign sel_SEBB_fu_3663_p3 = ((tmp_22_fu_3658_p2[0:0]===1'b1)? p_flag_d_min8_1_0_flag_d_assign_reg_6046: tmp_57_reg_6057);
assign tmp10_fu_2869_p2 = (tmp14_reg_5913 | ap_reg_ppstg_tmp11_reg_5903_pp0_it11);
assign tmp11_fu_2836_p2 = (tmp13_reg_5873 | ap_reg_ppstg_tmp12_reg_5852_pp0_it9);
assign tmp12_fu_2697_p2 = (p_iscorner_0_i_5_reg_5801 | p_iscorner_0_i_6_fu_2633_p2);
assign tmp13_fu_2765_p2 = (p_iscorner_0_i_7_reg_5831 | p_iscorner_0_i_10_fu_2712_p2);
assign tmp14_fu_2864_p2 = (tmp16_fu_2859_p2 | tmp15_reg_5908);
assign tmp15_fu_2840_p2 = (p_iscorner_0_i_11_reg_5857 | p_iscorner_0_i_12_fu_2775_p2);
assign tmp16_fu_2859_p2 = (tmp17_fu_2853_p2 | p_iscorner_0_i_13_reg_5878);
assign tmp17_fu_2853_p2 = (p_iscorner_0_i_14_fu_2845_p2 | p_iscorner_0_i_15_fu_2849_p2);
assign tmp18_fu_4767_p2 = (tmp20_reg_6719 & tmp19_reg_6714);
assign tmp19_fu_4706_p2 = (tmp_29_fu_4652_p2 & tmp_5_reg_5150);
assign tmp20_fu_4717_p2 = (tmp21_fu_4711_p2 & tmp_30_reg_6689);
assign tmp21_fu_4711_p2 = (tmp_31_fu_4658_p2 & tmp_242_1_fu_4664_p2);
assign tmp22_fu_4784_p2 = (tmp25_fu_4779_p2 & tmp23_fu_4771_p2);
assign tmp23_fu_4771_p2 = (tmp24_reg_6724 & tmp_242_2_reg_6694);
assign tmp24_fu_4722_p2 = (tmp_32_fu_4676_p2 & tmp_245_1_fu_4682_p2);
assign tmp25_fu_4779_p2 = (tmp26_fu_4775_p2 & tmp_245_2_reg_6699);
assign tmp26_fu_4775_p2 = (tmp_34_reg_6709 & tmp_33_reg_6704);
assign tmp2_fu_2831_p2 = (not_or_cond11_fu_2820_p2 & ap_reg_ppstg_not_or_cond_reg_5702_pp0_it9);
assign tmp3_fu_2692_p2 = (tmp7_fu_2688_p2 | tmp4_reg_5816);
assign tmp4_fu_2609_p2 = (tmp6_reg_5796 | ap_reg_ppstg_tmp5_reg_5750_pp0_it6);
assign tmp5_fu_2337_p2 = (iscorner_2_i_7_fu_2194_p2 | p_iscorner_0_i_8_fu_2221_p2);
assign tmp6_fu_2519_p2 = (p_iscorner_0_i_9_reg_5707 | p_iscorner_0_i_s_fu_2378_p2);
assign tmp7_fu_2688_p2 = (tmp9_reg_5826 | tmp8_reg_5821);
assign tmp8_fu_2613_p2 = (p_iscorner_0_i_1_reg_5755 | p_iscorner_0_i_2_reg_5760);
assign tmp9_fu_2617_p2 = (p_iscorner_0_i_3_fu_2529_p2 | p_iscorner_0_i_4_fu_2560_p2);
assign tmp_102_v_fu_4596_p3 = ((tmp_28_fu_4592_p2[0:0]===1'b1)? a0_7_tmp_232_7_reg_6660: tmp_27_reg_6666);
assign tmp_10_fu_1302_p2 = ($signed(r_V_fu_1286_p2) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_11_fu_1308_p2 = ($signed(r_V_fu_1286_p2) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_12_fu_791_p2 = (ap_const_lv11_4 + tmp_36_fu_777_p1);
assign tmp_13_fu_1600_p2 = ($signed(r_V_1_reg_5227) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_14_fu_1605_p2 = ($signed(r_V_1_reg_5227) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_15_fu_1752_p2 = (flag_val_V_assign_load_1_s_fu_1594_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_16_fu_1876_p2 = (or_cond7_fu_1794_p2 | or_cond6_fu_1776_p2);
assign tmp_176_1_fu_1348_p2 = ($signed(r_V_s_fu_1332_p2) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_176_2_fu_1394_p2 = ($signed(r_V_2_fu_1378_p2) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_176_3_fu_1440_p2 = ($signed(r_V_3_fu_1424_p2) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_176_4_fu_1486_p2 = ($signed(r_V_4_fu_1470_p2) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_176_5_fu_1518_p2 = ($signed(r_V_5_fu_1502_p2) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_176_6_fu_1550_p2 = ($signed(r_V_6_fu_1534_p2) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_176_7_fu_1582_p2 = ($signed(r_V_7_fu_1566_p2) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_177_1_fu_1354_p2 = ($signed(r_V_s_fu_1332_p2) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_177_2_fu_1400_p2 = ($signed(r_V_2_fu_1378_p2) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_177_3_fu_1446_p2 = ($signed(r_V_3_fu_1424_p2) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_177_4_fu_1492_p2 = ($signed(r_V_4_fu_1470_p2) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_177_5_fu_1524_p2 = ($signed(r_V_5_fu_1502_p2) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_177_6_fu_1556_p2 = ($signed(r_V_6_fu_1534_p2) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_177_7_fu_1588_p2 = ($signed(r_V_7_fu_1566_p2) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_17_fu_2016_p2 = (or_cond9_reg_5528 | or_cond8_reg_5522);
assign tmp_181_0_not_fu_1746_p2 = (flag_val_V_assign_load_1_s_fu_1594_p3 != flag_val_V_assign_load_1_1_fu_1632_p3? 1'b1: 1'b0);
assign tmp_181_1_fu_2303_p2 = (flag_val_V_assign_load_1_5_reg_5600 != flag_val_V_assign_load_1_7_fu_2115_p3? 1'b1: 1'b0);
assign tmp_181_1_not_fu_1764_p2 = (flag_val_V_assign_load_1_1_fu_1632_p3 != flag_val_V_assign_load_1_2_fu_1648_p3? 1'b1: 1'b0);
assign tmp_181_2_fu_2325_p2 = (flag_val_V_assign_load_1_7_fu_2115_p3 != flag_val_V_assign_load_1_10_fu_2134_p3? 1'b1: 1'b0);
assign tmp_181_2_not_fu_1782_p2 = (flag_val_V_assign_load_1_2_fu_1648_p3 != flag_val_V_assign_load_1_4_fu_1664_p3? 1'b1: 1'b0);
assign tmp_181_3_fu_2452_p2 = (flag_val_V_assign_load_1_10_reg_5678 != flag_val_V_assign_load_1_12_reg_5684? 1'b1: 1'b0);
assign tmp_181_3_not_fu_1800_p2 = (flag_val_V_assign_load_1_4_fu_1664_p3 != flag_val_V_assign_load_1_6_fu_1681_p3? 1'b1: 1'b0);
assign tmp_181_4_fu_2487_p2 = (flag_val_V_assign_load_1_12_reg_5684 != flag_val_V_assign_load_1_14_fu_2354_p3? 1'b1: 1'b0);
assign tmp_181_4_not_fu_1818_p2 = (flag_val_V_assign_load_1_6_fu_1681_p3 != flag_val_V_assign_load_1_8_fu_1700_p3? 1'b1: 1'b0);
assign tmp_181_5_fu_2509_p2 = (flag_val_V_assign_load_1_14_fu_2354_p3 != ap_reg_ppstg_flag_val_V_assign_load_1_s_reg_5462_pp0_it5? 1'b1: 1'b0);
assign tmp_181_5_not_fu_1836_p2 = (flag_val_V_assign_load_1_8_fu_1700_p3 != flag_val_V_assign_load_1_11_fu_1719_p3? 1'b1: 1'b0);
assign tmp_181_6_not_fu_1848_p2 = (flag_val_V_assign_load_1_11_fu_1719_p3 != flag_val_V_assign_load_1_13_fu_1738_p3? 1'b1: 1'b0);
assign tmp_181_7_not_fu_2050_p2 = (flag_val_V_assign_load_1_13_reg_5496 != flag_val_V_assign_load_2_s_reg_5467? 1'b1: 1'b0);
assign tmp_181_8_fu_2073_p2 = (flag_val_V_assign_load_2_s_reg_5467 != flag_val_V_assign_load_1_9_fu_1917_p3? 1'b1: 1'b0);
assign tmp_181_9_fu_2084_p2 = (flag_val_V_assign_load_1_9_fu_1917_p3 != flag_val_V_assign_load_1_3_fu_1936_p3? 1'b1: 1'b0);
assign tmp_181_s_fu_2268_p2 = (flag_val_V_assign_load_1_3_reg_5594 != flag_val_V_assign_load_1_5_reg_5600? 1'b1: 1'b0);
assign tmp_182_1_fu_1638_p2 = ($signed(r_V_1_1_reg_5257) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_182_2_fu_1654_p2 = ($signed(r_V_1_2_reg_5287) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_182_3_fu_1944_p2 = ($signed(ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it3) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_182_4_fu_1976_p2 = ($signed(ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it3) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_182_5_fu_1986_p2 = ($signed(ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it3) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_182_6_fu_2142_p2 = ($signed(ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it4) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_182_7_fu_2174_p2 = ($signed(ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it4) > $signed(9'b10100)? 1'b1: 1'b0);
assign tmp_183_10_fu_2331_p2 = (flag_val_V_assign_load_1_7_fu_2115_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_183_11_fu_2456_p2 = (flag_val_V_assign_load_1_10_reg_5678 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_183_12_fu_2492_p2 = (flag_val_V_assign_load_1_12_reg_5684 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_183_1_fu_1770_p2 = (flag_val_V_assign_load_1_1_fu_1632_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_183_2_fu_1788_p2 = (flag_val_V_assign_load_1_2_fu_1648_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_183_3_fu_1806_p2 = (flag_val_V_assign_load_1_4_fu_1664_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_183_4_fu_1824_p2 = (flag_val_V_assign_load_1_6_fu_1681_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_183_5_fu_1842_p2 = (flag_val_V_assign_load_1_8_fu_1700_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_183_6_fu_1854_p2 = (flag_val_V_assign_load_1_11_fu_1719_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_183_7_fu_2054_p2 = (flag_val_V_assign_load_2_s_reg_5467 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_183_8_fu_2308_p2 = (flag_val_V_assign_load_1_5_reg_5600 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_183_9_fu_2090_p2 = (flag_val_V_assign_load_1_9_fu_1917_p3 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_183_s_fu_2272_p2 = (flag_val_V_assign_load_1_3_reg_5594 == ap_const_lv2_0? 1'b1: 1'b0);
assign tmp_184_1_fu_1643_p2 = ($signed(r_V_1_1_reg_5257) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_184_2_fu_1659_p2 = ($signed(r_V_1_2_reg_5287) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_184_3_fu_1949_p2 = ($signed(ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it3) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_184_4_fu_1981_p2 = ($signed(ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it3) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_184_5_fu_1991_p2 = ($signed(ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it3) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_184_6_fu_2147_p2 = ($signed(ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it4) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_184_7_fu_2179_p2 = ($signed(ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it4) < $signed(9'b111101100)? 1'b1: 1'b0);
assign tmp_185_10_fu_2645_p2 = (count_1_i_10_fu_2639_p3 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_185_11_fu_2702_p2 = (count_4_reg_5836 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_185_12_fu_2718_p2 = (count_1_i_12_reg_5841 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_185_13_fu_2746_p2 = (count_5_fu_2740_p2 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_185_14_fu_2780_p2 = (count_1_i_14_reg_5867 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_185_15_fu_2808_p2 = (count_6_fu_2802_p2 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_185_16_fu_2825_p2 = (phitmp_fu_2814_p2 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_185_1_fu_2384_p2 = (count_1_i_s_reg_5722 > ap_const_lv4_8? 1'b1: 1'b0);
assign tmp_185_2_fu_2416_p2 = (count_1_fu_2410_p2 > ap_const_lv4_8? 1'b1: 1'b0);
assign tmp_185_3_fu_2467_p2 = (count_1_i_2_fu_2444_p3 > ap_const_lv4_8? 1'b1: 1'b0);
assign tmp_185_4_fu_2543_p2 = (count_2_fu_2537_p2 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_185_5_fu_2573_p2 = (count_1_i_4_fu_2566_p3 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_185_6_fu_2623_p2 = (count_3_reg_5806 > ap_const_lv5_8? 1'b1: 1'b0);
assign tmp_185_7_fu_2184_p2 = (count_1_i_6_reg_5634 > ap_const_lv4_8? 1'b1: 1'b0);
assign tmp_185_8_fu_2205_p2 = (count_8_fu_2200_p2 > ap_const_lv4_8? 1'b1: 1'b0);
assign tmp_185_9_fu_2238_p2 = (count_1_i_8_fu_2227_p3 > ap_const_lv4_8? 1'b1: 1'b0);
assign tmp_185_s_fu_2367_p2 = (count_s_fu_2362_p2 > ap_const_lv4_8? 1'b1: 1'b0);
assign tmp_188_1_fu_2878_p2 = ($signed(ap_reg_ppstg_r_V_s_reg_5248_pp0_it11) < $signed(ap_reg_ppstg_r_V_2_reg_5278_pp0_it11)? 1'b1: 1'b0);
assign tmp_188_2_fu_3179_p2 = ($signed(ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it14) < $signed(ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it14)? 1'b1: 1'b0);
assign tmp_188_3_fu_2908_p2 = ($signed(ap_reg_ppstg_r_V_3_reg_5308_pp0_it11) < $signed(ap_reg_ppstg_r_V_4_reg_5338_pp0_it11)? 1'b1: 1'b0);
assign tmp_188_4_fu_3209_p2 = ($signed(ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it14) < $signed(ap_reg_ppstg_r_V_reg_5218_pp0_it14)? 1'b1: 1'b0);
assign tmp_188_5_fu_2938_p2 = ($signed(ap_reg_ppstg_r_V_5_reg_5369_pp0_it11) < $signed(ap_reg_ppstg_r_V_6_reg_5400_pp0_it11)? 1'b1: 1'b0);
assign tmp_188_7_fu_2968_p2 = ($signed(ap_reg_ppstg_r_V_7_reg_5431_pp0_it11) < $signed(ap_reg_ppstg_r_V_1_reg_5227_pp0_it11)? 1'b1: 1'b0);
assign tmp_188_9_fu_3086_p2 = ($signed(ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it13) < $signed(ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it13)? 1'b1: 1'b0);
assign tmp_188_s_fu_3149_p2 = ($signed(ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it14) < $signed(ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it14)? 1'b1: 1'b0);
assign tmp_18_fu_2036_p2 = (or_cond3_fu_2000_p2 | or_cond2_fu_1996_p2);
assign tmp_192_1_fu_2998_p2 = ($signed(grp_image_filter_reg_int_s_fu_537_ap_return) < $signed(grp_image_filter_reg_int_s_fu_547_ap_return)? 1'b1: 1'b0);
assign tmp_192_2_fu_3336_p2 = ($signed(grp_image_filter_reg_int_s_fu_627_ap_return) < $signed(grp_image_filter_reg_int_s_fu_637_ap_return)? 1'b1: 1'b0);
assign tmp_192_3_fu_3028_p2 = ($signed(grp_image_filter_reg_int_s_fu_547_ap_return) < $signed(grp_image_filter_reg_int_s_fu_557_ap_return)? 1'b1: 1'b0);
assign tmp_192_4_fu_3366_p2 = ($signed(grp_image_filter_reg_int_s_fu_637_ap_return) < $signed(ap_reg_ppstg_flag_d_min2_1_reg_5922_pp0_it15)? 1'b1: 1'b0);
assign tmp_192_5_fu_3056_p2 = ($signed(grp_image_filter_reg_int_s_fu_557_ap_return) < $signed(grp_image_filter_reg_int_s_fu_567_ap_return)? 1'b1: 1'b0);
assign tmp_192_7_fu_3239_p2 = ($signed(ap_reg_ppstg_flag_d_min2_7_reg_5934_pp0_it14) < $signed(grp_image_filter_reg_int_s_fu_597_ap_return)? 1'b1: 1'b0);
assign tmp_192_9_fu_3280_p2 = ($signed(flag_d_min2_9_reg_5986) < $signed(grp_image_filter_reg_int_s_fu_617_ap_return)? 1'b1: 1'b0);
assign tmp_192_s_fu_3306_p2 = ($signed(grp_image_filter_reg_int_s_fu_617_ap_return) < $signed(grp_image_filter_reg_int_s_fu_627_ap_return)? 1'b1: 1'b0);
assign tmp_193_1_fu_2882_p3 = ((tmp_188_1_fu_2878_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_s_reg_5248_pp0_it11: ap_reg_ppstg_r_V_2_reg_5278_pp0_it11);
assign tmp_193_2_fu_3183_p3 = ((tmp_188_2_fu_3179_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it14: ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it14);
assign tmp_193_3_fu_2912_p3 = ((tmp_188_3_fu_2908_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_3_reg_5308_pp0_it11: ap_reg_ppstg_r_V_4_reg_5338_pp0_it11);
assign tmp_193_4_fu_3213_p3 = ((tmp_188_4_fu_3209_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it14: ap_reg_ppstg_r_V_reg_5218_pp0_it14);
assign tmp_193_5_fu_2942_p3 = ((tmp_188_5_fu_2938_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_5_reg_5369_pp0_it11: ap_reg_ppstg_r_V_6_reg_5400_pp0_it11);
assign tmp_193_7_fu_2972_p3 = ((tmp_188_7_fu_2968_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_7_reg_5431_pp0_it11: ap_reg_ppstg_r_V_1_reg_5227_pp0_it11);
assign tmp_193_9_fu_3090_p3 = ((tmp_188_9_fu_3086_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it13: ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it13);
assign tmp_193_s_fu_3153_p3 = ((tmp_188_s_fu_3149_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it14: ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it14);
assign tmp_195_1_fu_2893_p2 = ($signed(ap_reg_ppstg_r_V_s_reg_5248_pp0_it11) > $signed(ap_reg_ppstg_r_V_2_reg_5278_pp0_it11)? 1'b1: 1'b0);
assign tmp_195_2_fu_3194_p2 = ($signed(ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it14) > $signed(ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it14)? 1'b1: 1'b0);
assign tmp_195_3_fu_2923_p2 = ($signed(ap_reg_ppstg_r_V_3_reg_5308_pp0_it11) > $signed(ap_reg_ppstg_r_V_4_reg_5338_pp0_it11)? 1'b1: 1'b0);
assign tmp_195_4_fu_3224_p2 = ($signed(ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it14) > $signed(ap_reg_ppstg_r_V_reg_5218_pp0_it14)? 1'b1: 1'b0);
assign tmp_195_5_fu_2953_p2 = ($signed(ap_reg_ppstg_r_V_5_reg_5369_pp0_it11) > $signed(ap_reg_ppstg_r_V_6_reg_5400_pp0_it11)? 1'b1: 1'b0);
assign tmp_195_7_fu_2983_p2 = ($signed(ap_reg_ppstg_r_V_7_reg_5431_pp0_it11) > $signed(ap_reg_ppstg_r_V_1_reg_5227_pp0_it11)? 1'b1: 1'b0);
assign tmp_195_9_fu_3101_p2 = ($signed(ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it13) > $signed(ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it13)? 1'b1: 1'b0);
assign tmp_195_s_fu_3164_p2 = ($signed(ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it14) > $signed(ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it14)? 1'b1: 1'b0);
assign tmp_199_1_fu_3116_p2 = ($signed(grp_image_filter_reg_int_s_fu_577_ap_return) < $signed(grp_image_filter_reg_int_s_fu_587_ap_return)? 1'b1: 1'b0);
assign tmp_199_2_fu_3607_p2 = ($signed(grp_image_filter_reg_int_s_fu_687_ap_return) < $signed(ap_reg_ppstg_flag_d_min4_1_reg_5956_pp0_it16)? 1'b1: 1'b0);
assign tmp_199_3_fu_3392_p2 = ($signed(grp_image_filter_reg_int_s_fu_647_ap_return) < $signed(grp_image_filter_reg_int_s_fu_657_ap_return)? 1'b1: 1'b0);
assign tmp_199_4_fu_3631_p2 = ($signed(grp_image_filter_reg_int_s_fu_697_ap_return) < $signed(flag_d_min4_3_reg_6022)? 1'b1: 1'b0);
assign tmp_199_5_fu_3503_p2 = ($signed(ap_reg_ppstg_flag_d_min4_5_reg_5968_pp0_it16) < $signed(grp_image_filter_reg_int_s_fu_667_ap_return)? 1'b1: 1'b0);
assign tmp_199_7_fu_3527_p2 = ($signed(flag_d_min4_7_reg_6034) < $signed(grp_image_filter_reg_int_s_fu_677_ap_return)? 1'b1: 1'b0);
assign tmp_199_9_fu_3551_p2 = ($signed(grp_image_filter_reg_int_s_fu_667_ap_return) < $signed(grp_image_filter_reg_int_s_fu_687_ap_return)? 1'b1: 1'b0);
assign tmp_199_s_fu_3579_p2 = ($signed(grp_image_filter_reg_int_s_fu_677_ap_return) < $signed(grp_image_filter_reg_int_s_fu_697_ap_return)? 1'b1: 1'b0);
assign tmp_19_fu_3265_p2 = ($signed(grp_image_filter_reg_int_s_fu_607_ap_return) < $signed(flag_d_assign_s_fu_3146_p1)? 1'b1: 1'b0);
assign tmp_200_3_fu_3034_p3 = ((tmp_192_3_fu_3028_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_547_ap_return: grp_image_filter_reg_int_s_fu_557_ap_return);
assign tmp_202_1_fu_3013_p2 = ($signed(grp_image_filter_reg_int_s_fu_542_ap_return) > $signed(grp_image_filter_reg_int_s_fu_552_ap_return)? 1'b1: 1'b0);
assign tmp_202_2_fu_3351_p2 = ($signed(grp_image_filter_reg_int_s_fu_632_ap_return) > $signed(grp_image_filter_reg_int_s_fu_642_ap_return)? 1'b1: 1'b0);
assign tmp_202_3_fu_3042_p2 = ($signed(grp_image_filter_reg_int_s_fu_552_ap_return) > $signed(grp_image_filter_reg_int_s_fu_562_ap_return)? 1'b1: 1'b0);
assign tmp_202_4_fu_3379_p2 = ($signed(grp_image_filter_reg_int_s_fu_642_ap_return) > $signed(ap_reg_ppstg_flag_d_max2_1_reg_5928_pp0_it15)? 1'b1: 1'b0);
assign tmp_202_5_fu_3071_p2 = ($signed(grp_image_filter_reg_int_s_fu_562_ap_return) > $signed(grp_image_filter_reg_int_s_fu_572_ap_return)? 1'b1: 1'b0);
assign tmp_202_7_fu_3252_p2 = ($signed(ap_reg_ppstg_flag_d_max2_7_reg_5940_pp0_it14) > $signed(grp_image_filter_reg_int_s_fu_602_ap_return)? 1'b1: 1'b0);
assign tmp_202_9_fu_3293_p2 = ($signed(flag_d_max2_9_reg_5992) > $signed(grp_image_filter_reg_int_s_fu_622_ap_return)? 1'b1: 1'b0);
assign tmp_202_s_fu_3321_p2 = ($signed(grp_image_filter_reg_int_s_fu_622_ap_return) > $signed(grp_image_filter_reg_int_s_fu_632_ap_return)? 1'b1: 1'b0);
assign tmp_203_1_fu_2897_p3 = ((tmp_195_1_fu_2893_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_s_reg_5248_pp0_it11: ap_reg_ppstg_r_V_2_reg_5278_pp0_it11);
assign tmp_203_2_fu_3198_p3 = ((tmp_195_2_fu_3194_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_1_5_reg_5378_pp0_it14: ap_reg_ppstg_r_V_1_6_reg_5409_pp0_it14);
assign tmp_203_3_fu_2927_p3 = ((tmp_195_3_fu_2923_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_3_reg_5308_pp0_it11: ap_reg_ppstg_r_V_4_reg_5338_pp0_it11);
assign tmp_203_4_fu_3228_p3 = ((tmp_195_4_fu_3224_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_1_7_reg_5440_pp0_it14: ap_reg_ppstg_r_V_reg_5218_pp0_it14);
assign tmp_203_5_fu_2957_p3 = ((tmp_195_5_fu_2953_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_5_reg_5369_pp0_it11: ap_reg_ppstg_r_V_6_reg_5400_pp0_it11);
assign tmp_203_7_fu_2987_p3 = ((tmp_195_7_fu_2983_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_7_reg_5431_pp0_it11: ap_reg_ppstg_r_V_1_reg_5227_pp0_it11);
assign tmp_203_9_fu_3105_p3 = ((tmp_195_9_fu_3101_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_1_1_reg_5257_pp0_it13: ap_reg_ppstg_r_V_1_2_reg_5287_pp0_it13);
assign tmp_203_s_fu_3168_p3 = ((tmp_195_s_fu_3164_p2[0:0]===1'b1)? ap_reg_ppstg_r_V_1_3_reg_5317_pp0_it14: ap_reg_ppstg_r_V_1_4_reg_5347_pp0_it14);
assign tmp_209_1_fu_3669_p2 = ($signed(grp_image_filter_reg_int_s_fu_707_ap_return) < $signed(flag_d_assign_2_fu_3500_p1)? 1'b1: 1'b0);
assign tmp_209_2_fu_3797_p2 = ($signed(grp_image_filter_reg_int_s_fu_717_ap_return) < $signed(flag_d_assign_4_fu_3780_p1)? 1'b1: 1'b0);
assign tmp_209_3_fu_3925_p2 = ($signed(grp_image_filter_reg_int_s_fu_727_ap_return) < $signed(flag_d_assign_6_fu_3908_p1)? 1'b1: 1'b0);
assign tmp_209_4_fu_4053_p2 = ($signed(grp_image_filter_reg_int_s_fu_737_ap_return) < $signed(flag_d_assign_8_fu_4036_p1)? 1'b1: 1'b0);
assign tmp_209_5_fu_4181_p2 = ($signed(grp_image_filter_reg_int_s_fu_747_ap_return) < $signed(flag_d_assign_10_fu_4164_p1)? 1'b1: 1'b0);
assign tmp_209_6_fu_4309_p2 = ($signed(grp_image_filter_reg_int_s_fu_757_ap_return) < $signed(flag_d_assign_12_fu_4292_p1)? 1'b1: 1'b0);
assign tmp_209_7_fu_4437_p2 = ($signed(grp_image_filter_reg_int_s_fu_767_ap_return) < $signed(flag_d_assign_14_fu_4420_p1)? 1'b1: 1'b0);
assign tmp_20_fu_3431_p2 = ($signed(flag_d_min8_1_0_flag_d_assign_s_fu_3422_p3) < $signed(32'b10100)? 1'b1: 1'b0);
assign tmp_210_2_fu_3612_p3 = ((tmp_199_2_fu_3607_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_687_ap_return: ap_reg_ppstg_flag_d_min4_1_reg_5956_pp0_it16);
assign tmp_210_4_fu_3636_p3 = ((tmp_199_4_fu_3631_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_697_ap_return: flag_d_min4_3_reg_6022);
assign tmp_210_5_fu_3508_p3 = ((tmp_199_5_fu_3503_p2[0:0]===1'b1)? ap_reg_ppstg_flag_d_min4_5_reg_5968_pp0_it16: grp_image_filter_reg_int_s_fu_667_ap_return);
assign tmp_210_7_fu_3532_p3 = ((tmp_199_7_fu_3527_p2[0:0]===1'b1)? flag_d_min4_7_reg_6034: grp_image_filter_reg_int_s_fu_677_ap_return);
assign tmp_210_9_fu_3557_p3 = ((tmp_199_9_fu_3551_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_667_ap_return: grp_image_filter_reg_int_s_fu_687_ap_return);
assign tmp_210_s_fu_3585_p3 = ((tmp_199_s_fu_3579_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_677_ap_return: grp_image_filter_reg_int_s_fu_697_ap_return);
assign tmp_212_1_fu_3131_p2 = ($signed(grp_image_filter_reg_int_s_fu_582_ap_return) > $signed(grp_image_filter_reg_int_s_fu_592_ap_return)? 1'b1: 1'b0);
assign tmp_212_2_fu_3619_p2 = ($signed(grp_image_filter_reg_int_s_fu_692_ap_return) > $signed(ap_reg_ppstg_flag_d_max4_1_reg_5962_pp0_it16)? 1'b1: 1'b0);
assign tmp_212_3_fu_3407_p2 = ($signed(grp_image_filter_reg_int_s_fu_652_ap_return) > $signed(grp_image_filter_reg_int_s_fu_662_ap_return)? 1'b1: 1'b0);
assign tmp_212_4_fu_3643_p2 = ($signed(grp_image_filter_reg_int_s_fu_702_ap_return) > $signed(flag_d_max4_3_reg_6028)? 1'b1: 1'b0);
assign tmp_212_5_fu_3515_p2 = ($signed(ap_reg_ppstg_flag_d_max4_5_reg_5974_pp0_it16) > $signed(grp_image_filter_reg_int_s_fu_672_ap_return)? 1'b1: 1'b0);
assign tmp_212_7_fu_3539_p2 = ($signed(flag_d_max4_7_reg_6040) > $signed(grp_image_filter_reg_int_s_fu_682_ap_return)? 1'b1: 1'b0);
assign tmp_212_9_fu_3565_p2 = ($signed(grp_image_filter_reg_int_s_fu_672_ap_return) > $signed(grp_image_filter_reg_int_s_fu_692_ap_return)? 1'b1: 1'b0);
assign tmp_212_s_fu_3593_p2 = ($signed(grp_image_filter_reg_int_s_fu_682_ap_return) > $signed(grp_image_filter_reg_int_s_fu_702_ap_return)? 1'b1: 1'b0);
assign tmp_213_3_fu_3048_p3 = ((tmp_202_3_fu_3042_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_552_ap_return: grp_image_filter_reg_int_s_fu_562_ap_return);
assign tmp_216_5_fu_4213_p3 = ((tmp_209_5_reg_6460[0:0]===1'b1)? tmp_211_s_reg_6440: flag_d_assign_10_reg_6434);
assign tmp_216_6_fu_4341_p3 = ((tmp_209_6_reg_6534[0:0]===1'b1)? tmp_211_1_reg_6514: flag_d_assign_12_reg_6508);
assign tmp_216_7_fu_4469_p3 = ((tmp_209_7_reg_6608[0:0]===1'b1)? tmp_211_2_reg_6588: flag_d_assign_14_reg_6582);
assign tmp_217_1_fu_3710_p2 = ($signed(sel_SEBB_cast_fu_3698_p1) > $signed(flag_d_min8_3_1_fu_3701_p3)? 1'b1: 1'b0);
assign tmp_217_2_fu_3838_p2 = ($signed(a0_flag_d_min8_3_2_cast_fu_3826_p1) > $signed(flag_d_min8_5_1_fu_3829_p3)? 1'b1: 1'b0);
assign tmp_217_3_fu_3966_p2 = ($signed(a0_2_flag_d_min8_5_2_cast_fu_3954_p1) > $signed(flag_d_min8_7_1_fu_3957_p3)? 1'b1: 1'b0);
assign tmp_217_4_fu_4094_p2 = ($signed(a0_3_flag_d_min8_7_2_cast_fu_4082_p1) > $signed(flag_d_min8_9_1_fu_4085_p3)? 1'b1: 1'b0);
assign tmp_217_5_fu_4222_p2 = ($signed(a0_4_flag_d_min8_9_2_cast_fu_4210_p1) > $signed(tmp_216_5_fu_4213_p3)? 1'b1: 1'b0);
assign tmp_217_6_fu_4350_p2 = ($signed(a0_5_tmp_232_5_cast_fu_4338_p1) > $signed(tmp_216_6_fu_4341_p3)? 1'b1: 1'b0);
assign tmp_217_7_fu_4478_p2 = ($signed(a0_6_tmp_232_6_cast_fu_4466_p1) > $signed(tmp_216_7_fu_4469_p3)? 1'b1: 1'b0);
assign tmp_21_fu_3445_p2 = ($signed(flag_d_min8_1_reg_5998) < $signed(flag_d_assign_9_fu_3277_p1)? 1'b1: 1'b0);
assign tmp_221_1_fu_3689_p2 = ($signed(grp_image_filter_reg_int_s_fu_712_ap_return) > $signed(flag_d_assign_2_fu_3500_p1)? 1'b1: 1'b0);
assign tmp_221_2_fu_3817_p2 = ($signed(grp_image_filter_reg_int_s_fu_722_ap_return) > $signed(flag_d_assign_4_fu_3780_p1)? 1'b1: 1'b0);
assign tmp_221_3_fu_3945_p2 = ($signed(grp_image_filter_reg_int_s_fu_732_ap_return) > $signed(flag_d_assign_6_fu_3908_p1)? 1'b1: 1'b0);
assign tmp_221_4_fu_4073_p2 = ($signed(grp_image_filter_reg_int_s_fu_742_ap_return) > $signed(flag_d_assign_8_fu_4036_p1)? 1'b1: 1'b0);
assign tmp_221_5_fu_4201_p2 = ($signed(grp_image_filter_reg_int_s_fu_752_ap_return) > $signed(flag_d_assign_10_fu_4164_p1)? 1'b1: 1'b0);
assign tmp_221_6_fu_4329_p2 = ($signed(grp_image_filter_reg_int_s_fu_762_ap_return) > $signed(flag_d_assign_12_fu_4292_p1)? 1'b1: 1'b0);
assign tmp_221_7_fu_4457_p2 = ($signed(grp_image_filter_reg_int_s_fu_772_ap_return) > $signed(flag_d_assign_14_fu_4420_p1)? 1'b1: 1'b0);
assign tmp_225_2_fu_3624_p3 = ((tmp_212_2_fu_3619_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_692_ap_return: ap_reg_ppstg_flag_d_max4_1_reg_5962_pp0_it16);
assign tmp_225_4_fu_3648_p3 = ((tmp_212_4_fu_3643_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_702_ap_return: flag_d_max4_3_reg_6028);
assign tmp_225_5_fu_3520_p3 = ((tmp_212_5_fu_3515_p2[0:0]===1'b1)? ap_reg_ppstg_flag_d_max4_5_reg_5974_pp0_it16: grp_image_filter_reg_int_s_fu_672_ap_return);
assign tmp_225_7_fu_3544_p3 = ((tmp_212_7_fu_3539_p2[0:0]===1'b1)? flag_d_max4_7_reg_6040: grp_image_filter_reg_int_s_fu_682_ap_return);
assign tmp_225_9_fu_3571_p3 = ((tmp_212_9_fu_3565_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_672_ap_return: grp_image_filter_reg_int_s_fu_692_ap_return);
assign tmp_225_s_fu_3599_p3 = ((tmp_212_s_fu_3593_p2[0:0]===1'b1)? grp_image_filter_reg_int_s_fu_682_ap_return: grp_image_filter_reg_int_s_fu_702_ap_return);
assign tmp_227_5_fu_4254_p3 = ((tmp_221_5_reg_6471[0:0]===1'b1)? tmp_226_s_reg_6447: flag_d_assign_10_reg_6434);
assign tmp_227_6_fu_4382_p3 = ((tmp_221_6_reg_6545[0:0]===1'b1)? tmp_226_1_reg_6521: flag_d_assign_12_reg_6508);
assign tmp_227_7_fu_4510_p3 = ((tmp_221_7_reg_6619[0:0]===1'b1)? tmp_226_2_reg_6595: flag_d_assign_14_reg_6582);
assign tmp_228_1_fu_3751_p2 = ($signed(b0_flag_d_max8_1_2_cast_fu_3739_p1) < $signed(flag_d_max8_3_1_fu_3742_p3)? 1'b1: 1'b0);
assign tmp_228_2_fu_3879_p2 = ($signed(b0_flag_d_max8_3_2_cast_fu_3867_p1) < $signed(flag_d_max8_5_1_fu_3870_p3)? 1'b1: 1'b0);
assign tmp_228_3_fu_4007_p2 = ($signed(b0_2_flag_d_max8_5_2_cast_fu_3995_p1) < $signed(flag_d_max8_7_1_fu_3998_p3)? 1'b1: 1'b0);
assign tmp_228_4_fu_4135_p2 = ($signed(b0_3_flag_d_max8_7_2_cast_fu_4123_p1) < $signed(flag_d_max8_9_1_fu_4126_p3)? 1'b1: 1'b0);
assign tmp_228_5_fu_4263_p2 = ($signed(b0_4_flag_d_max8_9_2_cast_fu_4251_p1) < $signed(tmp_227_5_fu_4254_p3)? 1'b1: 1'b0);
assign tmp_228_6_fu_4391_p2 = ($signed(b0_5_tmp_239_5_cast_fu_4379_p1) < $signed(tmp_227_6_fu_4382_p3)? 1'b1: 1'b0);
assign tmp_228_7_fu_4519_p2 = ($signed(b0_6_tmp_239_6_cast_fu_4507_p1) < $signed(tmp_227_7_fu_4510_p3)? 1'b1: 1'b0);
assign tmp_22_fu_3658_p2 = ($signed(p_flag_d_min8_1_0_flag_d_assign_1_fu_3655_p1) > $signed(flag_d_min8_1_1_reg_6052)? 1'b1: 1'b0);
assign tmp_231_1_fu_3723_p2 = ($signed(flag_d_min8_3_reg_6084) < $signed(flag_d_assign_11_fu_3695_p1)? 1'b1: 1'b0);
assign tmp_231_2_fu_3851_p2 = ($signed(flag_d_min8_5_reg_6218) < $signed(flag_d_assign_13_fu_3823_p1)? 1'b1: 1'b0);
assign tmp_231_3_fu_3979_p2 = ($signed(flag_d_min8_7_reg_6292) < $signed(flag_d_assign_15_fu_3951_p1)? 1'b1: 1'b0);
assign tmp_231_4_fu_4107_p2 = ($signed(flag_d_min8_9_reg_6366) < $signed(flag_d_assign_1_fu_4079_p1)? 1'b1: 1'b0);
assign tmp_231_5_fu_4235_p2 = ($signed(tmp_211_s_reg_6440) < $signed(flag_d_assign_3_fu_4207_p1)? 1'b1: 1'b0);
assign tmp_231_6_fu_4363_p2 = ($signed(tmp_211_1_reg_6514) < $signed(flag_d_assign_5_fu_4335_p1)? 1'b1: 1'b0);
assign tmp_231_7_fu_4491_p2 = ($signed(tmp_211_2_reg_6588) < $signed(flag_d_assign_7_fu_4463_p1)? 1'b1: 1'b0);
assign tmp_232_5_fu_4240_p3 = ((tmp_231_5_fu_4235_p2[0:0]===1'b1)? tmp_211_s_reg_6440: flag_d_assign_3_fu_4207_p1);
assign tmp_232_6_fu_4368_p3 = ((tmp_231_6_fu_4363_p2[0:0]===1'b1)? tmp_211_1_reg_6514: flag_d_assign_5_fu_4335_p1);
assign tmp_232_7_fu_4496_p3 = ((tmp_231_7_fu_4491_p2[0:0]===1'b1)? tmp_211_2_reg_6588: flag_d_assign_7_fu_4463_p1);
assign tmp_233_1_fu_3786_p2 = ($signed(a0_cast_fu_3783_p1) > $signed(flag_d_min8_3_2_reg_6186)? 1'b1: 1'b0);
assign tmp_233_2_fu_3914_p2 = ($signed(a0_2_cast_fu_3911_p1) > $signed(flag_d_min8_5_2_reg_6260)? 1'b1: 1'b0);
assign tmp_233_3_fu_4042_p2 = ($signed(a0_3_cast_fu_4039_p1) > $signed(flag_d_min8_7_2_reg_6334)? 1'b1: 1'b0);
assign tmp_233_4_fu_4170_p2 = ($signed(a0_4_cast_fu_4167_p1) > $signed(flag_d_min8_9_2_reg_6408)? 1'b1: 1'b0);
assign tmp_233_5_fu_4298_p2 = ($signed(a0_5_cast_fu_4295_p1) > $signed(tmp_232_5_reg_6482)? 1'b1: 1'b0);
assign tmp_233_6_fu_4426_p2 = ($signed(a0_6_cast_fu_4423_p1) > $signed(tmp_232_6_reg_6556)? 1'b1: 1'b0);
assign tmp_233_7_fu_4555_p2 = ($signed(a0_7_cast_fu_4552_p1) > $signed(tmp_232_7_reg_6630)? 1'b1: 1'b0);
assign tmp_236_1_fu_3764_p2 = ($signed(flag_d_max8_3_reg_6091) > $signed(flag_d_assign_11_fu_3695_p1)? 1'b1: 1'b0);
assign tmp_236_2_fu_3892_p2 = ($signed(flag_d_max8_5_reg_6225) > $signed(flag_d_assign_13_fu_3823_p1)? 1'b1: 1'b0);
assign tmp_236_3_fu_4020_p2 = ($signed(flag_d_max8_7_reg_6299) > $signed(flag_d_assign_15_fu_3951_p1)? 1'b1: 1'b0);
assign tmp_236_4_fu_4148_p2 = ($signed(flag_d_max8_9_reg_6373) > $signed(flag_d_assign_1_fu_4079_p1)? 1'b1: 1'b0);
assign tmp_236_5_fu_4276_p2 = ($signed(tmp_226_s_reg_6447) > $signed(flag_d_assign_3_fu_4207_p1)? 1'b1: 1'b0);
assign tmp_236_6_fu_4404_p2 = ($signed(tmp_226_1_reg_6521) > $signed(flag_d_assign_5_fu_4335_p1)? 1'b1: 1'b0);
assign tmp_236_7_fu_4532_p2 = ($signed(tmp_226_2_reg_6595) > $signed(flag_d_assign_7_fu_4463_p1)? 1'b1: 1'b0);
assign tmp_239_5_fu_4281_p3 = ((tmp_236_5_fu_4276_p2[0:0]===1'b1)? tmp_226_s_reg_6447: flag_d_assign_3_fu_4207_p1);
assign tmp_239_6_fu_4409_p3 = ((tmp_236_6_fu_4404_p2[0:0]===1'b1)? tmp_226_1_reg_6521: flag_d_assign_5_fu_4335_p1);
assign tmp_239_7_fu_4537_p3 = ((tmp_236_7_fu_4532_p2[0:0]===1'b1)? tmp_226_2_reg_6595: flag_d_assign_7_fu_4463_p1);
assign tmp_23_fu_3271_p2 = ($signed(grp_image_filter_reg_int_s_fu_612_ap_return) > $signed(flag_d_assign_s_fu_3146_p1)? 1'b1: 1'b0);
assign tmp_240_1_fu_3806_p2 = ($signed(b0_cast_63_fu_3803_p1) < $signed(flag_d_max8_3_2_reg_6202)? 1'b1: 1'b0);
assign tmp_240_2_fu_3934_p2 = ($signed(b0_2_cast_fu_3931_p1) < $signed(flag_d_max8_5_2_reg_6276)? 1'b1: 1'b0);
assign tmp_240_3_fu_4062_p2 = ($signed(b0_3_cast_fu_4059_p1) < $signed(flag_d_max8_7_2_reg_6350)? 1'b1: 1'b0);
assign tmp_240_4_fu_4190_p2 = ($signed(b0_4_cast_fu_4187_p1) < $signed(flag_d_max8_9_2_reg_6424)? 1'b1: 1'b0);
assign tmp_240_5_fu_4318_p2 = ($signed(b0_5_cast_fu_4315_p1) < $signed(tmp_239_5_reg_6498)? 1'b1: 1'b0);
assign tmp_240_6_fu_4446_p2 = ($signed(b0_6_cast_fu_4443_p1) < $signed(tmp_239_6_reg_6572)? 1'b1: 1'b0);
assign tmp_240_7_fu_4569_p2 = ($signed(b0_7_cast_fu_4566_p1) < $signed(tmp_239_7_reg_6645)? 1'b1: 1'b0);
assign tmp_242_1_fu_4664_p2 = ($signed(core_win_val_1_V_1_fu_136) > $signed(core_win_val_0_V_1_fu_144)? 1'b1: 1'b0);
assign tmp_242_2_fu_4670_p2 = ($signed(core_win_val_1_V_1_fu_136) > $signed(core_win_val_0_V_2_fu_4614_p1)? 1'b1: 1'b0);
assign tmp_245_1_fu_4682_p2 = ($signed(core_win_val_1_V_1_fu_136) > $signed(core_win_val_2_V_1_fu_128)? 1'b1: 1'b0);
assign tmp_245_2_fu_4688_p2 = ($signed(core_win_val_1_V_1_fu_136) > $signed(core_win_val_2_V_2_cast_fu_4648_p1)? 1'b1: 1'b0);
assign tmp_24_fu_3470_p2 = ($signed(flag_d_max8_1_1_fu_3461_p3) > $signed(32'b11111111111111111111111111101100)? 1'b1: 1'b0);
assign tmp_25_fu_3484_p2 = ($signed(flag_d_max8_1_reg_6005) > $signed(flag_d_assign_9_fu_3277_p1)? 1'b1: 1'b0);
assign tmp_26_fu_3678_p2 = ($signed(b0_cast_fu_3675_p1) < $signed(flag_d_max8_1_2_reg_6068)? 1'b1: 1'b0);
assign tmp_27_fu_4580_p2 = (ap_const_lv8_0 - tmp_60_fu_4574_p3);
assign tmp_28_fu_4592_p2 = (a0_7_tmp_232_7_reg_6660 > tmp_27_reg_6666? 1'b1: 1'b0);
assign tmp_29_fu_4652_p2 = (core_win_val_1_V_1_fu_136 != ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_2_fu_4586_p1 = ap_reg_ppstg_p_1_reg_511_pp0_it31;
assign tmp_30_fu_4608_p2 = (ap_reg_ppstg_p_1_reg_511_pp0_it31 > ap_const_lv11_6? 1'b1: 1'b0);
assign tmp_31_fu_4658_p2 = ($signed(core_win_val_1_V_1_fu_136) > $signed(core_win_val_0_V_0_fu_148)? 1'b1: 1'b0);
assign tmp_32_fu_4676_p2 = ($signed(core_win_val_1_V_1_fu_136) > $signed(core_win_val_2_V_0_fu_132)? 1'b1: 1'b0);
assign tmp_33_fu_4694_p2 = ($signed(core_win_val_1_V_1_fu_136) > $signed(core_win_val_1_V_0_fu_140)? 1'b1: 1'b0);
assign tmp_34_fu_4700_p2 = ($signed(core_win_val_1_V_1_fu_136) > $signed(core_win_val_1_V_2_fu_4618_p1)? 1'b1: 1'b0);
assign tmp_35_fu_4790_p2 = (tmp22_fu_4784_p2 & tmp18_fu_4767_p2);
assign tmp_36_fu_777_p1 = p_src_rows_V_read[10:0];
assign tmp_37_fu_781_p1 = p_src_cols_V_read[10:0];
assign tmp_39_fu_825_p4 = {{p_s_reg_500[ap_const_lv32_A : ap_const_lv32_2]}};
assign tmp_3_fu_808_p2 = (p_s_reg_500 < tmp_36_reg_5111? 1'b1: 1'b0);
assign tmp_40_fu_1322_p2 = (tmp_10_fu_1302_p2 | tmp_11_fu_1308_p2);
assign tmp_41_fu_1618_p2 = (tmp_13_fu_1600_p2 | tmp_14_fu_1605_p2);
assign tmp_42_fu_1368_p2 = (tmp_176_1_fu_1348_p2 | tmp_177_1_fu_1354_p2);
assign tmp_43_fu_1913_p2 = (tmp_182_1_reg_5474 | tmp_184_1_reg_5480);
assign tmp_44_fu_1414_p2 = (tmp_176_2_fu_1394_p2 | tmp_177_2_fu_1400_p2);
assign tmp_45_fu_1932_p2 = (tmp_182_2_reg_5485 | tmp_184_2_reg_5491);
assign tmp_46_fu_1460_p2 = (tmp_176_3_fu_1440_p2 | tmp_177_3_fu_1446_p2);
assign tmp_47_fu_1962_p2 = (tmp_182_3_fu_1944_p2 | tmp_184_3_fu_1949_p2);
assign tmp_48_fu_1677_p2 = (tmp_176_4_reg_5358 | tmp_177_4_reg_5364);
assign tmp_49_fu_2111_p2 = (tmp_182_4_reg_5607 | tmp_184_4_reg_5613);
assign tmp_4_fu_813_p2 = (p_s_reg_500 > ap_const_lv11_5? 1'b1: 1'b0);
assign tmp_50_fu_1696_p2 = (tmp_176_5_reg_5389 | tmp_177_5_reg_5395);
assign tmp_51_fu_2130_p2 = (tmp_182_5_reg_5618 | tmp_184_5_reg_5624);
assign tmp_52_fu_1715_p2 = (tmp_176_6_reg_5420 | tmp_177_6_reg_5426);
assign tmp_53_fu_2160_p2 = (tmp_182_6_fu_2142_p2 | tmp_184_6_fu_2147_p2);
assign tmp_54_fu_1734_p2 = (tmp_176_7_reg_5451 | tmp_177_7_reg_5457);
assign tmp_55_fu_2350_p2 = (tmp_182_7_reg_5691 | tmp_184_7_reg_5697);
assign tmp_56_fu_3427_p1 = flag_d_min8_1_0_flag_d_assign_s_fu_3422_p3[7:0];
assign tmp_57_fu_3457_p1 = flag_d_min8_1_1_fu_3450_p3[7:0];
assign tmp_58_fu_3706_p1 = flag_d_min8_3_1_fu_3701_p3[7:0];
assign tmp_59_fu_3735_p1 = flag_d_min8_3_2_fu_3728_p3[7:0];
assign tmp_5_fu_819_p2 = (p_s_reg_500 > ap_const_lv11_6? 1'b1: 1'b0);
assign tmp_60_fu_4574_p3 = ((tmp_240_7_fu_4569_p2[0:0]===1'b1)? tmp_88_reg_6650: tmp_89_reg_6655);
assign tmp_61_fu_3834_p1 = flag_d_min8_5_1_fu_3829_p3[7:0];
assign tmp_62_fu_3863_p1 = flag_d_min8_5_2_fu_3856_p3[7:0];
assign tmp_63_fu_3962_p1 = flag_d_min8_7_1_fu_3957_p3[7:0];
assign tmp_64_fu_3991_p1 = flag_d_min8_7_2_fu_3984_p3[7:0];
assign tmp_65_fu_4090_p1 = flag_d_min8_9_1_fu_4085_p3[7:0];
assign tmp_66_fu_4119_p1 = flag_d_min8_9_2_fu_4112_p3[7:0];
assign tmp_67_fu_4218_p1 = tmp_216_5_fu_4213_p3[7:0];
assign tmp_68_fu_4247_p1 = tmp_232_5_fu_4240_p3[7:0];
assign tmp_69_fu_4346_p1 = tmp_216_6_fu_4341_p3[7:0];
assign tmp_6_fu_785_p2 = (ap_const_lv11_4 + tmp_37_fu_781_p1);
assign tmp_70_fu_4375_p1 = tmp_232_6_fu_4368_p3[7:0];
assign tmp_71_fu_4474_p1 = tmp_216_7_fu_4469_p3[7:0];
assign tmp_72_fu_4503_p1 = tmp_232_7_fu_4496_p3[7:0];
assign tmp_73_fu_3466_p1 = flag_d_max8_1_1_fu_3461_p3[8:0];
assign tmp_74_fu_3496_p1 = flag_d_max8_1_2_fu_3489_p3[8:0];
assign tmp_75_fu_3747_p1 = flag_d_max8_3_1_fu_3742_p3[8:0];
assign tmp_76_fu_3776_p1 = flag_d_max8_3_2_fu_3769_p3[8:0];
assign tmp_77_fu_3875_p1 = flag_d_max8_5_1_fu_3870_p3[8:0];
assign tmp_78_fu_3904_p1 = flag_d_max8_5_2_fu_3897_p3[8:0];
assign tmp_79_fu_4003_p1 = flag_d_max8_7_1_fu_3998_p3[8:0];
assign tmp_7_fu_872_p2 = (p_1_phi_fu_515_p4 > ap_const_lv11_5? 1'b1: 1'b0);
assign tmp_80_fu_4032_p1 = flag_d_max8_7_2_fu_4025_p3[8:0];
assign tmp_81_fu_4131_p1 = flag_d_max8_9_1_fu_4126_p3[8:0];
assign tmp_82_fu_4160_p1 = flag_d_max8_9_2_fu_4153_p3[8:0];
assign tmp_83_fu_4259_p1 = tmp_227_5_fu_4254_p3[8:0];
assign tmp_84_fu_4288_p1 = tmp_239_5_fu_4281_p3[8:0];
assign tmp_85_fu_4387_p1 = tmp_227_6_fu_4382_p3[8:0];
assign tmp_86_fu_4416_p1 = tmp_239_6_fu_4409_p3[8:0];
assign tmp_87_fu_4515_p1 = tmp_227_7_fu_4510_p3[8:0];
assign tmp_88_fu_4544_p1 = b0_7_fu_4525_p3[7:0];
assign tmp_89_fu_4548_p1 = tmp_239_7_fu_4537_p3[7:0];
assign tmp_90_fu_883_p4 = {{p_1_phi_fu_515_p4[ap_const_lv32_A : ap_const_lv32_2]}};
assign tmp_9_fu_852_p2 = (p_1_phi_fu_515_p4 < tmp_37_reg_5116? 1'b1: 1'b0);
assign tmp_s_fu_862_p1 = p_1_phi_fu_515_p4;
always @ (posedge ap_clk)
begin
    count_1_i_0_op_op112_op_reg_5559[3:1] <= 3'b100;
    phitmp43_op_op_cast_cast_cast_reg_5564[3:1] <= 3'b011;
    core_win_val_2_V_1_fu_128[15:8] <= 8'b00000000;
    core_win_val_2_V_0_fu_132[15:8] <= 8'b00000000;
    core_win_val_1_V_1_fu_136[15:8] <= 8'b00000000;
    core_win_val_1_V_0_fu_140[15:8] <= 8'b00000000;
    core_win_val_0_V_1_fu_144[15:8] <= 8'b00000000;
    core_win_val_0_V_0_fu_148[15:8] <= 8'b00000000;
end



endmodule //image_filter_FAST_t_opr

