

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Feb  9 11:27:42 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        009_cosimulation_vivado
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.956 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %sw_V), !map !25"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %led_V), !map !31"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 4 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sw_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %sw_V)" [009_cosimulation_vivado/top.cpp:7]   --->   Operation 5 'read' 'sw_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sw_V_read, i32 3)" [009_cosimulation_vivado/top.cpp:8]   --->   Operation 6 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sw_V_read, i32 2)" [009_cosimulation_vivado/top.cpp:8]   --->   Operation 7 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.97ns)   --->   "%xor_ln8 = xor i1 %tmp, true" [009_cosimulation_vivado/top.cpp:8]   --->   Operation 8 'xor' 'xor_ln8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.97ns)   --->   "%xor_ln8_1 = xor i1 %tmp_1, true" [009_cosimulation_vivado/top.cpp:8]   --->   Operation 9 'xor' 'xor_ln8_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.97ns)   --->   "%and_ln8 = and i1 %xor_ln8_1, %xor_ln8" [009_cosimulation_vivado/top.cpp:8]   --->   Operation 10 'and' 'and_ln8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node or_ln9)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %sw_V_read, i32 1)" [009_cosimulation_vivado/top.cpp:9]   --->   Operation 11 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln9)   --->   "%xor_ln9 = xor i1 %tmp_2, true" [009_cosimulation_vivado/top.cpp:9]   --->   Operation 12 'xor' 'xor_ln9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln9)   --->   "%and_ln9 = and i1 %xor_ln8_1, %xor_ln9" [009_cosimulation_vivado/top.cpp:9]   --->   Operation 13 'and' 'and_ln9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node or_ln9)   --->   "%and_ln9_1 = and i1 %and_ln9, %tmp" [009_cosimulation_vivado/top.cpp:9]   --->   Operation 14 'and' 'and_ln9_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln9)   --->   "%and_ln9_2 = and i1 %tmp_1, %xor_ln8" [009_cosimulation_vivado/top.cpp:9]   --->   Operation 15 'and' 'and_ln9_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln9 = or i1 %and_ln9_2, %and_ln9_1" [009_cosimulation_vivado/top.cpp:9]   --->   Operation 16 'or' 'or_ln9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_s = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 false, i1 %or_ln9, i1 %and_ln8)" [009_cosimulation_vivado/top.cpp:10]   --->   Operation 17 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i3P(i3* %led_V, i3 %p_Result_s)" [009_cosimulation_vivado/top.cpp:10]   --->   Operation 18 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [009_cosimulation_vivado/top.cpp:11]   --->   Operation 19 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.96ns
The critical path consists of the following:
	wire read on port 'sw_V' (009_cosimulation_vivado/top.cpp:7) [6]  (0 ns)
	'xor' operation ('xor_ln8', 009_cosimulation_vivado/top.cpp:8) [9]  (0.978 ns)
	'and' operation ('and_ln8', 009_cosimulation_vivado/top.cpp:8) [11]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
