digraph "0_linux_54a20552e1eae07aa240fa370a0293e006b5faed_1" {
"1000188" [label="(MethodReturn,static void)"];
"1000103" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000262" [label="(MethodParameterOut,struct kvm_vcpu *vcpu)"];
"1000147" [label="(Identifier,BP_VECTOR)"];
"1000143" [label="(Call,eb |= 1u << BP_VECTOR)"];
"1000144" [label="(Identifier,eb)"];
"1000145" [label="(Call,1u << BP_VECTOR)"];
"1000146" [label="(Literal,1u)"];
"1000148" [label="(ControlStructure,if (to_vmx(vcpu)->rmode.vm86_active))"];
"1000152" [label="(Identifier,vcpu)"];
"1000153" [label="(FieldIdentifier,rmode)"];
"1000154" [label="(FieldIdentifier,vm86_active)"];
"1000149" [label="(Call,to_vmx(vcpu)->rmode.vm86_active)"];
"1000150" [label="(Call,to_vmx(vcpu)->rmode)"];
"1000151" [label="(Call,to_vmx(vcpu))"];
"1000155" [label="(Call,eb = ~0)"];
"1000156" [label="(Identifier,eb)"];
"1000157" [label="(Identifier,~0)"];
"1000158" [label="(ControlStructure,if (enable_ept))"];
"1000159" [label="(Identifier,enable_ept)"];
"1000163" [label="(Call,1u << PF_VECTOR)"];
"1000164" [label="(Literal,1u)"];
"1000165" [label="(Identifier,PF_VECTOR)"];
"1000160" [label="(Call,eb &= ~(1u << PF_VECTOR))"];
"1000161" [label="(Identifier,eb)"];
"1000162" [label="(Call,~(1u << PF_VECTOR))"];
"1000166" [label="(ControlStructure,if (vcpu->fpu_active))"];
"1000169" [label="(FieldIdentifier,fpu_active)"];
"1000167" [label="(Call,vcpu->fpu_active)"];
"1000168" [label="(Identifier,vcpu)"];
"1000173" [label="(Call,1u << NM_VECTOR)"];
"1000174" [label="(Literal,1u)"];
"1000175" [label="(Identifier,NM_VECTOR)"];
"1000170" [label="(Call,eb &= ~(1u << NM_VECTOR))"];
"1000171" [label="(Identifier,eb)"];
"1000172" [label="(Call,~(1u << NM_VECTOR))"];
"1000104" [label="(Block,)"];
"1000176" [label="(ControlStructure,if (is_guest_mode(vcpu)))"];
"1000178" [label="(Identifier,vcpu)"];
"1000177" [label="(Call,is_guest_mode(vcpu))"];
"1000183" [label="(Identifier,vcpu)"];
"1000179" [label="(Call,eb |= get_vmcs12(vcpu)->exception_bitmap)"];
"1000180" [label="(Identifier,eb)"];
"1000184" [label="(FieldIdentifier,exception_bitmap)"];
"1000181" [label="(Call,get_vmcs12(vcpu)->exception_bitmap)"];
"1000182" [label="(Call,get_vmcs12(vcpu))"];
"1000185" [label="(Call,vmcs_write32(EXCEPTION_BITMAP, eb))"];
"1000186" [label="(Identifier,EXCEPTION_BITMAP)"];
"1000187" [label="(Identifier,eb)"];
"1000111" [label="(Identifier,PF_VECTOR)"];
"1000106" [label="(Call,eb = (1u << PF_VECTOR) | (1u << UD_VECTOR) | (1u << MC_VECTOR) |\n\t     (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR))"];
"1000107" [label="(Identifier,eb)"];
"1000112" [label="(Call,(1u << UD_VECTOR) | (1u << MC_VECTOR) |\n\t     (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR))"];
"1000113" [label="(Call,1u << UD_VECTOR)"];
"1000114" [label="(Literal,1u)"];
"1000115" [label="(Identifier,UD_VECTOR)"];
"1000116" [label="(Call,(1u << MC_VECTOR) |\n\t     (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR))"];
"1000117" [label="(Call,1u << MC_VECTOR)"];
"1000118" [label="(Literal,1u)"];
"1000119" [label="(Identifier,MC_VECTOR)"];
"1000108" [label="(Call,(1u << PF_VECTOR) | (1u << UD_VECTOR) | (1u << MC_VECTOR) |\n\t     (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR))"];
"1000109" [label="(Call,1u << PF_VECTOR)"];
"1000110" [label="(Literal,1u)"];
"1000123" [label="(Identifier,NM_VECTOR)"];
"1000124" [label="(Call,(1u << DB_VECTOR) | (1u << AC_VECTOR))"];
"1000125" [label="(Call,1u << DB_VECTOR)"];
"1000126" [label="(Literal,1u)"];
"1000127" [label="(Identifier,DB_VECTOR)"];
"1000128" [label="(Call,1u << AC_VECTOR)"];
"1000129" [label="(Literal,1u)"];
"1000130" [label="(Identifier,AC_VECTOR)"];
"1000120" [label="(Call,(1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR))"];
"1000121" [label="(Call,1u << NM_VECTOR)"];
"1000122" [label="(Literal,1u)"];
"1000136" [label="(FieldIdentifier,guest_debug)"];
"1000131" [label="(ControlStructure,if ((vcpu->guest_debug &\n \t     (KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP)) ==\n \t    (KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP)))"];
"1000132" [label="(Call,(vcpu->guest_debug &\n \t     (KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP)) ==\n \t    (KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP))"];
"1000133" [label="(Call,vcpu->guest_debug &\n \t     (KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP))"];
"1000134" [label="(Call,vcpu->guest_debug)"];
"1000135" [label="(Identifier,vcpu)"];
"1000139" [label="(Identifier,KVM_GUESTDBG_USE_SW_BP)"];
"1000137" [label="(Call,KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP)"];
"1000138" [label="(Identifier,KVM_GUESTDBG_ENABLE)"];
"1000142" [label="(Identifier,KVM_GUESTDBG_USE_SW_BP)"];
"1000140" [label="(Call,KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP)"];
"1000141" [label="(Identifier,KVM_GUESTDBG_ENABLE)"];
"1000188" -> "1000102"  [label="AST: "];
"1000188" -> "1000185"  [label="CFG: "];
"1000124" -> "1000188"  [label="DDG: 1u << DB_VECTOR"];
"1000124" -> "1000188"  [label="DDG: 1u << AC_VECTOR"];
"1000106" -> "1000188"  [label="DDG: (1u << PF_VECTOR) | (1u << UD_VECTOR) | (1u << MC_VECTOR) |\n\t     (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000185" -> "1000188"  [label="DDG: vmcs_write32(EXCEPTION_BITMAP, eb)"];
"1000185" -> "1000188"  [label="DDG: EXCEPTION_BITMAP"];
"1000185" -> "1000188"  [label="DDG: eb"];
"1000155" -> "1000188"  [label="DDG: ~0"];
"1000179" -> "1000188"  [label="DDG: eb |= get_vmcs12(vcpu)->exception_bitmap"];
"1000179" -> "1000188"  [label="DDG: get_vmcs12(vcpu)->exception_bitmap"];
"1000160" -> "1000188"  [label="DDG: eb &= ~(1u << PF_VECTOR)"];
"1000160" -> "1000188"  [label="DDG: ~(1u << PF_VECTOR)"];
"1000132" -> "1000188"  [label="DDG: KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP"];
"1000132" -> "1000188"  [label="DDG: (vcpu->guest_debug &\n \t     (KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP)) ==\n \t    (KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP)"];
"1000132" -> "1000188"  [label="DDG: vcpu->guest_debug &\n \t     (KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP)"];
"1000125" -> "1000188"  [label="DDG: DB_VECTOR"];
"1000117" -> "1000188"  [label="DDG: MC_VECTOR"];
"1000177" -> "1000188"  [label="DDG: vcpu"];
"1000177" -> "1000188"  [label="DDG: is_guest_mode(vcpu)"];
"1000116" -> "1000188"  [label="DDG: 1u << MC_VECTOR"];
"1000116" -> "1000188"  [label="DDG: (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000128" -> "1000188"  [label="DDG: AC_VECTOR"];
"1000170" -> "1000188"  [label="DDG: ~(1u << NM_VECTOR)"];
"1000170" -> "1000188"  [label="DDG: eb &= ~(1u << NM_VECTOR)"];
"1000140" -> "1000188"  [label="DDG: KVM_GUESTDBG_USE_SW_BP"];
"1000140" -> "1000188"  [label="DDG: KVM_GUESTDBG_ENABLE"];
"1000121" -> "1000188"  [label="DDG: NM_VECTOR"];
"1000103" -> "1000188"  [label="DDG: vcpu"];
"1000133" -> "1000188"  [label="DDG: vcpu->guest_debug"];
"1000113" -> "1000188"  [label="DDG: UD_VECTOR"];
"1000120" -> "1000188"  [label="DDG: 1u << NM_VECTOR"];
"1000120" -> "1000188"  [label="DDG: (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000108" -> "1000188"  [label="DDG: (1u << UD_VECTOR) | (1u << MC_VECTOR) |\n\t     (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000108" -> "1000188"  [label="DDG: 1u << PF_VECTOR"];
"1000112" -> "1000188"  [label="DDG: 1u << UD_VECTOR"];
"1000112" -> "1000188"  [label="DDG: (1u << MC_VECTOR) |\n\t     (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000172" -> "1000188"  [label="DDG: 1u << NM_VECTOR"];
"1000143" -> "1000188"  [label="DDG: eb |= 1u << BP_VECTOR"];
"1000143" -> "1000188"  [label="DDG: 1u << BP_VECTOR"];
"1000162" -> "1000188"  [label="DDG: 1u << PF_VECTOR"];
"1000145" -> "1000188"  [label="DDG: BP_VECTOR"];
"1000109" -> "1000188"  [label="DDG: PF_VECTOR"];
"1000182" -> "1000188"  [label="DDG: vcpu"];
"1000173" -> "1000188"  [label="DDG: NM_VECTOR"];
"1000163" -> "1000188"  [label="DDG: PF_VECTOR"];
"1000103" -> "1000102"  [label="AST: "];
"1000103" -> "1000188"  [label="DDG: vcpu"];
"1000103" -> "1000151"  [label="DDG: vcpu"];
"1000103" -> "1000177"  [label="DDG: vcpu"];
"1000103" -> "1000182"  [label="DDG: vcpu"];
"1000262" -> "1000102"  [label="AST: "];
"1000147" -> "1000145"  [label="AST: "];
"1000147" -> "1000146"  [label="CFG: "];
"1000145" -> "1000147"  [label="CFG: "];
"1000143" -> "1000131"  [label="AST: "];
"1000143" -> "1000145"  [label="CFG: "];
"1000144" -> "1000143"  [label="AST: "];
"1000145" -> "1000143"  [label="AST: "];
"1000152" -> "1000143"  [label="CFG: "];
"1000143" -> "1000188"  [label="DDG: eb |= 1u << BP_VECTOR"];
"1000143" -> "1000188"  [label="DDG: 1u << BP_VECTOR"];
"1000106" -> "1000143"  [label="DDG: eb"];
"1000145" -> "1000143"  [label="DDG: 1u"];
"1000145" -> "1000143"  [label="DDG: BP_VECTOR"];
"1000143" -> "1000160"  [label="DDG: eb"];
"1000143" -> "1000170"  [label="DDG: eb"];
"1000143" -> "1000179"  [label="DDG: eb"];
"1000143" -> "1000185"  [label="DDG: eb"];
"1000144" -> "1000143"  [label="AST: "];
"1000144" -> "1000132"  [label="CFG: "];
"1000146" -> "1000144"  [label="CFG: "];
"1000145" -> "1000143"  [label="AST: "];
"1000145" -> "1000147"  [label="CFG: "];
"1000146" -> "1000145"  [label="AST: "];
"1000147" -> "1000145"  [label="AST: "];
"1000143" -> "1000145"  [label="CFG: "];
"1000145" -> "1000188"  [label="DDG: BP_VECTOR"];
"1000145" -> "1000143"  [label="DDG: 1u"];
"1000145" -> "1000143"  [label="DDG: BP_VECTOR"];
"1000146" -> "1000145"  [label="AST: "];
"1000146" -> "1000144"  [label="CFG: "];
"1000147" -> "1000146"  [label="CFG: "];
"1000148" -> "1000104"  [label="AST: "];
"1000149" -> "1000148"  [label="AST: "];
"1000155" -> "1000148"  [label="AST: "];
"1000152" -> "1000151"  [label="AST: "];
"1000152" -> "1000143"  [label="CFG: "];
"1000152" -> "1000132"  [label="CFG: "];
"1000151" -> "1000152"  [label="CFG: "];
"1000153" -> "1000150"  [label="AST: "];
"1000153" -> "1000151"  [label="CFG: "];
"1000150" -> "1000153"  [label="CFG: "];
"1000154" -> "1000149"  [label="AST: "];
"1000154" -> "1000150"  [label="CFG: "];
"1000149" -> "1000154"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000149" -> "1000154"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000154" -> "1000149"  [label="AST: "];
"1000156" -> "1000149"  [label="CFG: "];
"1000159" -> "1000149"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000150" -> "1000153"  [label="CFG: "];
"1000151" -> "1000150"  [label="AST: "];
"1000153" -> "1000150"  [label="AST: "];
"1000154" -> "1000150"  [label="CFG: "];
"1000151" -> "1000150"  [label="AST: "];
"1000151" -> "1000152"  [label="CFG: "];
"1000152" -> "1000151"  [label="AST: "];
"1000153" -> "1000151"  [label="CFG: "];
"1000103" -> "1000151"  [label="DDG: vcpu"];
"1000151" -> "1000177"  [label="DDG: vcpu"];
"1000155" -> "1000148"  [label="AST: "];
"1000155" -> "1000157"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000157" -> "1000155"  [label="AST: "];
"1000159" -> "1000155"  [label="CFG: "];
"1000155" -> "1000188"  [label="DDG: ~0"];
"1000155" -> "1000160"  [label="DDG: eb"];
"1000155" -> "1000170"  [label="DDG: eb"];
"1000155" -> "1000179"  [label="DDG: eb"];
"1000155" -> "1000185"  [label="DDG: eb"];
"1000156" -> "1000155"  [label="AST: "];
"1000156" -> "1000149"  [label="CFG: "];
"1000157" -> "1000156"  [label="CFG: "];
"1000157" -> "1000155"  [label="AST: "];
"1000157" -> "1000156"  [label="CFG: "];
"1000155" -> "1000157"  [label="CFG: "];
"1000158" -> "1000104"  [label="AST: "];
"1000159" -> "1000158"  [label="AST: "];
"1000160" -> "1000158"  [label="AST: "];
"1000159" -> "1000158"  [label="AST: "];
"1000159" -> "1000155"  [label="CFG: "];
"1000159" -> "1000149"  [label="CFG: "];
"1000161" -> "1000159"  [label="CFG: "];
"1000168" -> "1000159"  [label="CFG: "];
"1000163" -> "1000162"  [label="AST: "];
"1000163" -> "1000165"  [label="CFG: "];
"1000164" -> "1000163"  [label="AST: "];
"1000165" -> "1000163"  [label="AST: "];
"1000162" -> "1000163"  [label="CFG: "];
"1000163" -> "1000188"  [label="DDG: PF_VECTOR"];
"1000163" -> "1000162"  [label="DDG: 1u"];
"1000163" -> "1000162"  [label="DDG: PF_VECTOR"];
"1000109" -> "1000163"  [label="DDG: PF_VECTOR"];
"1000164" -> "1000163"  [label="AST: "];
"1000164" -> "1000161"  [label="CFG: "];
"1000165" -> "1000164"  [label="CFG: "];
"1000165" -> "1000163"  [label="AST: "];
"1000165" -> "1000164"  [label="CFG: "];
"1000163" -> "1000165"  [label="CFG: "];
"1000160" -> "1000158"  [label="AST: "];
"1000160" -> "1000162"  [label="CFG: "];
"1000161" -> "1000160"  [label="AST: "];
"1000162" -> "1000160"  [label="AST: "];
"1000168" -> "1000160"  [label="CFG: "];
"1000160" -> "1000188"  [label="DDG: eb &= ~(1u << PF_VECTOR)"];
"1000160" -> "1000188"  [label="DDG: ~(1u << PF_VECTOR)"];
"1000106" -> "1000160"  [label="DDG: eb"];
"1000143" -> "1000160"  [label="DDG: eb"];
"1000155" -> "1000160"  [label="DDG: eb"];
"1000162" -> "1000160"  [label="DDG: 1u << PF_VECTOR"];
"1000160" -> "1000170"  [label="DDG: eb"];
"1000160" -> "1000179"  [label="DDG: eb"];
"1000160" -> "1000185"  [label="DDG: eb"];
"1000161" -> "1000160"  [label="AST: "];
"1000161" -> "1000159"  [label="CFG: "];
"1000164" -> "1000161"  [label="CFG: "];
"1000162" -> "1000160"  [label="AST: "];
"1000162" -> "1000163"  [label="CFG: "];
"1000163" -> "1000162"  [label="AST: "];
"1000160" -> "1000162"  [label="CFG: "];
"1000162" -> "1000188"  [label="DDG: 1u << PF_VECTOR"];
"1000162" -> "1000160"  [label="DDG: 1u << PF_VECTOR"];
"1000163" -> "1000162"  [label="DDG: 1u"];
"1000163" -> "1000162"  [label="DDG: PF_VECTOR"];
"1000166" -> "1000104"  [label="AST: "];
"1000167" -> "1000166"  [label="AST: "];
"1000170" -> "1000166"  [label="AST: "];
"1000169" -> "1000167"  [label="AST: "];
"1000169" -> "1000168"  [label="CFG: "];
"1000167" -> "1000169"  [label="CFG: "];
"1000167" -> "1000166"  [label="AST: "];
"1000167" -> "1000169"  [label="CFG: "];
"1000168" -> "1000167"  [label="AST: "];
"1000169" -> "1000167"  [label="AST: "];
"1000171" -> "1000167"  [label="CFG: "];
"1000178" -> "1000167"  [label="CFG: "];
"1000168" -> "1000167"  [label="AST: "];
"1000168" -> "1000160"  [label="CFG: "];
"1000168" -> "1000159"  [label="CFG: "];
"1000169" -> "1000168"  [label="CFG: "];
"1000173" -> "1000172"  [label="AST: "];
"1000173" -> "1000175"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000175" -> "1000173"  [label="AST: "];
"1000172" -> "1000173"  [label="CFG: "];
"1000173" -> "1000188"  [label="DDG: NM_VECTOR"];
"1000173" -> "1000172"  [label="DDG: 1u"];
"1000173" -> "1000172"  [label="DDG: NM_VECTOR"];
"1000121" -> "1000173"  [label="DDG: NM_VECTOR"];
"1000174" -> "1000173"  [label="AST: "];
"1000174" -> "1000171"  [label="CFG: "];
"1000175" -> "1000174"  [label="CFG: "];
"1000175" -> "1000173"  [label="AST: "];
"1000175" -> "1000174"  [label="CFG: "];
"1000173" -> "1000175"  [label="CFG: "];
"1000170" -> "1000166"  [label="AST: "];
"1000170" -> "1000172"  [label="CFG: "];
"1000171" -> "1000170"  [label="AST: "];
"1000172" -> "1000170"  [label="AST: "];
"1000178" -> "1000170"  [label="CFG: "];
"1000170" -> "1000188"  [label="DDG: ~(1u << NM_VECTOR)"];
"1000170" -> "1000188"  [label="DDG: eb &= ~(1u << NM_VECTOR)"];
"1000106" -> "1000170"  [label="DDG: eb"];
"1000143" -> "1000170"  [label="DDG: eb"];
"1000155" -> "1000170"  [label="DDG: eb"];
"1000160" -> "1000170"  [label="DDG: eb"];
"1000172" -> "1000170"  [label="DDG: 1u << NM_VECTOR"];
"1000170" -> "1000179"  [label="DDG: eb"];
"1000170" -> "1000185"  [label="DDG: eb"];
"1000171" -> "1000170"  [label="AST: "];
"1000171" -> "1000167"  [label="CFG: "];
"1000174" -> "1000171"  [label="CFG: "];
"1000172" -> "1000170"  [label="AST: "];
"1000172" -> "1000173"  [label="CFG: "];
"1000173" -> "1000172"  [label="AST: "];
"1000170" -> "1000172"  [label="CFG: "];
"1000172" -> "1000188"  [label="DDG: 1u << NM_VECTOR"];
"1000172" -> "1000170"  [label="DDG: 1u << NM_VECTOR"];
"1000173" -> "1000172"  [label="DDG: 1u"];
"1000173" -> "1000172"  [label="DDG: NM_VECTOR"];
"1000104" -> "1000102"  [label="AST: "];
"1000105" -> "1000104"  [label="AST: "];
"1000106" -> "1000104"  [label="AST: "];
"1000131" -> "1000104"  [label="AST: "];
"1000148" -> "1000104"  [label="AST: "];
"1000158" -> "1000104"  [label="AST: "];
"1000166" -> "1000104"  [label="AST: "];
"1000176" -> "1000104"  [label="AST: "];
"1000185" -> "1000104"  [label="AST: "];
"1000176" -> "1000104"  [label="AST: "];
"1000177" -> "1000176"  [label="AST: "];
"1000179" -> "1000176"  [label="AST: "];
"1000178" -> "1000177"  [label="AST: "];
"1000178" -> "1000170"  [label="CFG: "];
"1000178" -> "1000167"  [label="CFG: "];
"1000177" -> "1000178"  [label="CFG: "];
"1000177" -> "1000176"  [label="AST: "];
"1000177" -> "1000178"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000180" -> "1000177"  [label="CFG: "];
"1000186" -> "1000177"  [label="CFG: "];
"1000177" -> "1000188"  [label="DDG: vcpu"];
"1000177" -> "1000188"  [label="DDG: is_guest_mode(vcpu)"];
"1000151" -> "1000177"  [label="DDG: vcpu"];
"1000103" -> "1000177"  [label="DDG: vcpu"];
"1000177" -> "1000182"  [label="DDG: vcpu"];
"1000183" -> "1000182"  [label="AST: "];
"1000183" -> "1000180"  [label="CFG: "];
"1000182" -> "1000183"  [label="CFG: "];
"1000179" -> "1000176"  [label="AST: "];
"1000179" -> "1000181"  [label="CFG: "];
"1000180" -> "1000179"  [label="AST: "];
"1000181" -> "1000179"  [label="AST: "];
"1000186" -> "1000179"  [label="CFG: "];
"1000179" -> "1000188"  [label="DDG: eb |= get_vmcs12(vcpu)->exception_bitmap"];
"1000179" -> "1000188"  [label="DDG: get_vmcs12(vcpu)->exception_bitmap"];
"1000106" -> "1000179"  [label="DDG: eb"];
"1000143" -> "1000179"  [label="DDG: eb"];
"1000170" -> "1000179"  [label="DDG: eb"];
"1000155" -> "1000179"  [label="DDG: eb"];
"1000160" -> "1000179"  [label="DDG: eb"];
"1000179" -> "1000185"  [label="DDG: eb"];
"1000180" -> "1000179"  [label="AST: "];
"1000180" -> "1000177"  [label="CFG: "];
"1000183" -> "1000180"  [label="CFG: "];
"1000184" -> "1000181"  [label="AST: "];
"1000184" -> "1000182"  [label="CFG: "];
"1000181" -> "1000184"  [label="CFG: "];
"1000181" -> "1000179"  [label="AST: "];
"1000181" -> "1000184"  [label="CFG: "];
"1000182" -> "1000181"  [label="AST: "];
"1000184" -> "1000181"  [label="AST: "];
"1000179" -> "1000181"  [label="CFG: "];
"1000182" -> "1000181"  [label="AST: "];
"1000182" -> "1000183"  [label="CFG: "];
"1000183" -> "1000182"  [label="AST: "];
"1000184" -> "1000182"  [label="CFG: "];
"1000182" -> "1000188"  [label="DDG: vcpu"];
"1000177" -> "1000182"  [label="DDG: vcpu"];
"1000103" -> "1000182"  [label="DDG: vcpu"];
"1000185" -> "1000104"  [label="AST: "];
"1000185" -> "1000187"  [label="CFG: "];
"1000186" -> "1000185"  [label="AST: "];
"1000187" -> "1000185"  [label="AST: "];
"1000188" -> "1000185"  [label="CFG: "];
"1000185" -> "1000188"  [label="DDG: vmcs_write32(EXCEPTION_BITMAP, eb)"];
"1000185" -> "1000188"  [label="DDG: EXCEPTION_BITMAP"];
"1000185" -> "1000188"  [label="DDG: eb"];
"1000106" -> "1000185"  [label="DDG: eb"];
"1000143" -> "1000185"  [label="DDG: eb"];
"1000179" -> "1000185"  [label="DDG: eb"];
"1000170" -> "1000185"  [label="DDG: eb"];
"1000155" -> "1000185"  [label="DDG: eb"];
"1000160" -> "1000185"  [label="DDG: eb"];
"1000186" -> "1000185"  [label="AST: "];
"1000186" -> "1000179"  [label="CFG: "];
"1000186" -> "1000177"  [label="CFG: "];
"1000187" -> "1000186"  [label="CFG: "];
"1000187" -> "1000185"  [label="AST: "];
"1000187" -> "1000186"  [label="CFG: "];
"1000185" -> "1000187"  [label="CFG: "];
"1000111" -> "1000109"  [label="AST: "];
"1000111" -> "1000110"  [label="CFG: "];
"1000109" -> "1000111"  [label="CFG: "];
"1000106" -> "1000104"  [label="AST: "];
"1000106" -> "1000108"  [label="CFG: "];
"1000107" -> "1000106"  [label="AST: "];
"1000108" -> "1000106"  [label="AST: "];
"1000135" -> "1000106"  [label="CFG: "];
"1000106" -> "1000188"  [label="DDG: (1u << PF_VECTOR) | (1u << UD_VECTOR) | (1u << MC_VECTOR) |\n\t     (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000108" -> "1000106"  [label="DDG: 1u << PF_VECTOR"];
"1000108" -> "1000106"  [label="DDG: (1u << UD_VECTOR) | (1u << MC_VECTOR) |\n\t     (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000106" -> "1000143"  [label="DDG: eb"];
"1000106" -> "1000160"  [label="DDG: eb"];
"1000106" -> "1000170"  [label="DDG: eb"];
"1000106" -> "1000179"  [label="DDG: eb"];
"1000106" -> "1000185"  [label="DDG: eb"];
"1000107" -> "1000106"  [label="AST: "];
"1000107" -> "1000102"  [label="CFG: "];
"1000110" -> "1000107"  [label="CFG: "];
"1000112" -> "1000108"  [label="AST: "];
"1000112" -> "1000116"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000116" -> "1000112"  [label="AST: "];
"1000108" -> "1000112"  [label="CFG: "];
"1000112" -> "1000188"  [label="DDG: 1u << UD_VECTOR"];
"1000112" -> "1000188"  [label="DDG: (1u << MC_VECTOR) |\n\t     (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000112" -> "1000108"  [label="DDG: 1u << UD_VECTOR"];
"1000112" -> "1000108"  [label="DDG: (1u << MC_VECTOR) |\n\t     (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000113" -> "1000112"  [label="DDG: 1u"];
"1000113" -> "1000112"  [label="DDG: UD_VECTOR"];
"1000116" -> "1000112"  [label="DDG: 1u << MC_VECTOR"];
"1000116" -> "1000112"  [label="DDG: (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000113" -> "1000112"  [label="AST: "];
"1000113" -> "1000115"  [label="CFG: "];
"1000114" -> "1000113"  [label="AST: "];
"1000115" -> "1000113"  [label="AST: "];
"1000118" -> "1000113"  [label="CFG: "];
"1000113" -> "1000188"  [label="DDG: UD_VECTOR"];
"1000113" -> "1000112"  [label="DDG: 1u"];
"1000113" -> "1000112"  [label="DDG: UD_VECTOR"];
"1000114" -> "1000113"  [label="AST: "];
"1000114" -> "1000109"  [label="CFG: "];
"1000115" -> "1000114"  [label="CFG: "];
"1000115" -> "1000113"  [label="AST: "];
"1000115" -> "1000114"  [label="CFG: "];
"1000113" -> "1000115"  [label="CFG: "];
"1000116" -> "1000112"  [label="AST: "];
"1000116" -> "1000120"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000120" -> "1000116"  [label="AST: "];
"1000112" -> "1000116"  [label="CFG: "];
"1000116" -> "1000188"  [label="DDG: 1u << MC_VECTOR"];
"1000116" -> "1000188"  [label="DDG: (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000116" -> "1000112"  [label="DDG: 1u << MC_VECTOR"];
"1000116" -> "1000112"  [label="DDG: (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000117" -> "1000116"  [label="DDG: 1u"];
"1000117" -> "1000116"  [label="DDG: MC_VECTOR"];
"1000120" -> "1000116"  [label="DDG: 1u << NM_VECTOR"];
"1000120" -> "1000116"  [label="DDG: (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000117" -> "1000116"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000122" -> "1000117"  [label="CFG: "];
"1000117" -> "1000188"  [label="DDG: MC_VECTOR"];
"1000117" -> "1000116"  [label="DDG: 1u"];
"1000117" -> "1000116"  [label="DDG: MC_VECTOR"];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000113"  [label="CFG: "];
"1000119" -> "1000118"  [label="CFG: "];
"1000119" -> "1000117"  [label="AST: "];
"1000119" -> "1000118"  [label="CFG: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000108" -> "1000106"  [label="AST: "];
"1000108" -> "1000112"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000112" -> "1000108"  [label="AST: "];
"1000106" -> "1000108"  [label="CFG: "];
"1000108" -> "1000188"  [label="DDG: (1u << UD_VECTOR) | (1u << MC_VECTOR) |\n\t     (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000108" -> "1000188"  [label="DDG: 1u << PF_VECTOR"];
"1000108" -> "1000106"  [label="DDG: 1u << PF_VECTOR"];
"1000108" -> "1000106"  [label="DDG: (1u << UD_VECTOR) | (1u << MC_VECTOR) |\n\t     (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000109" -> "1000108"  [label="DDG: 1u"];
"1000109" -> "1000108"  [label="DDG: PF_VECTOR"];
"1000112" -> "1000108"  [label="DDG: 1u << UD_VECTOR"];
"1000112" -> "1000108"  [label="DDG: (1u << MC_VECTOR) |\n\t     (1u << NM_VECTOR) | (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000109" -> "1000108"  [label="AST: "];
"1000109" -> "1000111"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000111" -> "1000109"  [label="AST: "];
"1000114" -> "1000109"  [label="CFG: "];
"1000109" -> "1000188"  [label="DDG: PF_VECTOR"];
"1000109" -> "1000108"  [label="DDG: 1u"];
"1000109" -> "1000108"  [label="DDG: PF_VECTOR"];
"1000109" -> "1000163"  [label="DDG: PF_VECTOR"];
"1000110" -> "1000109"  [label="AST: "];
"1000110" -> "1000107"  [label="CFG: "];
"1000111" -> "1000110"  [label="CFG: "];
"1000123" -> "1000121"  [label="AST: "];
"1000123" -> "1000122"  [label="CFG: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000124" -> "1000120"  [label="AST: "];
"1000124" -> "1000128"  [label="CFG: "];
"1000125" -> "1000124"  [label="AST: "];
"1000128" -> "1000124"  [label="AST: "];
"1000120" -> "1000124"  [label="CFG: "];
"1000124" -> "1000188"  [label="DDG: 1u << DB_VECTOR"];
"1000124" -> "1000188"  [label="DDG: 1u << AC_VECTOR"];
"1000124" -> "1000120"  [label="DDG: 1u << DB_VECTOR"];
"1000124" -> "1000120"  [label="DDG: 1u << AC_VECTOR"];
"1000125" -> "1000124"  [label="DDG: 1u"];
"1000125" -> "1000124"  [label="DDG: DB_VECTOR"];
"1000128" -> "1000124"  [label="DDG: 1u"];
"1000128" -> "1000124"  [label="DDG: AC_VECTOR"];
"1000125" -> "1000124"  [label="AST: "];
"1000125" -> "1000127"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000127" -> "1000125"  [label="AST: "];
"1000129" -> "1000125"  [label="CFG: "];
"1000125" -> "1000188"  [label="DDG: DB_VECTOR"];
"1000125" -> "1000124"  [label="DDG: 1u"];
"1000125" -> "1000124"  [label="DDG: DB_VECTOR"];
"1000126" -> "1000125"  [label="AST: "];
"1000126" -> "1000121"  [label="CFG: "];
"1000127" -> "1000126"  [label="CFG: "];
"1000127" -> "1000125"  [label="AST: "];
"1000127" -> "1000126"  [label="CFG: "];
"1000125" -> "1000127"  [label="CFG: "];
"1000128" -> "1000124"  [label="AST: "];
"1000128" -> "1000130"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000130" -> "1000128"  [label="AST: "];
"1000124" -> "1000128"  [label="CFG: "];
"1000128" -> "1000188"  [label="DDG: AC_VECTOR"];
"1000128" -> "1000124"  [label="DDG: 1u"];
"1000128" -> "1000124"  [label="DDG: AC_VECTOR"];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000125"  [label="CFG: "];
"1000130" -> "1000129"  [label="CFG: "];
"1000130" -> "1000128"  [label="AST: "];
"1000130" -> "1000129"  [label="CFG: "];
"1000128" -> "1000130"  [label="CFG: "];
"1000120" -> "1000116"  [label="AST: "];
"1000120" -> "1000124"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000124" -> "1000120"  [label="AST: "];
"1000116" -> "1000120"  [label="CFG: "];
"1000120" -> "1000188"  [label="DDG: 1u << NM_VECTOR"];
"1000120" -> "1000188"  [label="DDG: (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000120" -> "1000116"  [label="DDG: 1u << NM_VECTOR"];
"1000120" -> "1000116"  [label="DDG: (1u << DB_VECTOR) | (1u << AC_VECTOR)"];
"1000121" -> "1000120"  [label="DDG: 1u"];
"1000121" -> "1000120"  [label="DDG: NM_VECTOR"];
"1000124" -> "1000120"  [label="DDG: 1u << DB_VECTOR"];
"1000124" -> "1000120"  [label="DDG: 1u << AC_VECTOR"];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000126" -> "1000121"  [label="CFG: "];
"1000121" -> "1000188"  [label="DDG: NM_VECTOR"];
"1000121" -> "1000120"  [label="DDG: 1u"];
"1000121" -> "1000120"  [label="DDG: NM_VECTOR"];
"1000121" -> "1000173"  [label="DDG: NM_VECTOR"];
"1000122" -> "1000121"  [label="AST: "];
"1000122" -> "1000117"  [label="CFG: "];
"1000123" -> "1000122"  [label="CFG: "];
"1000136" -> "1000134"  [label="AST: "];
"1000136" -> "1000135"  [label="CFG: "];
"1000134" -> "1000136"  [label="CFG: "];
"1000131" -> "1000104"  [label="AST: "];
"1000132" -> "1000131"  [label="AST: "];
"1000143" -> "1000131"  [label="AST: "];
"1000132" -> "1000131"  [label="AST: "];
"1000132" -> "1000140"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000140" -> "1000132"  [label="AST: "];
"1000144" -> "1000132"  [label="CFG: "];
"1000152" -> "1000132"  [label="CFG: "];
"1000132" -> "1000188"  [label="DDG: KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP"];
"1000132" -> "1000188"  [label="DDG: (vcpu->guest_debug &\n \t     (KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP)) ==\n \t    (KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP)"];
"1000132" -> "1000188"  [label="DDG: vcpu->guest_debug &\n \t     (KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP)"];
"1000133" -> "1000132"  [label="DDG: vcpu->guest_debug"];
"1000133" -> "1000132"  [label="DDG: KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP"];
"1000140" -> "1000132"  [label="DDG: KVM_GUESTDBG_ENABLE"];
"1000140" -> "1000132"  [label="DDG: KVM_GUESTDBG_USE_SW_BP"];
"1000133" -> "1000132"  [label="AST: "];
"1000133" -> "1000137"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000137" -> "1000133"  [label="AST: "];
"1000141" -> "1000133"  [label="CFG: "];
"1000133" -> "1000188"  [label="DDG: vcpu->guest_debug"];
"1000133" -> "1000132"  [label="DDG: vcpu->guest_debug"];
"1000133" -> "1000132"  [label="DDG: KVM_GUESTDBG_ENABLE | KVM_GUESTDBG_USE_SW_BP"];
"1000137" -> "1000133"  [label="DDG: KVM_GUESTDBG_ENABLE"];
"1000137" -> "1000133"  [label="DDG: KVM_GUESTDBG_USE_SW_BP"];
"1000134" -> "1000133"  [label="AST: "];
"1000134" -> "1000136"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000136" -> "1000134"  [label="AST: "];
"1000138" -> "1000134"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000135" -> "1000106"  [label="CFG: "];
"1000136" -> "1000135"  [label="CFG: "];
"1000139" -> "1000137"  [label="AST: "];
"1000139" -> "1000138"  [label="CFG: "];
"1000137" -> "1000139"  [label="CFG: "];
"1000137" -> "1000133"  [label="AST: "];
"1000137" -> "1000139"  [label="CFG: "];
"1000138" -> "1000137"  [label="AST: "];
"1000139" -> "1000137"  [label="AST: "];
"1000133" -> "1000137"  [label="CFG: "];
"1000137" -> "1000133"  [label="DDG: KVM_GUESTDBG_ENABLE"];
"1000137" -> "1000133"  [label="DDG: KVM_GUESTDBG_USE_SW_BP"];
"1000137" -> "1000140"  [label="DDG: KVM_GUESTDBG_ENABLE"];
"1000137" -> "1000140"  [label="DDG: KVM_GUESTDBG_USE_SW_BP"];
"1000138" -> "1000137"  [label="AST: "];
"1000138" -> "1000134"  [label="CFG: "];
"1000139" -> "1000138"  [label="CFG: "];
"1000142" -> "1000140"  [label="AST: "];
"1000142" -> "1000141"  [label="CFG: "];
"1000140" -> "1000142"  [label="CFG: "];
"1000140" -> "1000132"  [label="AST: "];
"1000140" -> "1000142"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1000142" -> "1000140"  [label="AST: "];
"1000132" -> "1000140"  [label="CFG: "];
"1000140" -> "1000188"  [label="DDG: KVM_GUESTDBG_USE_SW_BP"];
"1000140" -> "1000188"  [label="DDG: KVM_GUESTDBG_ENABLE"];
"1000140" -> "1000132"  [label="DDG: KVM_GUESTDBG_ENABLE"];
"1000140" -> "1000132"  [label="DDG: KVM_GUESTDBG_USE_SW_BP"];
"1000137" -> "1000140"  [label="DDG: KVM_GUESTDBG_ENABLE"];
"1000137" -> "1000140"  [label="DDG: KVM_GUESTDBG_USE_SW_BP"];
"1000141" -> "1000140"  [label="AST: "];
"1000141" -> "1000133"  [label="CFG: "];
"1000142" -> "1000141"  [label="CFG: "];
}
