// Seed: 1568726671
module module_0;
  supply1 id_1;
  reg id_2, id_3;
  assign id_2 = id_2 >> 1;
  initial @(*) id_2#(.id_1(~id_1)) <= -1;
  parameter id_4 = !id_4 == id_3;
  id_5(
      id_2
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always
    case (1)
      id_14[-1]: id_19 <= -1;
      1:
      if (1)
        if (id_8) id_20 <= id_22;
        else id_24 = -1 - 'h0;
      id_6: id_17 <= 1;
      id_18: $display;
    endcase
  module_0 modCall_1 ();
  wire id_25;
  assign id_10 = id_1;
  uwire id_26, id_27 = id_25 == -1, id_28, id_29;
  assign id_23 = id_28;
  wire id_30;
  wire id_31;
endmodule
