-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.62 Production Release                         
-- Build Date:                  Wed Nov 23 15:08:20 PST 2011                        
                                                                                    
-- Generated by:                xph3seiaba@cimeld20                                 
-- Generated date:              Fri Oct 24 14:18:55 CEST 2014                       

Solution Settings: lab1.v1
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/lab1.cpp
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /lab1/core                         29      15         17            0  0          
    Design Total:                      29      15         17            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                         Area Score Area(LUTs) Delay Post Alloc Post Assign 
    -------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Stratix-II-3_beh_psr]                                                    
    mgc_add(3,0,2,1,4)                          4.000      4.000 0.416          1           1 
    mgc_add(32,0,32,0,32)                      33.023     33.023 1.654          1           1 
    mgc_and(3,2)                                2.225      2.225 0.197          0           1 
    mgc_mux(256,1,2)                          198.344    198.344 0.231          0           1 
    mgc_mux(32,1,2)                            24.793     24.793 0.231          8          15 
    mgc_mux(32,3,8)                            81.877     81.877 0.730          2           2 
    mgc_nand(1,2)                               0.742      0.742 0.197          0           1 
    mgc_nor(1,3)                                0.981      0.981 0.312          0           1 
    mgc_not(1)                                  0.000      0.000 0.000          0           6 
    mgc_or(1,2)                                 0.742      0.742 0.197          0           8 
    mgc_or(1,3)                                 0.981      0.981 0.312          0           1 
    mgc_reg_pos(256,0,0,1,1,0,0)                0.000      0.000 0.000          0           1 
    mgc_reg_pos(3,0,0,1,1,0,0)                  0.000      0.000 0.000          0           1 
    mgc_reg_pos(32,0,0,1,1,0,0)                 0.000      0.000 0.000          0          16 
    mgc_reg_pos(4,0,0,1,1,0,0)                  0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                         
    mgc_in_wire(1,256)                          0.000      0.000 0.000          1           1 
    mgc_in_wire(2,256)                          0.000      0.000 0.000          1           1 
    mgc_out_stdreg(3,256)                       0.000      0.000 0.000          1           1 
                                                                                              
    TOTAL AREA (After Assignment):            781.879    782.000                              
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:    399.1         1021.4           781.9        
    Total Reg:             0.0            0.0             0.0        
                                                                     
    DataPath:            399.1 (100%)  1021.4 (100%)    781.9 (100%) 
      MUX:               362.1  (91%)   951.8  (93%)    734.0  (94%) 
      FUNC:               37.0   (9%)    37.0   (4%)     37.0   (5%) 
      LOGIC:               0.0           32.6   (3%)     10.9   (1%) 
      BUFFER:              0.0            0.0             0.0        
      MEM:                 0.0            0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:                 0.0            0.0             0.0        
                                                                     
    
    FSM:                   0.0            0.0             0.0        
      FSM-REG:             0.0            0.0             0.0        
      FSM-COMB:            0.0            0.0             0.0        
                                                                     
    
  Register-to-Variable Mappings
    Register                           Size(bits) Gated Register CG Opt Done Variables                                             
    ---------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    c:rsc:mgc_out_stdreg.d                    256                            c:rsc:mgc_out_stdreg.d                                
    c:rsc.d#1.sg1.lpi#1                        32                            c:rsc.d#1.sg1.lpi#1                                   
    c:rsc.d#1.sg2.lpi#1                        32                            c:rsc.d#1.sg2.lpi#1                                   
    c:rsc.d#1.sg3.lpi#1                        32                            c:rsc.d#1.sg3.lpi#1                                   
    c:rsc.d#1.sg4.lpi#1                        32                            c:rsc.d#1.sg4.lpi#1                                   
    c:rsc.d#1.sg5.lpi#1                        32                            c:rsc.d#1.sg5.lpi#1                                   
    c:rsc.d#1.sg6.lpi#1                        32                            c:rsc.d#1.sg6.lpi#1                                   
    c:rsc.d#1.sg7.lpi#1                        32                            c:rsc.d#1.sg7.lpi#1                                   
    c:rsc.d#2.lpi#1                            32                            c:rsc.d#2.lpi#1                                       
    io_read(c:rsc.d).sdt#2.lpi#1.dfm           32                            io_read(c:rsc.d).sdt#2.lpi#1.dfm                      
    io_read(c:rsc.d).sdt.sg1.lpi#1.dfm         32                            io_read(c:rsc.d).sdt.sg1.lpi#1.dfm                    
    io_read(c:rsc.d).sdt.sg2.lpi#1.dfm         32                            io_read(c:rsc.d).sdt.sg2.lpi#1.dfm                    
    io_read(c:rsc.d).sdt.sg3.lpi#1.dfm         32                            io_read(c:rsc.d).sdt.sg3.lpi#1.dfm                    
    io_read(c:rsc.d).sdt.sg4.lpi#1.dfm         32                            io_read(c:rsc.d).sdt.sg4.lpi#1.dfm                    
    io_read(c:rsc.d).sdt.sg5.lpi#1.dfm         32                            io_read(c:rsc.d).sdt.sg5.lpi#1.dfm                    
    io_read(c:rsc.d).sdt.sg6.lpi#1.dfm         32                            io_read(c:rsc.d).sdt.sg6.lpi#1.dfm                    
    io_read(c:rsc.d).sdt.sg7.lpi#1.dfm         32                            io_read(c:rsc.d).sdt.sg7.lpi#1.dfm                    
    ACC:i#1.sva#1                               4                            ACC:i#1.sva#1                                         
    ACC:i#1.sva#2                               3                            ACC:i#1.sva#2                                         
                                                                                                                                   
    Total:                                    775              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  2.8456149999999996
      Slack:      7.154385
      
      Path                                               Startpoint                    Endpoint                              Delay  Slack  
      -------------------------------------------------- ----------------------------- ------------------------------------- ------ ------
      1                                                  lab1:core/a:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 2.8456 7.1544 
                                                                                                                                           
        Instance                                         Component                                                           Delta  Delay  
        --------                                         ---------                                                           -----  -----  
        lab1:core/a:rsc:mgc_in_wire.d                                                                                        0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)                                                                                   0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d).itm                                                                               0.0000 0.0000 
        lab1:core/ACC:mux#8                              mgc_mux_32_3_8                                                      0.7302 0.7302 
        lab1:core/ACC:mux#8.itm                                                                                              0.0000 0.7302 
        lab1:core/ACC:acc#4                              mgc_add_32_0_32_0_32                                                1.6544 2.3846 
        lab1:core/ACC:acc#4.cmx.sva                                                                                          0.0000 2.3846 
        lab1:core/mux#9                                  mgc_mux_32_1_2                                                      0.2305 2.6151 
        lab1:core/io_read(c:rsc.d).sdt.sg7.lpi#1.dfm:mx0                                                                     0.0000 2.6151 
        lab1:core/c:conc                                                                                                     0.0000 2.6151 
        lab1:core/c:conc.itm                                                                                                 0.0000 2.6151 
        lab1:core/mux#8                                  mgc_mux_256_1_2                                                     0.2305 2.8456 
        lab1:core/mux#8.itm                                                                                                  0.0000 2.8456 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)            mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 2.8456 
                                                                                                                                           
      2                                                  lab1:core/a:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 2.8456 7.1544 
                                                                                                                                           
        Instance                                         Component                                                           Delta  Delay  
        --------                                         ---------                                                           -----  -----  
        lab1:core/a:rsc:mgc_in_wire.d                                                                                        0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)                                                                                   0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d).itm                                                                               0.0000 0.0000 
        lab1:core/ACC:mux#8                              mgc_mux_32_3_8                                                      0.7302 0.7302 
        lab1:core/ACC:mux#8.itm                                                                                              0.0000 0.7302 
        lab1:core/ACC:acc#4                              mgc_add_32_0_32_0_32                                                1.6544 2.3846 
        lab1:core/ACC:acc#4.cmx.sva                                                                                          0.0000 2.3846 
        lab1:core/mux#14                                 mgc_mux_32_1_2                                                      0.2305 2.6151 
        lab1:core/io_read(c:rsc.d).sdt.sg2.lpi#1.dfm:mx0                                                                     0.0000 2.6151 
        lab1:core/c:conc                                                                                                     0.0000 2.6151 
        lab1:core/c:conc.itm                                                                                                 0.0000 2.6151 
        lab1:core/mux#8                                  mgc_mux_256_1_2                                                     0.2305 2.8456 
        lab1:core/mux#8.itm                                                                                                  0.0000 2.8456 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)            mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 2.8456 
                                                                                                                                           
      3                                                  lab1:core/reg(ACC:i#1.sva#2)  lab1:core/reg(c:rsc:mgc_out_stdreg.d) 2.8456 7.1544 
                                                                                                                                           
        Instance                                         Component                                                           Delta  Delay  
        --------                                         ---------                                                           -----  -----  
        lab1:core/reg(ACC:i#1.sva#2)                     mgc_reg_pos_3_0_0_1_1_0_0                                           0.0000 0.0000 
        lab1:core/ACC:i#1.sva#2                                                                                              0.0000 0.0000 
        lab1:core/ACC:mux#8                              mgc_mux_32_3_8                                                      0.7302 0.7302 
        lab1:core/ACC:mux#8.itm                                                                                              0.0000 0.7302 
        lab1:core/ACC:acc#4                              mgc_add_32_0_32_0_32                                                1.6544 2.3846 
        lab1:core/ACC:acc#4.cmx.sva                                                                                          0.0000 2.3846 
        lab1:core/mux#14                                 mgc_mux_32_1_2                                                      0.2305 2.6151 
        lab1:core/io_read(c:rsc.d).sdt.sg2.lpi#1.dfm:mx0                                                                     0.0000 2.6151 
        lab1:core/c:conc                                                                                                     0.0000 2.6151 
        lab1:core/c:conc.itm                                                                                                 0.0000 2.6151 
        lab1:core/mux#8                                  mgc_mux_256_1_2                                                     0.2305 2.8456 
        lab1:core/mux#8.itm                                                                                                  0.0000 2.8456 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)            mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 2.8456 
                                                                                                                                           
      4                                                  lab1:core/a:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 2.8456 7.1544 
                                                                                                                                           
        Instance                                         Component                                                           Delta  Delay  
        --------                                         ---------                                                           -----  -----  
        lab1:core/a:rsc:mgc_in_wire.d                                                                                        0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)                                                                                   0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d).itm                                                                               0.0000 0.0000 
        lab1:core/ACC:mux#8                              mgc_mux_32_3_8                                                      0.7302 0.7302 
        lab1:core/ACC:mux#8.itm                                                                                              0.0000 0.7302 
        lab1:core/ACC:acc#4                              mgc_add_32_0_32_0_32                                                1.6544 2.3846 
        lab1:core/ACC:acc#4.cmx.sva                                                                                          0.0000 2.3846 
        lab1:core/mux#10                                 mgc_mux_32_1_2                                                      0.2305 2.6151 
        lab1:core/io_read(c:rsc.d).sdt.sg6.lpi#1.dfm:mx0                                                                     0.0000 2.6151 
        lab1:core/c:conc                                                                                                     0.0000 2.6151 
        lab1:core/c:conc.itm                                                                                                 0.0000 2.6151 
        lab1:core/mux#8                                  mgc_mux_256_1_2                                                     0.2305 2.8456 
        lab1:core/mux#8.itm                                                                                                  0.0000 2.8456 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)            mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 2.8456 
                                                                                                                                           
      5                                                  lab1:core/a:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 2.8456 7.1544 
                                                                                                                                           
        Instance                                         Component                                                           Delta  Delay  
        --------                                         ---------                                                           -----  -----  
        lab1:core/a:rsc:mgc_in_wire.d                                                                                        0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#7                                                                                 0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#7.itm                                                                             0.0000 0.0000 
        lab1:core/ACC:mux#8                              mgc_mux_32_3_8                                                      0.7302 0.7302 
        lab1:core/ACC:mux#8.itm                                                                                              0.0000 0.7302 
        lab1:core/ACC:acc#4                              mgc_add_32_0_32_0_32                                                1.6544 2.3846 
        lab1:core/ACC:acc#4.cmx.sva                                                                                          0.0000 2.3846 
        lab1:core/mux#10                                 mgc_mux_32_1_2                                                      0.2305 2.6151 
        lab1:core/io_read(c:rsc.d).sdt.sg6.lpi#1.dfm:mx0                                                                     0.0000 2.6151 
        lab1:core/c:conc                                                                                                     0.0000 2.6151 
        lab1:core/c:conc.itm                                                                                                 0.0000 2.6151 
        lab1:core/mux#8                                  mgc_mux_256_1_2                                                     0.2305 2.8456 
        lab1:core/mux#8.itm                                                                                                  0.0000 2.8456 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)            mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 2.8456 
                                                                                                                                           
      6                                                  lab1:core/a:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 2.8456 7.1544 
                                                                                                                                           
        Instance                                         Component                                                           Delta  Delay  
        --------                                         ---------                                                           -----  -----  
        lab1:core/a:rsc:mgc_in_wire.d                                                                                        0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#5                                                                                 0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#5.itm                                                                             0.0000 0.0000 
        lab1:core/ACC:mux#8                              mgc_mux_32_3_8                                                      0.7302 0.7302 
        lab1:core/ACC:mux#8.itm                                                                                              0.0000 0.7302 
        lab1:core/ACC:acc#4                              mgc_add_32_0_32_0_32                                                1.6544 2.3846 
        lab1:core/ACC:acc#4.cmx.sva                                                                                          0.0000 2.3846 
        lab1:core/mux#10                                 mgc_mux_32_1_2                                                      0.2305 2.6151 
        lab1:core/io_read(c:rsc.d).sdt.sg6.lpi#1.dfm:mx0                                                                     0.0000 2.6151 
        lab1:core/c:conc                                                                                                     0.0000 2.6151 
        lab1:core/c:conc.itm                                                                                                 0.0000 2.6151 
        lab1:core/mux#8                                  mgc_mux_256_1_2                                                     0.2305 2.8456 
        lab1:core/mux#8.itm                                                                                                  0.0000 2.8456 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)            mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 2.8456 
                                                                                                                                           
      7                                                  lab1:core/a:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 2.8456 7.1544 
                                                                                                                                           
        Instance                                         Component                                                           Delta  Delay  
        --------                                         ---------                                                           -----  -----  
        lab1:core/a:rsc:mgc_in_wire.d                                                                                        0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)                                                                                   0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d).itm                                                                               0.0000 0.0000 
        lab1:core/ACC:mux#8                              mgc_mux_32_3_8                                                      0.7302 0.7302 
        lab1:core/ACC:mux#8.itm                                                                                              0.0000 0.7302 
        lab1:core/ACC:acc#4                              mgc_add_32_0_32_0_32                                                1.6544 2.3846 
        lab1:core/ACC:acc#4.cmx.sva                                                                                          0.0000 2.3846 
        lab1:core/mux#12                                 mgc_mux_32_1_2                                                      0.2305 2.6151 
        lab1:core/io_read(c:rsc.d).sdt.sg4.lpi#1.dfm:mx0                                                                     0.0000 2.6151 
        lab1:core/c:conc                                                                                                     0.0000 2.6151 
        lab1:core/c:conc.itm                                                                                                 0.0000 2.6151 
        lab1:core/mux#8                                  mgc_mux_256_1_2                                                     0.2305 2.8456 
        lab1:core/mux#8.itm                                                                                                  0.0000 2.8456 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)            mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 2.8456 
                                                                                                                                           
      8                                                  lab1:core/a:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 2.8456 7.1544 
                                                                                                                                           
        Instance                                         Component                                                           Delta  Delay  
        --------                                         ---------                                                           -----  -----  
        lab1:core/a:rsc:mgc_in_wire.d                                                                                        0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)                                                                                   0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d).itm                                                                               0.0000 0.0000 
        lab1:core/ACC:mux#8                              mgc_mux_32_3_8                                                      0.7302 0.7302 
        lab1:core/ACC:mux#8.itm                                                                                              0.0000 0.7302 
        lab1:core/ACC:acc#4                              mgc_add_32_0_32_0_32                                                1.6544 2.3846 
        lab1:core/ACC:acc#4.cmx.sva                                                                                          0.0000 2.3846 
        lab1:core/mux#13                                 mgc_mux_32_1_2                                                      0.2305 2.6151 
        lab1:core/io_read(c:rsc.d).sdt.sg3.lpi#1.dfm:mx0                                                                     0.0000 2.6151 
        lab1:core/c:conc                                                                                                     0.0000 2.6151 
        lab1:core/c:conc.itm                                                                                                 0.0000 2.6151 
        lab1:core/mux#8                                  mgc_mux_256_1_2                                                     0.2305 2.8456 
        lab1:core/mux#8.itm                                                                                                  0.0000 2.8456 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)            mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 2.8456 
                                                                                                                                           
      9                                                  lab1:core/a:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 2.8456 7.1544 
                                                                                                                                           
        Instance                                         Component                                                           Delta  Delay  
        --------                                         ---------                                                           -----  -----  
        lab1:core/a:rsc:mgc_in_wire.d                                                                                        0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#1                                                                                 0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#1.itm                                                                             0.0000 0.0000 
        lab1:core/ACC:mux#8                              mgc_mux_32_3_8                                                      0.7302 0.7302 
        lab1:core/ACC:mux#8.itm                                                                                              0.0000 0.7302 
        lab1:core/ACC:acc#4                              mgc_add_32_0_32_0_32                                                1.6544 2.3846 
        lab1:core/ACC:acc#4.cmx.sva                                                                                          0.0000 2.3846 
        lab1:core/mux#13                                 mgc_mux_32_1_2                                                      0.2305 2.6151 
        lab1:core/io_read(c:rsc.d).sdt.sg3.lpi#1.dfm:mx0                                                                     0.0000 2.6151 
        lab1:core/c:conc                                                                                                     0.0000 2.6151 
        lab1:core/c:conc.itm                                                                                                 0.0000 2.6151 
        lab1:core/mux#8                                  mgc_mux_256_1_2                                                     0.2305 2.8456 
        lab1:core/mux#8.itm                                                                                                  0.0000 2.8456 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)            mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 2.8456 
                                                                                                                                           
      10                                                 lab1:core/a:rsc:mgc_in_wire.d lab1:core/reg(c:rsc:mgc_out_stdreg.d) 2.8456 7.1544 
                                                                                                                                           
        Instance                                         Component                                                           Delta  Delay  
        --------                                         ---------                                                           -----  -----  
        lab1:core/a:rsc:mgc_in_wire.d                                                                                        0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#6                                                                                 0.0000 0.0000 
        lab1:core/slc(a:rsc:mgc_in_wire.d)#6.itm                                                                             0.0000 0.0000 
        lab1:core/ACC:mux#8                              mgc_mux_32_3_8                                                      0.7302 0.7302 
        lab1:core/ACC:mux#8.itm                                                                                              0.0000 0.7302 
        lab1:core/ACC:acc#4                              mgc_add_32_0_32_0_32                                                1.6544 2.3846 
        lab1:core/ACC:acc#4.cmx.sva                                                                                          0.0000 2.3846 
        lab1:core/mux#13                                 mgc_mux_32_1_2                                                      0.2305 2.6151 
        lab1:core/io_read(c:rsc.d).sdt.sg3.lpi#1.dfm:mx0                                                                     0.0000 2.6151 
        lab1:core/c:conc                                                                                                     0.0000 2.6151 
        lab1:core/c:conc.itm                                                                                                 0.0000 2.6151 
        lab1:core/mux#8                                  mgc_mux_256_1_2                                                     0.2305 2.8456 
        lab1:core/mux#8.itm                                                                                                  0.0000 2.8456 
        lab1:core/reg(c:rsc:mgc_out_stdreg.d)            mgc_reg_pos_256_0_0_1_1_0_0                                         0.0000 2.8456 
                                                                                                                                           
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                          Port                                     Slack (Delay) Messages 
      ------------------------------------------------- -------------------------------------- ------- ------- --------
      lab1:core/reg(ACC:i#1.sva#2)                      and.itm                                 9.8031  0.1969          
      lab1:core/reg(c:rsc.d#2.lpi#1)                    io_read(c:rsc.d).sdt#2.lpi#1.dfm       10.0000  0.0000          
      lab1:core/reg(c:rsc.d#1.sg1.lpi#1)                mux#1.itm                               9.7695  0.2305          
      lab1:core/reg(c:rsc.d#1.sg2.lpi#1)                mux#2.itm                               9.7695  0.2305          
      lab1:core/reg(c:rsc.d#1.sg3.lpi#1)                mux#3.itm                               9.7695  0.2305          
      lab1:core/reg(c:rsc.d#1.sg4.lpi#1)                mux#4.itm                               9.7695  0.2305          
      lab1:core/reg(c:rsc.d#1.sg5.lpi#1)                mux#5.itm                               9.7695  0.2305          
      lab1:core/reg(c:rsc.d#1.sg6.lpi#1)                mux#6.itm                               9.7695  0.2305          
      lab1:core/reg(c:rsc.d#1.sg7.lpi#1)                mux#7.itm                               9.7695  0.2305          
      lab1:core/reg(c:rsc:mgc_out_stdreg.d)             mux#8.itm                               7.1544  2.8456          
      lab1:core/reg(ACC:i#1.sva#1)                      ACC:acc#5.itm                           9.5843  0.4157          
      lab1:core/reg(io_read(c:rsc.d).sdt.sg7.lpi#1.dfm) io_read(c:rsc.d).sdt.sg7.lpi#1.dfm:mx0  7.1544  2.8456          
      lab1:core/reg(io_read(c:rsc.d).sdt.sg6.lpi#1.dfm) io_read(c:rsc.d).sdt.sg6.lpi#1.dfm:mx0  7.1544  2.8456          
      lab1:core/reg(io_read(c:rsc.d).sdt.sg5.lpi#1.dfm) io_read(c:rsc.d).sdt.sg5.lpi#1.dfm:mx0  7.1544  2.8456          
      lab1:core/reg(io_read(c:rsc.d).sdt.sg4.lpi#1.dfm) io_read(c:rsc.d).sdt.sg4.lpi#1.dfm:mx0  7.1544  2.8456          
      lab1:core/reg(io_read(c:rsc.d).sdt.sg3.lpi#1.dfm) io_read(c:rsc.d).sdt.sg3.lpi#1.dfm:mx0  7.1544  2.8456          
      lab1:core/reg(io_read(c:rsc.d).sdt.sg2.lpi#1.dfm) io_read(c:rsc.d).sdt.sg2.lpi#1.dfm:mx0  7.1544  2.8456          
      lab1:core/reg(io_read(c:rsc.d).sdt.sg1.lpi#1.dfm) io_read(c:rsc.d).sdt.sg1.lpi#1.dfm:mx0  7.1544  2.8456          
      lab1:core/reg(io_read(c:rsc.d).sdt#2.lpi#1.dfm)   io_read(c:rsc.d).sdt#2.lpi#1.dfm:mx0    7.1544  2.8456          
      lab1                                              c:rsc.z                                10.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   32     1 
    -                    4     1 
    and                          
    -                    2     1 
    mux                          
    -                    3     2 
    -                    1    16 
    nand                         
    -                    2     1 
    nor                          
    -                    3     1 
    not                          
    -                    1     6 
    or                           
    -                    3     1 
    -                    2     8 
    read_port                    
    -                  256     2 
    reg                          
    -                  256     1 
    -                   32    16 
    -                    4     1 
    -                    3     1 
    write_port                   
    -                  256     1 
    
  End of Report
