#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct  9 15:44:18 2020
# Process ID: 13207
# Current directory: /home/miguel/Desktop/PSD/PSD_lab1/Lab1.runs/synth_1
# Command line: vivado -log finalCircuit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source finalCircuit.tcl
# Log file: /home/miguel/Desktop/PSD/PSD_lab1/Lab1.runs/synth_1/finalCircuit.vds
# Journal file: /home/miguel/Desktop/PSD/PSD_lab1/Lab1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source finalCircuit.tcl -notrace
Command: synth_design -top finalCircuit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13275
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2080.707 ; gain = 0.000 ; free physical = 858 ; free virtual = 4677
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'finalCircuit' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:44]
INFO: [Synth 8-3491] module 'hex2disp' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex3' of component 'hex2disp' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:100]
INFO: [Synth 8-638] synthesizing module 'hex2disp' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/hex2disp.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'hex2disp' (1#1) [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/hex2disp.vhd:21]
INFO: [Synth 8-3491] module 'hex2disp' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex2' of component 'hex2disp' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:103]
INFO: [Synth 8-3491] module 'hex2disp' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex1' of component 'hex2disp' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:106]
INFO: [Synth 8-3491] module 'hex2disp' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex0' of component 'hex2disp' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:109]
INFO: [Synth 8-3491] module 'disp7' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/disp7.vhd:9' bound to instance 'inst_disp7' of component 'disp7' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:113]
INFO: [Synth 8-638] synthesizing module 'disp7' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/disp7.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'disp7' (2#1) [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/disp7.vhd:21]
INFO: [Synth 8-3491] module 'clkdiv' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/clkdiv.vhd:9' bound to instance 'inst_clkdiv' of component 'clkdiv' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:127]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/clkdiv.vhd:16]
INFO: [Synth 8-113] binding component instance 'BUFG_INST1' to cell 'BUFG' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/clkdiv.vhd:41]
INFO: [Synth 8-113] binding component instance 'BUFG_INST2' to cell 'BUFG' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/clkdiv.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (3#1) [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/clkdiv.vhd:16]
INFO: [Synth 8-3491] module 'controlUnit' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:37' bound to instance 'inst_controlUnit' of component 'controlUnit' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:132]
INFO: [Synth 8-638] synthesizing module 'controlUnit' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'controlUnit' (4#1) [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:47]
INFO: [Synth 8-3491] module 'datapath' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/datapath.vhd:37' bound to instance 'inst_datapath' of component 'datapath' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:141]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/datapath.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'datapath' (5#1) [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/datapath.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'finalCircuit' (6#1) [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2080.707 ; gain = 0.000 ; free physical = 896 ; free virtual = 4701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2080.707 ; gain = 0.000 ; free physical = 850 ; free virtual = 4661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2088.586 ; gain = 7.879 ; free physical = 839 ; free virtual = 4650
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controlUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                        000000001 |                             0000
                      s1 |                        000000010 |                             0001
                      s2 |                        000000100 |                             0010
                      s3 |                        000001000 |                             0011
                      s7 |                        000010000 |                             0111
                      s6 |                        000100000 |                             0110
                      s5 |                        001000000 |                             0101
                      s4 |                        010000000 |                             0100
                  iSTATE |                        100000000 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'controlUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2088.586 ; gain = 7.879 ; free physical = 777 ; free virtual = 4606
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   5 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 2088.586 ; gain = 7.879 ; free physical = 566 ; free virtual = 4414
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2088.586 ; gain = 7.879 ; free physical = 562 ; free virtual = 4414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 2088.586 ; gain = 7.879 ; free physical = 561 ; free virtual = 4410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2088.586 ; gain = 7.879 ; free physical = 836 ; free virtual = 4645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2088.586 ; gain = 7.879 ; free physical = 836 ; free virtual = 4645
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[6] with 1st driver pin 'segments_OBUF[6]_inst_i_2/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[6] with 2nd driver pin 'segments_OBUF[6]_inst_i_3/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[6] with 3rd driver pin 'segments_OBUF[6]_inst_i_4/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[6] with 4th driver pin 'segments_OBUF[6]_inst_i_5/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[5] with 1st driver pin 'segments_OBUF[5]_inst_i_2/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[5] with 2nd driver pin 'segments_OBUF[5]_inst_i_3/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[5] with 3rd driver pin 'segments_OBUF[5]_inst_i_4/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[5] with 4th driver pin 'segments_OBUF[5]_inst_i_5/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[4] with 1st driver pin 'segments_OBUF[4]_inst_i_2/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[4] with 2nd driver pin 'segments_OBUF[4]_inst_i_3/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[4] with 3rd driver pin 'segments_OBUF[4]_inst_i_4/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[4] with 4th driver pin 'segments_OBUF[4]_inst_i_5/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[3] with 1st driver pin 'segments_OBUF[3]_inst_i_2/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[3] with 2nd driver pin 'segments_OBUF[3]_inst_i_3/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[3] with 3rd driver pin 'segments_OBUF[3]_inst_i_4/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[3] with 4th driver pin 'segments_OBUF[3]_inst_i_5/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[2] with 1st driver pin 'segments_OBUF[2]_inst_i_2/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[2] with 2nd driver pin 'segments_OBUF[2]_inst_i_3/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[2] with 3rd driver pin 'segments_OBUF[2]_inst_i_4/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[2] with 4th driver pin 'segments_OBUF[2]_inst_i_5/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[1] with 1st driver pin 'segments_OBUF[1]_inst_i_2/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[1] with 2nd driver pin 'segments_OBUF[1]_inst_i_3/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[1] with 3rd driver pin 'segments_OBUF[1]_inst_i_4/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[1] with 4th driver pin 'segments_OBUF[1]_inst_i_5/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[0] with 1st driver pin 'segments_OBUF[0]_inst_i_2/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[0] with 2nd driver pin 'segments_OBUF[0]_inst_i_3/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[0] with 3rd driver pin 'segments_OBUF[0]_inst_i_4/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dd0[0] with 4th driver pin 'segments_OBUF[0]_inst_i_5/O' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:61]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        7|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2088.586 ; gain = 7.879 ; free physical = 839 ; free virtual = 4648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2088.586 ; gain = 7.879 ; free physical = 839 ; free virtual = 4648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2088.586 ; gain = 7.879 ; free physical = 839 ; free virtual = 4648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2088.586 ; gain = 7.879 ; free physical = 839 ; free virtual = 4648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    14|
|3     |LUT1   |     2|
|4     |LUT2   |    26|
|5     |LUT3   |    11|
|6     |LUT4   |    36|
|7     |LUT5   |    11|
|8     |LUT6   |    35|
|9     |MUXF7  |     1|
|10    |FDCE   |     7|
|11    |FDPE   |     1|
|12    |FDRE   |    43|
|13    |IBUF   |    15|
|14    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+------------+------+
|      |Instance           |Module      |Cells |
+------+-------------------+------------+------+
|1     |top                |            |   216|
|2     |  inst_clkdiv      |clkdiv      |    38|
|3     |  inst_controlUnit |controlUnit |    21|
|4     |  inst_datapath    |datapath    |   115|
|5     |  inst_disp7       |disp7       |    15|
+------+-------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2088.586 ; gain = 7.879 ; free physical = 839 ; free virtual = 4648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 28 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2088.586 ; gain = 7.879 ; free physical = 840 ; free virtual = 4648
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2088.594 ; gain = 7.879 ; free physical = 840 ; free virtual = 4648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.594 ; gain = 0.000 ; free physical = 908 ; free virtual = 4716
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.598 ; gain = 0.000 ; free physical = 827 ; free virtual = 4637
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 0 Warnings, 28 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 2112.598 ; gain = 32.016 ; free physical = 965 ; free virtual = 4776
INFO: [Common 17-1381] The checkpoint '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.runs/synth_1/finalCircuit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finalCircuit_utilization_synth.rpt -pb finalCircuit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  9 15:45:43 2020...
