Timing Analyzer report for Timestamp
Sun Mar 31 02:15:38 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'Global_P:sc1|FFD:sc5|Q'
 14. Slow 1200mV 85C Model Setup: 'TDC:sc0|FFD:sc4|Q'
 15. Slow 1200mV 85C Model Hold: 'Global_P:sc1|FFD:sc5|Q'
 16. Slow 1200mV 85C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'TDC:sc0|FFD:sc4|Q'
 18. Slow 1200mV 85C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'
 19. Slow 1200mV 85C Model Recovery: 'TDC:sc0|FFD:sc6|Q'
 20. Slow 1200mV 85C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 21. Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 22. Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 23. Slow 1200mV 85C Model Recovery: 'Trigger'
 24. Slow 1200mV 85C Model Recovery: 'Hit'
 25. Slow 1200mV 85C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'Hit'
 28. Slow 1200mV 85C Model Removal: 'Trigger'
 29. Slow 1200mV 85C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 30. Slow 1200mV 85C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 31. Slow 1200mV 85C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 32. Slow 1200mV 85C Model Removal: 'TDC:sc0|FFD:sc6|Q'
 33. Slow 1200mV 85C Model Removal: 'Global_P:sc1|FFD:sc1|Q'
 34. Slow 1200mV 85C Model Metastability Summary
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'
 43. Slow 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'
 44. Slow 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'
 45. Slow 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'
 47. Slow 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'
 48. Slow 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'
 49. Slow 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 50. Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 51. Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 52. Slow 1200mV 0C Model Recovery: 'Trigger'
 53. Slow 1200mV 0C Model Recovery: 'Hit'
 54. Slow 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Removal: 'Hit'
 57. Slow 1200mV 0C Model Removal: 'Trigger'
 58. Slow 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 59. Slow 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 60. Slow 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 61. Slow 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'
 62. Slow 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'
 63. Slow 1200mV 0C Model Metastability Summary
 64. Fast 1200mV 0C Model Setup Summary
 65. Fast 1200mV 0C Model Hold Summary
 66. Fast 1200mV 0C Model Recovery Summary
 67. Fast 1200mV 0C Model Removal Summary
 68. Fast 1200mV 0C Model Minimum Pulse Width Summary
 69. Fast 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'
 71. Fast 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'
 72. Fast 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'
 73. Fast 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'
 75. Fast 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'
 76. Fast 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'
 77. Fast 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 78. Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 79. Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 80. Fast 1200mV 0C Model Recovery: 'Trigger'
 81. Fast 1200mV 0C Model Recovery: 'Hit'
 82. Fast 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Removal: 'Hit'
 85. Fast 1200mV 0C Model Removal: 'Trigger'
 86. Fast 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 87. Fast 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 88. Fast 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 89. Fast 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'
 90. Fast 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'
 91. Fast 1200mV 0C Model Metastability Summary
 92. Multicorner Timing Analysis Summary
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths Summary
105. Clock Status Summary
106. Unconstrained Input Ports
107. Unconstrained Output Ports
108. Unconstrained Input Ports
109. Unconstrained Output Ports
110. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Timestamp                                              ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+
; CLK0                                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { CLK0 }                                                ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] } ;
; Global_P:sc1|FFD:sc1|Q                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|FFD:sc1|Q }                              ;
; Global_P:sc1|FFD:sc5|Q                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|FFD:sc5|Q }                              ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q }           ;
; Hit                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Hit }                                                 ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 2.500  ; 400.0 MHz  ; 0.000 ; 1.250  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; CLK0   ; sc2|sc0|altpll_component|auto_generated|pll1|inclk[0] ; { sc2|sc0|altpll_component|auto_generated|pll1|clk[0] } ;
; TDC:sc0|FFD:sc4|Q                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { TDC:sc0|FFD:sc4|Q }                                   ;
; TDC:sc0|FFD:sc6|Q                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { TDC:sc0|FFD:sc6|Q }                                   ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q }                ;
; Trigger                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Trigger }                                             ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 109.78 MHz ; 109.78 MHz      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -17.090 ; -4510.340     ;
; Global_P:sc1|FFD:sc5|Q                              ; -12.113 ; -1028.719     ;
; TDC:sc0|FFD:sc4|Q                                   ; -12.061 ; -1039.087     ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc5|Q                              ; -0.388 ; -0.614        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.178  ; 0.000         ;
; TDC:sc0|FFD:sc4|Q                                   ; 0.602  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc1|Q                              ; -4.231 ; -4.231        ;
; TDC:sc0|FFD:sc6|Q                                   ; -4.195 ; -4.195        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -4.043 ; -4.043        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -3.854 ; -3.854        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -2.945 ; -2.945        ;
; Trigger                                             ; -2.046 ; -2.046        ;
; Hit                                                 ; -1.498 ; -1.498        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.978 ; -7.054        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                       ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.369 ; 0.000         ;
; Hit                                                 ; 1.067 ; 0.000         ;
; Trigger                                             ; 1.234 ; 0.000         ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 2.109 ; 0.000         ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 3.066 ; 0.000         ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 3.274 ; 0.000         ;
; TDC:sc0|FFD:sc6|Q                                   ; 3.418 ; 0.000         ;
; Global_P:sc1|FFD:sc1|Q                              ; 3.534 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Hit                                                 ; -1.481 ; -2.766        ;
; Trigger                                             ; -1.481 ; -2.766        ;
; TDC:sc0|FFD:sc4|Q                                   ; -1.285 ; -172.190      ;
; Global_P:sc1|FFD:sc5|Q                              ; -1.285 ; -164.480      ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.285 ; -1.285        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.285 ; -1.285        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.285 ; -1.285        ;
; TDC:sc0|FFD:sc6|Q                                   ; -1.285 ; -1.285        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -1.285 ; -1.285        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -1.193 ; -1068.928     ;
; CLK0                                                ; 9.894  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+---------+-----------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                                                                 ; Launch Clock           ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+
; -17.090 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.303     ; 16.265     ;
; -17.054 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.303     ; 16.229     ;
; -17.030 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.298     ; 16.210     ;
; -17.010 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.326     ; 16.162     ;
; -17.004 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.307     ; 16.175     ;
; -17.000 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.319     ; 16.159     ;
; -16.994 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.298     ; 16.174     ;
; -16.974 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.326     ; 16.126     ;
; -16.968 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.307     ; 16.139     ;
; -16.964 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.319     ; 16.123     ;
; -16.905 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.300     ; 16.083     ;
; -16.885 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.302     ; 16.061     ;
; -16.881 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.302     ; 16.057     ;
; -16.874 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.303     ; 16.049     ;
; -16.862 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.287     ; 16.053     ;
; -16.849 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.313     ; 16.014     ;
; -16.845 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.277     ; 16.046     ;
; -16.845 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.295     ; 16.028     ;
; -16.831 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.339     ; 15.970     ;
; -16.826 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.287     ; 16.017     ;
; -16.825 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.297     ; 16.006     ;
; -16.825 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.323     ; 15.980     ;
; -16.821 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.297     ; 16.002     ;
; -16.819 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.304     ; 15.993     ;
; -16.815 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.316     ; 15.977     ;
; -16.814 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.298     ; 15.994     ;
; -16.813 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.313     ; 15.978     ;
; -16.809 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.277     ; 16.010     ;
; -16.805 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.325     ; 15.958     ;
; -16.801 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.325     ; 15.954     ;
; -16.799 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.306     ; 15.971     ;
; -16.795 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.318     ; 15.955     ;
; -16.795 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.339     ; 15.934     ;
; -16.795 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.306     ; 15.967     ;
; -16.794 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.326     ; 15.946     ;
; -16.791 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.318     ; 15.951     ;
; -16.788 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.307     ; 15.959     ;
; -16.784 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.319     ; 15.943     ;
; -16.783 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.303     ; 15.958     ;
; -16.769 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a210~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.332     ; 15.915     ;
; -16.767 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a198~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.325     ; 15.920     ;
; -16.762 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.302     ; 15.938     ;
; -16.762 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.303     ; 15.937     ;
; -16.761 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a84~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.301     ; 15.938     ;
; -16.760 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a170~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.325     ; 15.913     ;
; -16.758 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.300     ; 15.936     ;
; -16.755 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.318     ; 15.915     ;
; -16.753 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.302     ; 15.929     ;
; -16.746 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.318     ; 15.906     ;
; -16.741 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a86~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.306     ; 15.913     ;
; -16.735 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.312     ; 15.901     ;
; -16.733 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a210~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.332     ; 15.879     ;
; -16.731 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a198~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.325     ; 15.884     ;
; -16.727 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a188~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.312     ; 15.893     ;
; -16.725 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a84~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.301     ; 15.902     ;
; -16.724 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a170~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.325     ; 15.877     ;
; -16.723 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.298     ; 15.903     ;
; -16.719 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.318     ; 15.879     ;
; -16.711 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.296     ; 15.893     ;
; -16.710 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.318     ; 15.870     ;
; -16.706 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.303     ; 15.881     ;
; -16.705 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.302     ; 15.881     ;
; -16.705 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a86~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.306     ; 15.877     ;
; -16.703 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.326     ; 15.855     ;
; -16.702 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.297     ; 15.883     ;
; -16.702 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.298     ; 15.882     ;
; -16.699 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.312     ; 15.865     ;
; -16.698 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.295     ; 15.881     ;
; -16.697 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.307     ; 15.868     ;
; -16.697 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.302     ; 15.873     ;
; -16.693 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.319     ; 15.852     ;
; -16.693 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.297     ; 15.874     ;
; -16.689 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a188~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.312     ; 15.855     ;
; -16.682 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.325     ; 15.835     ;
; -16.682 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.326     ; 15.834     ;
; -16.678 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.323     ; 15.833     ;
; -16.677 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.284     ; 15.871     ;
; -16.676 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.306     ; 15.848     ;
; -16.676 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.307     ; 15.847     ;
; -16.675 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.296     ; 15.857     ;
; -16.673 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.325     ; 15.826     ;
; -16.672 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a30~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.306     ; 15.844     ;
; -16.672 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.318     ; 15.832     ;
; -16.672 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.319     ; 15.831     ;
; -16.672 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.304     ; 15.846     ;
; -16.670 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.303     ; 15.845     ;
; -16.668 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.316     ; 15.830     ;
; -16.667 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.306     ; 15.839     ;
; -16.664 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.310     ; 15.832     ;
; -16.663 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.318     ; 15.823     ;
; -16.660 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.274     ; 15.864     ;
; -16.658 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.332     ; 15.804     ;
; -16.657 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.286     ; 15.849     ;
; -16.653 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.286     ; 15.845     ;
; -16.651 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a216~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.328     ; 15.801     ;
; -16.650 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.303     ; 15.825     ;
; -16.646 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.287     ; 15.837     ;
; -16.646 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.336     ; 15.788     ;
; -16.645 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.297     ; 15.826     ;
; -16.644 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.312     ; 15.810     ;
+---------+-----------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -12.113 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 13.349     ;
; -12.061 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 13.296     ;
; -11.981 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 13.217     ;
; -11.962 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 13.198     ;
; -11.929 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 13.164     ;
; -11.910 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 13.145     ;
; -11.849 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 13.085     ;
; -11.841 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 13.077     ;
; -11.840 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.815      ; 13.073     ;
; -11.830 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 13.066     ;
; -11.822 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 13.058     ;
; -11.797 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 13.032     ;
; -11.783 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 13.018     ;
; -11.778 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 13.013     ;
; -11.735 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.970     ;
; -11.717 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.953     ;
; -11.709 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.945     ;
; -11.708 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.815      ; 12.941     ;
; -11.700 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.935     ;
; -11.698 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.934     ;
; -11.690 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.926     ;
; -11.689 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.815      ; 12.922     ;
; -11.665 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.900     ;
; -11.651 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.886     ;
; -11.646 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.881     ;
; -11.640 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.875     ;
; -11.634 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.869     ;
; -11.604 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.803      ; 12.825     ;
; -11.603 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.838     ;
; -11.598 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.815      ; 12.831     ;
; -11.595 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.830     ;
; -11.594 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.829     ;
; -11.584 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.819     ;
; -11.583 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.820      ; 12.821     ;
; -11.578 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.814     ;
; -11.577 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.813     ;
; -11.576 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.815      ; 12.809     ;
; -11.576 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.811     ;
; -11.575 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.810     ;
; -11.568 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.803     ;
; -11.566 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.802     ;
; -11.558 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.794     ;
; -11.557 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.815      ; 12.790     ;
; -11.549 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.784     ;
; -11.531 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.819      ; 12.768     ;
; -11.519 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.754     ;
; -11.514 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.749     ;
; -11.513 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.748     ;
; -11.508 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.743     ;
; -11.502 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.737     ;
; -11.494 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.730     ;
; -11.494 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.729     ;
; -11.483 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.718     ;
; -11.472 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.803      ; 12.693     ;
; -11.471 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.706     ;
; -11.466 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.815      ; 12.699     ;
; -11.463 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.698     ;
; -11.462 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.697     ;
; -11.460 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.803      ; 12.681     ;
; -11.456 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.691     ;
; -11.452 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.815      ; 12.685     ;
; -11.452 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.687     ;
; -11.451 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.820      ; 12.689     ;
; -11.446 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.682     ;
; -11.445 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.681     ;
; -11.444 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.815      ; 12.677     ;
; -11.444 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.679     ;
; -11.443 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.678     ;
; -11.436 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.671     ;
; -11.432 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.820      ; 12.670     ;
; -11.426 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.662     ;
; -11.425 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.815      ; 12.658     ;
; -11.424 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.660     ;
; -11.417 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.652     ;
; -11.408 ; Shift_Left:sc4|shift_reg[9]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.803      ; 12.629     ;
; -11.399 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.819      ; 12.636     ;
; -11.387 ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.803      ; 12.608     ;
; -11.387 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.622     ;
; -11.381 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.616     ;
; -11.380 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.819      ; 12.617     ;
; -11.376 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.611     ;
; -11.371 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.606     ;
; -11.371 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.607     ;
; -11.370 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.605     ;
; -11.362 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.598     ;
; -11.362 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.597     ;
; -11.351 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.586     ;
; -11.340 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.803      ; 12.561     ;
; -11.339 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.574     ;
; -11.334 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.815      ; 12.567     ;
; -11.331 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.566     ;
; -11.330 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.565     ;
; -11.328 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.803      ; 12.549     ;
; -11.324 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.559     ;
; -11.322 ; Shift_Left:sc4|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.803      ; 12.543     ;
; -11.320 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.815      ; 12.553     ;
; -11.320 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.555     ;
; -11.319 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[115] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.820      ; 12.557     ;
; -11.314 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.818      ; 12.550     ;
; -11.312 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.817      ; 12.547     ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                         ;
+---------+------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -12.061 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 13.256     ;
; -11.929 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 13.124     ;
; -11.910 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 13.105     ;
; -11.880 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 13.074     ;
; -11.817 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.774      ; 13.009     ;
; -11.797 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.992     ;
; -11.783 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.977     ;
; -11.778 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.973     ;
; -11.748 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.942     ;
; -11.729 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.923     ;
; -11.702 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.896     ;
; -11.685 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.774      ; 12.877     ;
; -11.685 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.879     ;
; -11.677 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.871     ;
; -11.666 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.860     ;
; -11.666 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.774      ; 12.858     ;
; -11.665 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.860     ;
; -11.658 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.852     ;
; -11.651 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.845     ;
; -11.647 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.841     ;
; -11.646 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.841     ;
; -11.632 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.826     ;
; -11.628 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.774      ; 12.820     ;
; -11.616 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.810     ;
; -11.597 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.791     ;
; -11.573 ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.767     ;
; -11.573 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.768     ;
; -11.570 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.764     ;
; -11.554 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.749     ;
; -11.553 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.774      ; 12.745     ;
; -11.553 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.747     ;
; -11.551 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.745     ;
; -11.545 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.739     ;
; -11.534 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.728     ;
; -11.534 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.774      ; 12.726     ;
; -11.532 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.778      ; 12.728     ;
; -11.526 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.720     ;
; -11.519 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.713     ;
; -11.515 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.709     ;
; -11.514 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.709     ;
; -11.507 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.701     ;
; -11.500 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.694     ;
; -11.500 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.694     ;
; -11.496 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.774      ; 12.688     ;
; -11.496 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.690     ;
; -11.488 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.682     ;
; -11.484 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.678     ;
; -11.483 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.774      ; 12.675     ;
; -11.465 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.659     ;
; -11.449 ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.643     ;
; -11.442 ; Shift_Left:sc3|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.762      ; 12.622     ;
; -11.441 ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.635     ;
; -11.441 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.636     ;
; -11.438 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.632     ;
; -11.422 ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.616     ;
; -11.422 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.617     ;
; -11.421 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.774      ; 12.613     ;
; -11.421 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.615     ;
; -11.419 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.613     ;
; -11.413 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.607     ;
; -11.402 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.596     ;
; -11.402 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.774      ; 12.594     ;
; -11.400 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.778      ; 12.596     ;
; -11.394 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.588     ;
; -11.387 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.581     ;
; -11.383 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.577     ;
; -11.381 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.778      ; 12.577     ;
; -11.380 ; Shift_Left:sc3|shift_reg[10] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.762      ; 12.560     ;
; -11.375 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.569     ;
; -11.368 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.562     ;
; -11.368 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.562     ;
; -11.364 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.774      ; 12.556     ;
; -11.364 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.558     ;
; -11.359 ; Shift_Left:sc4|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.554     ;
; -11.356 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.550     ;
; -11.351 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.774      ; 12.543     ;
; -11.351 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.546     ;
; -11.349 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.543     ;
; -11.333 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.527     ;
; -11.317 ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.511     ;
; -11.313 ; Shift_Left:sc4|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.762      ; 12.493     ;
; -11.310 ; Shift_Left:sc3|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.762      ; 12.490     ;
; -11.309 ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.503     ;
; -11.309 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.504     ;
; -11.306 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.500     ;
; -11.298 ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.492     ;
; -11.291 ; Shift_Left:sc3|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.762      ; 12.471     ;
; -11.290 ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.484     ;
; -11.290 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.485     ;
; -11.289 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.483     ;
; -11.288 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.775      ; 12.481     ;
; -11.287 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.481     ;
; -11.281 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.475     ;
; -11.276 ; Shift_Left:sc4|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.471     ;
; -11.270 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.464     ;
; -11.270 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.774      ; 12.462     ;
; -11.268 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[115] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.778      ; 12.464     ;
; -11.262 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.776      ; 12.456     ;
; -11.258 ; Shift_Left:sc4|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.453     ;
; -11.254 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.777      ; 12.449     ;
+---------+------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                    ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -0.388 ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.079      ;
; -0.227 ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.240      ;
; -0.111 ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.601      ; 1.756      ;
; -0.106 ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.361      ;
; -0.059 ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.408      ;
; -0.009 ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.609      ; 1.866      ;
; 0.020  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.487      ;
; 0.020  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.601      ; 1.887      ;
; 0.025  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.492      ;
; 0.067  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.534      ;
; 0.072  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.539      ;
; 0.117  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.615      ; 1.998      ;
; 0.141  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.601      ; 2.008      ;
; 0.143  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.610      ;
; 0.148  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.615      ;
; 0.201  ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.668      ;
; 0.267  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.601      ; 2.134      ;
; 0.269  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.736      ;
; 0.272  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.200      ; 1.738      ;
; 0.272  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.601      ; 2.139      ;
; 0.274  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.741      ;
; 0.300  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.609      ; 2.175      ;
; 0.322  ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.789      ;
; 0.325  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.200      ; 1.791      ;
; 0.395  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.862      ;
; 0.400  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.867      ;
; 0.404  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.610      ; 2.280      ;
; 0.448  ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.915      ;
; 0.453  ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.920      ;
; 0.455  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.200      ; 1.921      ;
; 0.490  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.610      ; 2.366      ;
; 0.521  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.988      ;
; 0.526  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 1.993      ;
; 0.527  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[19] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.600      ; 2.393      ;
; 0.559  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.200      ; 2.025      ;
; 0.579  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.177      ; 2.022      ;
; 0.601  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.200      ; 2.067      ;
; 0.621  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.200      ; 2.087      ;
; 0.623  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.610      ; 2.499      ;
; 0.647  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.114      ;
; 0.648  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.200      ; 2.114      ;
; 0.650  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.117      ;
; 0.652  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.119      ;
; 0.655  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.122      ;
; 0.655  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.178      ; 2.099      ;
; 0.683  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.178      ; 2.127      ;
; 0.697  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.164      ;
; 0.702  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.169      ;
; 0.757  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.610      ; 2.633      ;
; 0.773  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.240      ;
; 0.776  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.243      ;
; 0.778  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.245      ;
; 0.779  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.200      ; 2.245      ;
; 0.781  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.248      ;
; 0.781  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.178      ; 2.225      ;
; 0.807  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.177      ; 2.250      ;
; 0.809  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.178      ; 2.253      ;
; 0.823  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.290      ;
; 0.826  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.200      ; 2.292      ;
; 0.828  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.295      ;
; 0.848  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.600      ; 2.714      ;
; 0.859  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.200      ; 2.325      ;
; 0.861  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.200      ; 2.327      ;
; 0.876  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[21] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.610      ; 2.752      ;
; 0.887  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.177      ; 2.330      ;
; 0.897  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.601      ; 2.764      ;
; 0.899  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[52] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.366      ;
; 0.902  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.369      ;
; 0.902  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.601      ; 2.769      ;
; 0.904  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.371      ;
; 0.906  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.200      ; 2.372      ;
; 0.907  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.374      ;
; 0.907  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.178      ; 2.351      ;
; 0.908  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.200      ; 2.374      ;
; 0.923  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.615      ; 2.804      ;
; 0.935  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.178      ; 2.379      ;
; 0.949  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.416      ;
; 0.953  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.610      ; 2.829      ;
; 0.954  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.421      ;
; 0.956  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.615      ; 2.837      ;
; 0.999  ; Shift_Left:sc4|shift_reg[14] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.601      ; 2.866      ;
; 0.999  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.600      ; 2.865      ;
; 1.023  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.601      ; 2.890      ;
; 1.025  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.492      ;
; 1.026  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.600      ; 2.892      ;
; 1.028  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.495      ;
; 1.028  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.601      ; 2.895      ;
; 1.029  ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.200      ; 2.495      ;
; 1.030  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.497      ;
; 1.033  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.500      ;
; 1.033  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.178      ; 2.477      ;
; 1.049  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.615      ; 2.930      ;
; 1.061  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.178      ; 2.505      ;
; 1.066  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.200      ; 2.532      ;
; 1.071  ; Shift_Left:sc4|shift_reg[14] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.609      ; 2.946      ;
; 1.075  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.542      ;
; 1.078  ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.545      ;
; 1.080  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.614      ; 2.960      ;
; 1.080  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 2.547      ;
; 1.082  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.615      ; 2.963      ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.178 ; Shift_Left:sc4|shift_reg[123]                       ; Shift_Left:sc4|shift_reg[124]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 0.876      ;
; 0.266 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 3.104      ; 3.638      ;
; 0.289 ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q             ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q                                                                ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.102      ; 2.427      ;
; 0.309 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 3.104      ; 3.681      ;
; 0.345 ; fsm_wr:sc7|Q1p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.009      ;
; 0.346 ; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|AFFD:sc5|qp[0]                                                                                   ; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 3.108      ; 3.722      ;
; 0.354 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[1]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 3.104      ; 3.726      ;
; 0.365 ; fsm_wr:sc7|Q1p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~porta_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.032      ;
; 0.368 ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[0]                                                                                         ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.224      ; 4.110      ;
; 0.369 ; fsm_wr:sc7|Q1p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.033      ;
; 0.377 ; fsm_wr:sc7|Q2p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~portb_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.043      ;
; 0.377 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[1]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 3.104      ; 3.749      ;
; 0.383 ; fsm_wr:sc7|Q2p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a31~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.050      ;
; 0.383 ; fsm_wr:sc7|Q2p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~portb_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.049      ;
; 0.385 ; fsm_wr:sc7|Q1p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.049      ;
; 0.387 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]                                                      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 4.084      ;
; 0.388 ; fsm_wr:sc7|Q2p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~portb_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.054      ;
; 0.392 ; fsm_wr:sc7|Q1p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.056      ;
; 0.402 ; uart:sc6|tx_state                                   ; uart:sc6|tx_state                                                                                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:sc6|tx_busy                                    ; uart:sc6|tx_busy                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fsm_wr:sc7|qp[2]                                    ; fsm_wr:sc7|qp[2]                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; fsm_wr:sc7|Q2p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~portb_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.069      ;
; 0.410 ; Shift_Left:sc3|shift_reg[41]                        ; Shift_Left:sc3|shift_reg[42]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 1.112      ;
; 0.415 ; fsm_wr:sc7|Q1p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.079      ;
; 0.417 ; fsm_wr:sc7|Q2p_reg[3]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~portb_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.083      ;
; 0.425 ; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|AFFD:sc5|qp[0]                                                                                   ; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 3.108      ; 3.801      ;
; 0.426 ; Shift_Left:sc3|shift_reg[48]                        ; Shift_Left:sc3|shift_reg[49]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 1.128      ;
; 0.426 ; fsm_wr:sc7|Q2p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a31~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.094      ;
; 0.428 ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[0]                                                                              ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.038      ; 1.502      ;
; 0.430 ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; uart:sc6|tx_buffer[0]                               ; uart:sc6|tx                                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.435 ; Shift_Left:sc3|shift_reg[124]                       ; Shift_Left:sc3|shift_reg[125]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 1.133      ;
; 0.436 ; Shift_Left:sc3|shift_reg[42]                        ; Shift_Left:sc3|shift_reg[43]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.721      ;
; 0.449 ; Shift_Left:sc3|shift_reg[19]                        ; Shift_Left:sc3|shift_reg[20]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.717      ;
; 0.449 ; Shift_Left:sc4|shift_reg[17]                        ; Shift_Left:sc4|shift_reg[18]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.717      ;
; 0.450 ; Shift_Left:sc4|shift_reg[102]                       ; Shift_Left:sc4|shift_reg[103]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc3|shift_reg[93]                        ; Shift_Left:sc3|shift_reg[94]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.716      ;
; 0.450 ; Shift_Left:sc4|shift_reg[91]                        ; Shift_Left:sc4|shift_reg[92]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc4|shift_reg[74]                        ; Shift_Left:sc4|shift_reg[75]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc3|shift_reg[71]                        ; Shift_Left:sc3|shift_reg[72]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc3|shift_reg[58]                        ; Shift_Left:sc3|shift_reg[59]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc4|shift_reg[54]                        ; Shift_Left:sc4|shift_reg[55]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc3|shift_reg[30]                        ; Shift_Left:sc3|shift_reg[31]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc3|shift_reg[21]                        ; Shift_Left:sc3|shift_reg[22]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; Shift_Left:sc4|shift_reg[18]                        ; Shift_Left:sc4|shift_reg[19]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; Shift_Left:sc4|shift_reg[16]                        ; Shift_Left:sc4|shift_reg[17]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; Shift_Left:sc3|shift_reg[5]                         ; Shift_Left:sc3|shift_reg[6]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[120]                       ; Shift_Left:sc3|shift_reg[121]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[119]                       ; Shift_Left:sc4|shift_reg[120]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[115]                       ; Shift_Left:sc3|shift_reg[116]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[113]                       ; Shift_Left:sc4|shift_reg[114]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[113]                       ; Shift_Left:sc3|shift_reg[114]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[109]                       ; Shift_Left:sc4|shift_reg[110]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[108]                       ; Shift_Left:sc4|shift_reg[109]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[104]                       ; Shift_Left:sc4|shift_reg[105]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[103]                       ; Shift_Left:sc4|shift_reg[104]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[100]                       ; Shift_Left:sc3|shift_reg[101]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[95]                        ; Shift_Left:sc4|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[88]                        ; Shift_Left:sc4|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[87]                        ; Shift_Left:sc3|shift_reg[88]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[87]                        ; Shift_Left:sc4|shift_reg[88]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[82]                        ; Shift_Left:sc4|shift_reg[83]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[77]                        ; Shift_Left:sc3|shift_reg[78]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[71]                        ; Shift_Left:sc4|shift_reg[72]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[70]                        ; Shift_Left:sc4|shift_reg[71]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[68]                        ; Shift_Left:sc3|shift_reg[69]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[65]                        ; Shift_Left:sc3|shift_reg[66]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[64]                        ; Shift_Left:sc4|shift_reg[65]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[60]                        ; Shift_Left:sc3|shift_reg[61]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[51]                        ; Shift_Left:sc3|shift_reg[52]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[49]                        ; Shift_Left:sc4|shift_reg[50]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[44]                        ; Shift_Left:sc3|shift_reg[45]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[42]                        ; Shift_Left:sc4|shift_reg[43]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[38]                        ; Shift_Left:sc3|shift_reg[39]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[4]                         ; Shift_Left:sc3|shift_reg[5]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[3]                         ; Shift_Left:sc3|shift_reg[4]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[0]                         ; Shift_Left:sc4|shift_reg[1]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[122]                       ; Shift_Left:sc4|shift_reg[123]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[118]                       ; Shift_Left:sc3|shift_reg[119]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[115]                       ; Shift_Left:sc4|shift_reg[116]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[114]                       ; Shift_Left:sc4|shift_reg[115]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[107]                       ; Shift_Left:sc4|shift_reg[108]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc3|shift_reg[106]                       ; Shift_Left:sc3|shift_reg[107]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[105]                       ; Shift_Left:sc3|shift_reg[106]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[102]                       ; Shift_Left:sc3|shift_reg[103]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[101]                       ; Shift_Left:sc3|shift_reg[102]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[94]                        ; Shift_Left:sc4|shift_reg[95]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc3|shift_reg[91]                        ; Shift_Left:sc3|shift_reg[92]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[89]                        ; Shift_Left:sc3|shift_reg[90]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[88]                        ; Shift_Left:sc3|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[86]                        ; Shift_Left:sc4|shift_reg[87]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc3|shift_reg[84]                        ; Shift_Left:sc3|shift_reg[85]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[81]                        ; Shift_Left:sc3|shift_reg[82]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[78]                        ; Shift_Left:sc4|shift_reg[79]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc4|shift_reg[75]                        ; Shift_Left:sc4|shift_reg[76]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc3|shift_reg[57]                        ; Shift_Left:sc3|shift_reg[58]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc4|shift_reg[56]                        ; Shift_Left:sc4|shift_reg[57]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc4|shift_reg[51]                        ; Shift_Left:sc4|shift_reg[52]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc3|shift_reg[50]                        ; Shift_Left:sc3|shift_reg[51]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc4|shift_reg[41]                        ; Shift_Left:sc4|shift_reg[42]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                                              ;
+-------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                     ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 0.602 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 2.439      ;
; 0.622 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 2.459      ;
; 0.625 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.157      ; 2.048      ;
; 0.655 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.157      ; 2.078      ;
; 0.728 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 2.565      ;
; 0.748 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 2.585      ;
; 0.751 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.157      ; 2.174      ;
; 0.780 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.158      ; 2.204      ;
; 0.781 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.157      ; 2.204      ;
; 0.854 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 2.691      ;
; 0.874 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 2.711      ;
; 0.877 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.157      ; 2.300      ;
; 0.907 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.157      ; 2.330      ;
; 0.980 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 2.817      ;
; 0.993 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.572      ; 2.831      ;
; 1.000 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 2.837      ;
; 1.003 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.157      ; 2.426      ;
; 1.033 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.157      ; 2.456      ;
; 1.126 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 2.963      ;
; 1.159 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.157      ; 2.582      ;
; 1.208 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.572      ; 3.046      ;
; 1.232 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 3.069      ;
; 1.235 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.158      ; 2.659      ;
; 1.241 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.158      ; 2.665      ;
; 1.252 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 3.089      ;
; 1.255 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.157      ; 2.678      ;
; 1.285 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.157      ; 2.708      ;
; 1.333 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.360      ; 4.889      ;
; 1.338 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.360      ; 4.894      ;
; 1.358 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 3.195      ;
; 1.372 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.572      ; 3.210      ;
; 1.378 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 3.215      ;
; 1.381 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.157      ; 2.804      ;
; 1.402 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.158      ; 2.826      ;
; 1.411 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.157      ; 2.834      ;
; 1.459 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.360      ; 5.015      ;
; 1.462 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.134      ; 2.862      ;
; 1.464 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.360      ; 5.020      ;
; 1.484 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 3.321      ;
; 1.504 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 3.341      ;
; 1.507 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.157      ; 2.930      ;
; 1.537 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.157      ; 2.960      ;
; 1.585 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.360      ; 5.141      ;
; 1.590 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.360      ; 5.146      ;
; 1.611 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.570      ; 3.447      ;
; 1.631 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.570      ; 3.467      ;
; 1.634 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.156      ; 3.056      ;
; 1.648 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.134      ; 3.048      ;
; 1.664 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.156      ; 3.086      ;
; 1.711 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.360      ; 5.267      ;
; 1.716 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.360      ; 5.272      ;
; 1.737 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.570      ; 3.573      ;
; 1.740 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.135      ; 3.141      ;
; 1.757 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.570      ; 3.593      ;
; 1.760 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.156      ; 3.182      ;
; 1.790 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.156      ; 3.212      ;
; 1.833 ; Shift_Left:sc4|shift_reg[19]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.667      ;
; 1.837 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.360      ; 5.393      ;
; 1.842 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.360      ; 5.398      ;
; 1.857 ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.691      ;
; 1.863 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.570      ; 3.699      ;
; 1.864 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[2]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.578      ; 3.708      ;
; 1.866 ; Shift_Left:sc4|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.582      ; 3.714      ;
; 1.875 ; Shift_Left:sc4|shift_reg[5]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.583      ; 3.724      ;
; 1.877 ; Shift_Left:sc4|shift_reg[6]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.582      ; 3.725      ;
; 1.883 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.570      ; 3.719      ;
; 1.886 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.156      ; 3.308      ;
; 1.890 ; Shift_Left:sc4|shift_reg[19]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.724      ;
; 1.890 ; Shift_Left:sc3|shift_reg[20]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.724      ;
; 1.893 ; Shift_Left:sc3|shift_reg[22]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.727      ;
; 1.895 ; Shift_Left:sc4|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.729      ;
; 1.902 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[4]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.578      ; 3.746      ;
; 1.903 ; Shift_Left:sc4|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.737      ;
; 1.905 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[3]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.578      ; 3.749      ;
; 1.907 ; Shift_Left:sc3|shift_reg[1]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.583      ; 3.756      ;
; 1.908 ; Shift_Left:sc4|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.742      ;
; 1.911 ; Shift_Left:sc4|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.583      ; 3.760      ;
; 1.915 ; Shift_Left:sc3|shift_reg[48]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 3.752      ;
; 1.916 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.156      ; 3.338      ;
; 1.916 ; Shift_Left:sc4|shift_reg[1]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.582      ; 3.764      ;
; 1.924 ; Shift_Left:sc3|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.758      ;
; 1.924 ; Shift_Left:sc3|shift_reg[19]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.758      ;
; 1.924 ; Shift_Left:sc4|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.758      ;
; 1.929 ; Shift_Left:sc4|shift_reg[22]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.565      ; 3.760      ;
; 1.933 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[5]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.578      ; 3.777      ;
; 1.933 ; Shift_Left:sc3|shift_reg[53]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 3.770      ;
; 1.946 ; Shift_Left:sc3|shift_reg[54]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 3.783      ;
; 1.948 ; Shift_Left:sc3|shift_reg[13]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.782      ;
; 1.951 ; Shift_Left:sc4|shift_reg[23]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.565      ; 3.782      ;
; 1.953 ; Shift_Left:sc3|shift_reg[21]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.787      ;
; 1.953 ; Shift_Left:sc4|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.787      ;
; 1.954 ; Shift_Left:sc3|shift_reg[98]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[98] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.585      ; 3.805      ;
; 1.955 ; Shift_Left:sc4|shift_reg[17]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.789      ;
; 1.959 ; Shift_Left:sc4|shift_reg[19]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.793      ;
; 1.961 ; Shift_Left:sc3|shift_reg[40]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 3.798      ;
; 1.963 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.360      ; 5.519      ;
; 1.964 ; Shift_Left:sc3|shift_reg[48]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.571      ; 3.801      ;
; 1.966 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.134      ; 3.366      ;
; 1.969 ; Shift_Left:sc3|shift_reg[19]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.803      ;
; 1.972 ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.568      ; 3.806      ;
+-------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                               ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -4.231 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -2.102     ; 2.297      ;
; -4.189 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -2.102     ; 2.255      ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                     ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -4.195 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.266     ; 2.097      ;
; -4.061 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.266     ; 1.963      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                    ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.043 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.298     ; 1.913      ;
; -3.891 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.298     ; 1.761      ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                              ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.854 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -2.097     ; 1.925      ;
; -3.677 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -2.097     ; 1.748      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                              ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.945 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -1.038     ; 2.075      ;
; -2.800 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -1.038     ; 1.930      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Trigger'                                                                                                                                  ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -2.046 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.309      ; 2.513      ;
; -2.014 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.309      ; 2.481      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Hit'                                                                                                                            ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.498 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.500        ; 3.597      ; 5.815      ;
; -1.189 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 1.000        ; 1.423      ; 3.610      ;
; -1.088 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.500        ; 3.597      ; 5.415      ;
; -0.827 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 1.000        ; 3.597      ; 5.644      ;
; -0.642 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 1.000        ; 3.597      ; 5.469      ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.978 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.579      ; 4.237      ;
; -0.978 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.579      ; 4.237      ;
; -0.978 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.579      ; 4.237      ;
; -0.978 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.579      ; 4.237      ;
; -0.978 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.579      ; 4.237      ;
; -0.978 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.579      ; 4.237      ;
; -0.978 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.579      ; 4.237      ;
; -0.944 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.579      ; 4.203      ;
; -0.944 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.579      ; 4.203      ;
; -0.944 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.579      ; 4.203      ;
; -0.944 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.579      ; 4.203      ;
; -0.944 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.579      ; 4.203      ;
; -0.944 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.579      ; 4.203      ;
; -0.944 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.579      ; 4.203      ;
; -0.104 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 2.513      ;
; -0.104 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 2.513      ;
; -0.072 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 2.481      ;
; -0.072 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 2.481      ;
; 0.495  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 1.913      ;
; 0.495  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 1.913      ;
; 0.647  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 1.761      ;
; 0.647  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 1.761      ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.369 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 4.066      ;
; 0.369 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 4.066      ;
; 0.369 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 4.066      ;
; 0.369 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 4.066      ;
; 0.369 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 4.066      ;
; 0.369 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 4.066      ;
; 0.369 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.179      ; 4.066      ;
; 1.367 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.633      ;
; 1.367 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.633      ;
; 1.469 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.735      ;
; 1.469 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.735      ;
; 2.037 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.302      ;
; 2.037 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.302      ;
; 2.144 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.409      ;
; 2.144 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.409      ;
; 5.338 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.179      ; 4.035      ;
; 5.338 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.179      ; 4.035      ;
; 5.338 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.179      ; 4.035      ;
; 5.338 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.179      ; 4.035      ;
; 5.338 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.179      ; 4.035      ;
; 5.338 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.179      ; 4.035      ;
; 5.338 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.179      ; 4.035      ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Hit'                                                                                                                            ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 1.067 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.000        ; 3.743      ; 5.248      ;
; 1.227 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.000        ; 3.743      ; 5.418      ;
; 1.517 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; -0.500       ; 3.743      ; 5.198      ;
; 1.576 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 0.000        ; 1.676      ; 3.458      ;
; 1.890 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; -0.500       ; 3.743      ; 5.581      ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Trigger'                                                                                                                                  ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 1.234 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 1.042      ; 2.302      ;
; 1.341 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 1.042      ; 2.409      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                              ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 2.109 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.335     ; 1.780      ;
; 2.229 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.335     ; 1.900      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                              ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 3.066 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.440     ; 1.632      ;
; 3.172 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.440     ; 1.738      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                    ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.274 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.647     ; 1.633      ;
; 3.376 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.647     ; 1.735      ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                     ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 3.418 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.614     ; 1.810      ;
; 3.538 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.614     ; 1.930      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                               ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 3.534 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.444     ; 2.096      ;
; 3.634 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.444     ; 2.196      ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.616 ns




+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 119.93 MHz ; 119.93 MHz      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -15.502 ; -3945.589     ;
; Global_P:sc1|FFD:sc5|Q                              ; -10.735 ; -919.698      ;
; TDC:sc0|FFD:sc4|Q                                   ; -10.677 ; -924.822      ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc5|Q                              ; -0.251 ; -0.307        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.170  ; 0.000         ;
; TDC:sc0|FFD:sc4|Q                                   ; 0.587  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc1|Q                              ; -3.871 ; -3.871        ;
; TDC:sc0|FFD:sc6|Q                                   ; -3.803 ; -3.803        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -3.676 ; -3.676        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -3.489 ; -3.489        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -2.626 ; -2.626        ;
; Trigger                                             ; -1.834 ; -1.834        ;
; Hit                                                 ; -1.151 ; -1.151        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.790 ; -5.530        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.278 ; 0.000         ;
; Hit                                                 ; 0.928 ; 0.000         ;
; Trigger                                             ; 1.068 ; 0.000         ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 1.912 ; 0.000         ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 2.818 ; 0.000         ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 3.025 ; 0.000         ;
; TDC:sc0|FFD:sc6|Q                                   ; 3.144 ; 0.000         ;
; Global_P:sc1|FFD:sc1|Q                              ; 3.243 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Hit                                                 ; -1.481 ; -2.766        ;
; Trigger                                             ; -1.481 ; -2.766        ;
; TDC:sc0|FFD:sc4|Q                                   ; -1.285 ; -172.190      ;
; Global_P:sc1|FFD:sc5|Q                              ; -1.285 ; -164.480      ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.285 ; -1.285        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.285 ; -1.285        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.285 ; -1.285        ;
; TDC:sc0|FFD:sc6|Q                                   ; -1.285 ; -1.285        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -1.285 ; -1.285        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -1.149 ; -1029.504     ;
; CLK0                                                ; 9.890  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+---------+-----------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                                                                 ; Launch Clock           ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+
; -15.502 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.109     ; 14.863     ;
; -15.470 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.109     ; 14.831     ;
; -15.413 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.132     ; 14.751     ;
; -15.395 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.125     ; 14.740     ;
; -15.386 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.104     ; 14.752     ;
; -15.381 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.132     ; 14.719     ;
; -15.379 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.106     ; 14.743     ;
; -15.371 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.114     ; 14.727     ;
; -15.363 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.125     ; 14.708     ;
; -15.356 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.108     ; 14.718     ;
; -15.354 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.104     ; 14.720     ;
; -15.351 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.108     ; 14.713     ;
; -15.339 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.114     ; 14.695     ;
; -15.331 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a188~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.118     ; 14.683     ;
; -15.318 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.109     ; 14.679     ;
; -15.297 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.093     ; 14.674     ;
; -15.294 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a188~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.118     ; 14.646     ;
; -15.290 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.129     ; 14.631     ;
; -15.279 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.084     ; 14.665     ;
; -15.272 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.122     ; 14.620     ;
; -15.267 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.131     ; 14.606     ;
; -15.265 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.093     ; 14.642     ;
; -15.263 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.101     ; 14.632     ;
; -15.262 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.131     ; 14.601     ;
; -15.249 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 14.595     ;
; -15.248 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.111     ; 14.607     ;
; -15.247 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.084     ; 14.633     ;
; -15.246 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.108     ; 14.608     ;
; -15.244 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 14.590     ;
; -15.243 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.106     ; 14.607     ;
; -15.240 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.103     ; 14.607     ;
; -15.238 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.108     ; 14.600     ;
; -15.235 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.103     ; 14.602     ;
; -15.230 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.109     ; 14.591     ;
; -15.229 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.132     ; 14.567     ;
; -15.225 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.113     ; 14.582     ;
; -15.220 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.113     ; 14.577     ;
; -15.214 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.120     ; 14.564     ;
; -15.211 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.125     ; 14.556     ;
; -15.205 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a216~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.135     ; 14.540     ;
; -15.204 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.146     ; 14.528     ;
; -15.203 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.109     ; 14.564     ;
; -15.202 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.104     ; 14.568     ;
; -15.200 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.108     ; 14.562     ;
; -15.198 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.108     ; 14.560     ;
; -15.187 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.114     ; 14.543     ;
; -15.182 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.120     ; 14.532     ;
; -15.174 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.090     ; 14.554     ;
; -15.172 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.146     ; 14.496     ;
; -15.170 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a210~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.138     ; 14.502     ;
; -15.168 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a216~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.135     ; 14.503     ;
; -15.157 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.131     ; 14.496     ;
; -15.156 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.081     ; 14.545     ;
; -15.155 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a84~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.107     ; 14.518     ;
; -15.154 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a198~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.132     ; 14.492     ;
; -15.154 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.129     ; 14.495     ;
; -15.152 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 14.498     ;
; -15.151 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.092     ; 14.529     ;
; -15.149 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.131     ; 14.488     ;
; -15.147 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a170~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.132     ; 14.485     ;
; -15.146 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.092     ; 14.524     ;
; -15.141 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.132     ; 14.479     ;
; -15.139 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 14.485     ;
; -15.138 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a210~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.138     ; 14.470     ;
; -15.136 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 14.482     ;
; -15.136 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.122     ; 14.484     ;
; -15.133 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.083     ; 14.520     ;
; -15.132 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.117     ; 14.485     ;
; -15.131 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 14.477     ;
; -15.130 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.103     ; 14.497     ;
; -15.129 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a86~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.112     ; 14.487     ;
; -15.128 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.083     ; 14.515     ;
; -15.127 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.101     ; 14.496     ;
; -15.127 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.101     ; 14.496     ;
; -15.123 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.125     ; 14.468     ;
; -15.123 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a84~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.107     ; 14.486     ;
; -15.122 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a198~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.132     ; 14.460     ;
; -15.122 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.103     ; 14.489     ;
; -15.120 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 14.466     ;
; -15.115 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.113     ; 14.472     ;
; -15.115 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a170~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.132     ; 14.453     ;
; -15.114 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.132     ; 14.452     ;
; -15.114 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.104     ; 14.480     ;
; -15.113 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.093     ; 14.490     ;
; -15.112 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.111     ; 14.471     ;
; -15.111 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.131     ; 14.450     ;
; -15.109 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.131     ; 14.448     ;
; -15.108 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.109     ; 14.469     ;
; -15.107 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.113     ; 14.464     ;
; -15.105 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.140     ; 14.435     ;
; -15.105 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a188~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.115     ; 14.460     ;
; -15.104 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a188~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.118     ; 14.456     ;
; -15.104 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 14.450     ;
; -15.103 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a47~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.088     ; 14.485     ;
; -15.102 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.109     ; 14.463     ;
; -15.100 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.117     ; 14.453     ;
; -15.099 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.114     ; 14.455     ;
; -15.097 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a86~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.112     ; 14.455     ;
; -15.096 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.125     ; 14.441     ;
; -15.095 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.084     ; 14.481     ;
+---------+-----------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                      ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -10.735 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.818     ;
; -10.694 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.776     ;
; -10.644 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.727     ;
; -10.619 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.702     ;
; -10.615 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.698     ;
; -10.590 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.673     ;
; -10.578 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.660     ;
; -10.549 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.631     ;
; -10.528 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.611     ;
; -10.503 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.586     ;
; -10.499 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.582     ;
; -10.488 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.661      ; 11.568     ;
; -10.484 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.661      ; 11.564     ;
; -10.474 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.557     ;
; -10.462 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.544     ;
; -10.455 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.537     ;
; -10.447 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.529     ;
; -10.433 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.515     ;
; -10.425 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.507     ;
; -10.422 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.504     ;
; -10.412 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.495     ;
; -10.399 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.481     ;
; -10.396 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.478     ;
; -10.393 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.475     ;
; -10.387 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.470     ;
; -10.383 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.466     ;
; -10.379 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.461     ;
; -10.372 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.454     ;
; -10.372 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.661      ; 11.452     ;
; -10.368 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.661      ; 11.448     ;
; -10.358 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.441     ;
; -10.346 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.428     ;
; -10.340 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.422     ;
; -10.339 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.421     ;
; -10.331 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.413     ;
; -10.330 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.413     ;
; -10.319 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.651      ; 11.389     ;
; -10.317 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.399     ;
; -10.311 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.393     ;
; -10.309 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.391     ;
; -10.306 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.388     ;
; -10.303 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.385     ;
; -10.301 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.384     ;
; -10.299 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.661      ; 11.379     ;
; -10.296 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.379     ;
; -10.290 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.651      ; 11.360     ;
; -10.283 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.365     ;
; -10.280 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.661      ; 11.360     ;
; -10.280 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.362     ;
; -10.277 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.359     ;
; -10.270 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.665      ; 11.354     ;
; -10.267 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.350     ;
; -10.263 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.345     ;
; -10.259 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.341     ;
; -10.256 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.338     ;
; -10.256 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.661      ; 11.336     ;
; -10.252 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.661      ; 11.332     ;
; -10.242 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.325     ;
; -10.234 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.316     ;
; -10.229 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.312     ;
; -10.225 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.308     ;
; -10.224 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.306     ;
; -10.223 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.305     ;
; -10.215 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.297     ;
; -10.214 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.297     ;
; -10.203 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.651      ; 11.273     ;
; -10.201 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.283     ;
; -10.196 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.279     ;
; -10.195 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.277     ;
; -10.193 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.275     ;
; -10.190 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.272     ;
; -10.187 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.269     ;
; -10.185 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.268     ;
; -10.183 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.661      ; 11.263     ;
; -10.179 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.665      ; 11.263     ;
; -10.174 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.651      ; 11.244     ;
; -10.167 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.249     ;
; -10.164 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.661      ; 11.244     ;
; -10.164 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.246     ;
; -10.161 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.243     ;
; -10.156 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.238     ;
; -10.154 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.665      ; 11.238     ;
; -10.150 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.665      ; 11.234     ;
; -10.147 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.229     ;
; -10.146 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.228     ;
; -10.143 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.225     ;
; -10.140 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.222     ;
; -10.140 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.661      ; 11.220     ;
; -10.136 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.661      ; 11.216     ;
; -10.125 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.665      ; 11.209     ;
; -10.118 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.200     ;
; -10.116 ; Shift_Left:sc3|shift_reg[9]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.651      ; 11.186     ;
; -10.113 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.196     ;
; -10.109 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.192     ;
; -10.108 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.190     ;
; -10.107 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.189     ;
; -10.105 ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.651      ; 11.175     ;
; -10.102 ; Shift_Left:sc4|shift_reg[9]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.651      ; 11.172     ;
; -10.099 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 11.181     ;
; -10.098 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 11.181     ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                          ;
+---------+------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -10.677 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.732     ;
; -10.561 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.616     ;
; -10.532 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.587     ;
; -10.527 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.581     ;
; -10.498 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.552     ;
; -10.494 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.548     ;
; -10.484 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.633      ; 11.536     ;
; -10.469 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.523     ;
; -10.465 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.633      ; 11.517     ;
; -10.465 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.519     ;
; -10.445 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.500     ;
; -10.445 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.499     ;
; -10.416 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.471     ;
; -10.411 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.465     ;
; -10.387 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.442     ;
; -10.387 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.441     ;
; -10.382 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.436     ;
; -10.382 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.436     ;
; -10.378 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.432     ;
; -10.368 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.633      ; 11.420     ;
; -10.358 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.413     ;
; -10.357 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.411     ;
; -10.353 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.407     ;
; -10.349 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.633      ; 11.401     ;
; -10.349 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.403     ;
; -10.334 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.388     ;
; -10.329 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.384     ;
; -10.329 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.383     ;
; -10.322 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.376     ;
; -10.317 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.633      ; 11.369     ;
; -10.312 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.366     ;
; -10.305 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.359     ;
; -10.300 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.355     ;
; -10.296 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.633      ; 11.348     ;
; -10.295 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.349     ;
; -10.271 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.326     ;
; -10.271 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.325     ;
; -10.266 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.320     ;
; -10.266 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.320     ;
; -10.262 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.316     ;
; -10.252 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.633      ; 11.304     ;
; -10.244 ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.298     ;
; -10.242 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.297     ;
; -10.241 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.295     ;
; -10.237 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.291     ;
; -10.233 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.633      ; 11.285     ;
; -10.233 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.287     ;
; -10.226 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.280     ;
; -10.218 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.272     ;
; -10.213 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.267     ;
; -10.212 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.637      ; 11.268     ;
; -10.206 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.260     ;
; -10.205 ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.259     ;
; -10.201 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.633      ; 11.253     ;
; -10.196 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.250     ;
; -10.189 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.243     ;
; -10.188 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.242     ;
; -10.185 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.239     ;
; -10.184 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.239     ;
; -10.180 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.633      ; 11.232     ;
; -10.179 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.233     ;
; -10.155 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.210     ;
; -10.155 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.209     ;
; -10.150 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.204     ;
; -10.150 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.204     ;
; -10.146 ; Shift_Left:sc3|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.623      ; 11.188     ;
; -10.146 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.200     ;
; -10.145 ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.199     ;
; -10.136 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.633      ; 11.188     ;
; -10.130 ; Shift_Left:sc3|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.623      ; 11.172     ;
; -10.128 ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.182     ;
; -10.126 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.181     ;
; -10.125 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.179     ;
; -10.121 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.175     ;
; -10.117 ; Shift_Left:sc4|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.172     ;
; -10.117 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.633      ; 11.169     ;
; -10.117 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.171     ;
; -10.110 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.164     ;
; -10.102 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.156     ;
; -10.097 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.151     ;
; -10.096 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.637      ; 11.152     ;
; -10.091 ; Shift_Left:sc3|shift_reg[10] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.623      ; 11.133     ;
; -10.090 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.144     ;
; -10.089 ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.143     ;
; -10.088 ; Shift_Left:sc4|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.143     ;
; -10.085 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.633      ; 11.137     ;
; -10.080 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.134     ;
; -10.073 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.127     ;
; -10.072 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.126     ;
; -10.069 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.123     ;
; -10.067 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.637      ; 11.123     ;
; -10.064 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.633      ; 11.116     ;
; -10.062 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.117     ;
; -10.039 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.094     ;
; -10.039 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.093     ;
; -10.035 ; Shift_Left:sc4|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.623      ; 11.077     ;
; -10.034 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.635      ; 11.088     ;
; -10.033 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.088     ;
; -10.032 ; Shift_Left:sc4|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.636      ; 11.087     ;
; -10.030 ; Shift_Left:sc3|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.623      ; 11.072     ;
+---------+------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -0.251 ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 0.996      ;
; -0.115 ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.132      ;
; -0.040 ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.362      ; 1.573      ;
; -0.016 ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.231      ;
; 0.038  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.285      ;
; 0.068  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.372      ; 1.691      ;
; 0.081  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.362      ; 1.694      ;
; 0.094  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.341      ;
; 0.105  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.352      ;
; 0.148  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.395      ;
; 0.159  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.406      ;
; 0.171  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.374      ; 1.796      ;
; 0.180  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.362      ; 1.793      ;
; 0.197  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.444      ;
; 0.208  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.455      ;
; 0.290  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.362      ; 1.903      ;
; 0.295  ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.542      ;
; 0.301  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.362      ; 1.914      ;
; 0.307  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.554      ;
; 0.318  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.565      ;
; 0.319  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.566      ;
; 0.334  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.372      ; 1.957      ;
; 0.350  ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.597      ;
; 0.371  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.618      ;
; 0.417  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.664      ;
; 0.428  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.675      ;
; 0.436  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.373      ; 2.060      ;
; 0.460  ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.707      ;
; 0.513  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.995      ; 1.759      ;
; 0.514  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.373      ; 2.138      ;
; 0.515  ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.762      ;
; 0.527  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.774      ;
; 0.538  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.785      ;
; 0.571  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[19] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.361      ; 2.183      ;
; 0.599  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.846      ;
; 0.611  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.858      ;
; 0.614  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 1.840      ;
; 0.617  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.372      ; 2.240      ;
; 0.624  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.871      ;
; 0.637  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.884      ;
; 0.643  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 1.869      ;
; 0.644  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.891      ;
; 0.648  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.895      ;
; 0.655  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.902      ;
; 0.665  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.912      ;
; 0.698  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.945      ;
; 0.708  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 1.934      ;
; 0.709  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.956      ;
; 0.734  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.372      ; 2.357      ;
; 0.747  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 1.994      ;
; 0.753  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 1.979      ;
; 0.754  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.001      ;
; 0.758  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.005      ;
; 0.765  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.012      ;
; 0.766  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.013      ;
; 0.807  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.362      ; 2.420      ;
; 0.808  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.055      ;
; 0.818  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.044      ;
; 0.819  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.066      ;
; 0.819  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.045      ;
; 0.820  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.067      ;
; 0.839  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.086      ;
; 0.840  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.362      ; 2.453      ;
; 0.848  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[21] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.372      ; 2.471      ;
; 0.851  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.362      ; 2.464      ;
; 0.857  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[52] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.104      ;
; 0.860  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.107      ;
; 0.863  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.089      ;
; 0.864  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.111      ;
; 0.868  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.115      ;
; 0.875  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.122      ;
; 0.875  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.374      ; 2.500      ;
; 0.893  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.140      ;
; 0.913  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.139      ;
; 0.914  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.161      ;
; 0.918  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.165      ;
; 0.925  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.372      ; 2.548      ;
; 0.928  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.154      ;
; 0.929  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.176      ;
; 0.941  ; Shift_Left:sc4|shift_reg[14] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.362      ; 2.554      ;
; 0.950  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.362      ; 2.563      ;
; 0.961  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.362      ; 2.574      ;
; 0.962  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.361      ; 2.574      ;
; 0.962  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.362      ; 2.575      ;
; 0.967  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.214      ;
; 0.969  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.374      ; 2.594      ;
; 0.973  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.199      ;
; 0.974  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.221      ;
; 0.978  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.225      ;
; 0.985  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.232      ;
; 0.985  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.374      ; 2.610      ;
; 1.006  ; Shift_Left:sc4|shift_reg[14] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.372      ; 2.629      ;
; 1.010  ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.257      ;
; 1.021  ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.268      ;
; 1.028  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.275      ;
; 1.035  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.362      ; 2.648      ;
; 1.038  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.264      ;
; 1.039  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.286      ;
; 1.046  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.996      ; 2.293      ;
; 1.056  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.362      ; 2.669      ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.170 ; Shift_Left:sc4|shift_reg[123]                       ; Shift_Left:sc4|shift_reg[124]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 0.806      ;
; 0.238 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.850      ; 3.322      ;
; 0.241 ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q             ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q                                                                ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.925      ; 2.187      ;
; 0.247 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[1]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.850      ; 3.331      ;
; 0.266 ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[0]                                                                                         ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.006      ; 3.756      ;
; 0.275 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.850      ; 3.359      ;
; 0.307 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]                                                      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.962      ; 3.753      ;
; 0.331 ; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|AFFD:sc5|qp[0]                                                                                   ; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.853      ; 3.418      ;
; 0.352 ; fsm_wr:sc7|Q1p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.949      ;
; 0.353 ; fsm_wr:sc7|qp[2]                                    ; fsm_wr:sc7|qp[2]                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; uart:sc6|tx_state                                   ; uart:sc6|tx_state                                                                                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart:sc6|tx_busy                                    ; uart:sc6|tx_busy                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Shift_Left:sc3|shift_reg[41]                        ; Shift_Left:sc3|shift_reg[42]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.006      ;
; 0.369 ; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|AFFD:sc5|qp[0]                                                                                   ; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.853      ; 3.456      ;
; 0.371 ; fsm_wr:sc7|Q1p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~porta_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.970      ;
; 0.374 ; fsm_wr:sc7|Q1p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.971      ;
; 0.377 ; Shift_Left:sc3|shift_reg[124]                       ; Shift_Left:sc3|shift_reg[125]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 1.013      ;
; 0.377 ; Shift_Left:sc3|shift_reg[48]                        ; Shift_Left:sc3|shift_reg[49]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.018      ;
; 0.382 ; fsm_wr:sc7|Q2p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~portb_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.980      ;
; 0.387 ; fsm_wr:sc7|Q2p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~portb_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.985      ;
; 0.388 ; fsm_wr:sc7|Q2p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a31~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.986      ;
; 0.388 ; fsm_wr:sc7|Q1p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.985      ;
; 0.392 ; fsm_wr:sc7|Q2p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~portb_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.990      ;
; 0.393 ; fsm_wr:sc7|Q1p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.990      ;
; 0.397 ; uart:sc6|tx_buffer[0]                               ; uart:sc6|tx                                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.404 ; Shift_Left:sc3|shift_reg[42]                        ; Shift_Left:sc3|shift_reg[43]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.663      ;
; 0.404 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                                                                     ; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.082      ; 2.507      ;
; 0.406 ; fsm_wr:sc7|Q2p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~portb_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.004      ;
; 0.407 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[1]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.850      ; 3.491      ;
; 0.414 ; Shift_Left:sc3|shift_reg[71]                        ; Shift_Left:sc3|shift_reg[72]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.414 ; Shift_Left:sc4|shift_reg[54]                        ; Shift_Left:sc4|shift_reg[55]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.414 ; Shift_Left:sc3|shift_reg[30]                        ; Shift_Left:sc3|shift_reg[31]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.414 ; fsm_wr:sc7|Q2p_reg[3]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~portb_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.012      ;
; 0.414 ; Shift_Left:sc3|shift_reg[19]                        ; Shift_Left:sc3|shift_reg[20]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.415 ; Shift_Left:sc4|shift_reg[74]                        ; Shift_Left:sc4|shift_reg[75]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[70]                        ; Shift_Left:sc4|shift_reg[71]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[65]                        ; Shift_Left:sc3|shift_reg[66]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[60]                        ; Shift_Left:sc3|shift_reg[61]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; Shift_Left:sc3|shift_reg[58]                        ; Shift_Left:sc3|shift_reg[59]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[42]                        ; Shift_Left:sc4|shift_reg[43]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[38]                        ; Shift_Left:sc3|shift_reg[39]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[18]                        ; Shift_Left:sc4|shift_reg[19]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[17]                        ; Shift_Left:sc4|shift_reg[18]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[5]                         ; Shift_Left:sc3|shift_reg[6]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[4]                         ; Shift_Left:sc3|shift_reg[5]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[0]                         ; Shift_Left:sc4|shift_reg[1]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[119]                       ; Shift_Left:sc4|shift_reg[120]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[114]                       ; Shift_Left:sc4|shift_reg[115]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[113]                       ; Shift_Left:sc4|shift_reg[114]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[113]                       ; Shift_Left:sc3|shift_reg[114]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[106]                       ; Shift_Left:sc3|shift_reg[107]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[105]                       ; Shift_Left:sc3|shift_reg[106]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[102]                       ; Shift_Left:sc4|shift_reg[103]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[100]                       ; Shift_Left:sc3|shift_reg[101]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[95]                        ; Shift_Left:sc4|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[93]                        ; Shift_Left:sc3|shift_reg[94]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; Shift_Left:sc4|shift_reg[91]                        ; Shift_Left:sc4|shift_reg[92]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[87]                        ; Shift_Left:sc4|shift_reg[88]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[77]                        ; Shift_Left:sc3|shift_reg[78]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc4|shift_reg[75]                        ; Shift_Left:sc4|shift_reg[76]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc4|shift_reg[71]                        ; Shift_Left:sc4|shift_reg[72]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc3|shift_reg[68]                        ; Shift_Left:sc3|shift_reg[69]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc4|shift_reg[64]                        ; Shift_Left:sc4|shift_reg[65]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[51]                        ; Shift_Left:sc3|shift_reg[52]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc4|shift_reg[49]                        ; Shift_Left:sc4|shift_reg[50]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc3|shift_reg[44]                        ; Shift_Left:sc3|shift_reg[45]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc4|shift_reg[41]                        ; Shift_Left:sc4|shift_reg[42]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; fsm_wr:sc7|Q1p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.013      ;
; 0.416 ; Shift_Left:sc3|shift_reg[21]                        ; Shift_Left:sc3|shift_reg[22]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc4|shift_reg[16]                        ; Shift_Left:sc4|shift_reg[17]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc3|shift_reg[3]                         ; Shift_Left:sc3|shift_reg[4]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; Shift_Left:sc4|shift_reg[122]                       ; Shift_Left:sc4|shift_reg[123]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[120]                       ; Shift_Left:sc3|shift_reg[121]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[115]                       ; Shift_Left:sc4|shift_reg[116]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[115]                       ; Shift_Left:sc3|shift_reg[116]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[109]                       ; Shift_Left:sc4|shift_reg[110]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc4|shift_reg[108]                       ; Shift_Left:sc4|shift_reg[109]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc4|shift_reg[107]                       ; Shift_Left:sc4|shift_reg[108]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc4|shift_reg[104]                       ; Shift_Left:sc4|shift_reg[105]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc4|shift_reg[103]                       ; Shift_Left:sc4|shift_reg[104]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[102]                       ; Shift_Left:sc3|shift_reg[103]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[101]                       ; Shift_Left:sc3|shift_reg[102]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc4|shift_reg[94]                        ; Shift_Left:sc4|shift_reg[95]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[88]                        ; Shift_Left:sc3|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[88]                        ; Shift_Left:sc4|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[87]                        ; Shift_Left:sc3|shift_reg[88]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[86]                        ; Shift_Left:sc4|shift_reg[87]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[84]                        ; Shift_Left:sc3|shift_reg[85]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[82]                        ; Shift_Left:sc4|shift_reg[83]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[81]                        ; Shift_Left:sc3|shift_reg[82]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[78]                        ; Shift_Left:sc4|shift_reg[79]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; Shift_Left:sc3|shift_reg[57]                        ; Shift_Left:sc3|shift_reg[58]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; Shift_Left:sc4|shift_reg[56]                        ; Shift_Left:sc4|shift_reg[57]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; Shift_Left:sc4|shift_reg[51]                        ; Shift_Left:sc4|shift_reg[52]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; Shift_Left:sc3|shift_reg[50]                        ; Shift_Left:sc3|shift_reg[51]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.418 ; Shift_Left:sc3|shift_reg[119]                       ; Shift_Left:sc3|shift_reg[120]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc3|shift_reg[118]                       ; Shift_Left:sc3|shift_reg[119]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc4|shift_reg[118]                       ; Shift_Left:sc4|shift_reg[119]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; Shift_Left:sc3|shift_reg[117]                       ; Shift_Left:sc3|shift_reg[118]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                                               ;
+-------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                     ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 0.587 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 2.184      ;
; 0.606 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.968      ; 1.825      ;
; 0.676 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 2.273      ;
; 0.695 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.968      ; 1.914      ;
; 0.697 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 2.294      ;
; 0.716 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.968      ; 1.935      ;
; 0.745 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.969      ; 1.965      ;
; 0.786 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 2.383      ;
; 0.805 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.968      ; 2.024      ;
; 0.807 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 2.404      ;
; 0.826 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.968      ; 2.045      ;
; 0.896 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 2.493      ;
; 0.915 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.968      ; 2.134      ;
; 0.917 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 2.514      ;
; 0.936 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.968      ; 2.155      ;
; 0.941 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.347      ; 2.539      ;
; 1.006 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 2.603      ;
; 1.025 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.968      ; 2.244      ;
; 1.116 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 2.713      ;
; 1.135 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.968      ; 2.354      ;
; 1.137 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 2.734      ;
; 1.156 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.968      ; 2.375      ;
; 1.184 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.347      ; 2.782      ;
; 1.203 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.969      ; 2.423      ;
; 1.213 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.969      ; 2.433      ;
; 1.226 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 2.823      ;
; 1.245 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.968      ; 2.464      ;
; 1.247 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 2.844      ;
; 1.266 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.968      ; 2.485      ;
; 1.279 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.347      ; 2.877      ;
; 1.298 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.969      ; 2.518      ;
; 1.311 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.057      ; 4.549      ;
; 1.322 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.057      ; 4.560      ;
; 1.336 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 2.933      ;
; 1.355 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.968      ; 2.574      ;
; 1.357 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 2.954      ;
; 1.367 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.947      ; 2.565      ;
; 1.376 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.968      ; 2.595      ;
; 1.421 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.057      ; 4.659      ;
; 1.432 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.057      ; 4.670      ;
; 1.446 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.043      ;
; 1.465 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.968      ; 2.684      ;
; 1.468 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.345      ; 3.064      ;
; 1.487 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.967      ; 2.705      ;
; 1.531 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.057      ; 4.769      ;
; 1.542 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.057      ; 4.780      ;
; 1.557 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.345      ; 3.153      ;
; 1.576 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.947      ; 2.774      ;
; 1.576 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.967      ; 2.794      ;
; 1.578 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.345      ; 3.174      ;
; 1.597 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.967      ; 2.815      ;
; 1.608 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.948      ; 2.807      ;
; 1.641 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.057      ; 4.879      ;
; 1.652 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.057      ; 4.890      ;
; 1.667 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.345      ; 3.263      ;
; 1.686 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.967      ; 2.904      ;
; 1.688 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.345      ; 3.284      ;
; 1.700 ; Shift_Left:sc4|shift_reg[19]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.297      ;
; 1.707 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.967      ; 2.925      ;
; 1.716 ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.313      ;
; 1.718 ; Shift_Left:sc4|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.357      ; 3.326      ;
; 1.729 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[2]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.353      ; 3.333      ;
; 1.741 ; Shift_Left:sc3|shift_reg[22]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.338      ;
; 1.749 ; Shift_Left:sc4|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.346      ;
; 1.750 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.058      ; 4.989      ;
; 1.751 ; Shift_Left:sc3|shift_reg[20]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.348      ;
; 1.752 ; Shift_Left:sc3|shift_reg[1]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.358      ; 3.361      ;
; 1.761 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.058      ; 5.000      ;
; 1.767 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[4]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.353      ; 3.371      ;
; 1.767 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[3]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.353      ; 3.371      ;
; 1.768 ; Shift_Left:sc3|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.365      ;
; 1.777 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.345      ; 3.373      ;
; 1.785 ; Shift_Left:sc3|shift_reg[19]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.382      ;
; 1.790 ; Shift_Left:sc3|shift_reg[13]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.387      ;
; 1.791 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[5]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.353      ; 3.395      ;
; 1.791 ; Shift_Left:sc3|shift_reg[53]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.388      ;
; 1.796 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.967      ; 3.014      ;
; 1.798 ; Shift_Left:sc3|shift_reg[98]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[98] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.359      ; 3.408      ;
; 1.798 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[62] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.345      ; 3.394      ;
; 1.799 ; Shift_Left:sc4|shift_reg[19]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.396      ;
; 1.807 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.947      ; 3.005      ;
; 1.807 ; Shift_Left:sc3|shift_reg[48]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.404      ;
; 1.807 ; Shift_Left:sc3|shift_reg[54]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.404      ;
; 1.807 ; Shift_Left:sc4|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.404      ;
; 1.810 ; Shift_Left:sc4|shift_reg[19]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.407      ;
; 1.817 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[62] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.967      ; 3.035      ;
; 1.818 ; Shift_Left:sc3|shift_reg[48]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.415      ;
; 1.826 ; Shift_Left:sc4|shift_reg[42]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.423      ;
; 1.827 ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.424      ;
; 1.827 ; Shift_Left:sc4|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.424      ;
; 1.827 ; Shift_Left:sc3|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.424      ;
; 1.835 ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.432      ;
; 1.838 ; Shift_Left:sc4|shift_reg[17]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.435      ;
; 1.842 ; Shift_Left:sc4|shift_reg[8]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.439      ;
; 1.845 ; Shift_Left:sc4|shift_reg[5]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.358      ; 3.454      ;
; 1.845 ; Shift_Left:sc3|shift_reg[56]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.345      ; 3.441      ;
; 1.846 ; Shift_Left:sc3|shift_reg[39]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.443      ;
; 1.848 ; Shift_Left:sc4|shift_reg[6]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.357      ; 3.456      ;
; 1.848 ; Shift_Left:sc4|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.445      ;
; 1.850 ; Shift_Left:sc4|shift_reg[43]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.346      ; 3.447      ;
+-------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -3.871 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.925     ; 2.115      ;
; -3.803 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.925     ; 2.047      ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -3.803 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.082     ; 1.890      ;
; -3.703 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.082     ; 1.790      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.676 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.114     ; 1.731      ;
; -3.535 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.114     ; 1.590      ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.489 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.917     ; 1.741      ;
; -3.330 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.917     ; 1.582      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.626 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.927     ; 1.868      ;
; -2.518 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.927     ; 1.760      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Trigger'                                                                                                                                   ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.834 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.344      ; 2.337      ;
; -1.766 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.344      ; 2.269      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Hit'                                                                                                                             ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.151 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.500        ; 3.361      ; 5.214      ;
; -0.999 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 1.000        ; 1.339      ; 3.337      ;
; -0.835 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.500        ; 3.361      ; 4.908      ;
; -0.692 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 1.000        ; 3.361      ; 5.255      ;
; -0.456 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 1.000        ; 3.361      ; 5.029      ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.790 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.429      ; 3.881      ;
; -0.790 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.429      ; 3.881      ;
; -0.790 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.429      ; 3.881      ;
; -0.790 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.429      ; 3.881      ;
; -0.790 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.429      ; 3.881      ;
; -0.790 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.429      ; 3.881      ;
; -0.790 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.429      ; 3.881      ;
; -0.728 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.429      ; 3.819      ;
; -0.728 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.429      ; 3.819      ;
; -0.728 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.429      ; 3.819      ;
; -0.728 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.429      ; 3.819      ;
; -0.728 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.429      ; 3.819      ;
; -0.728 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.429      ; 3.819      ;
; -0.728 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.429      ; 3.819      ;
; 0.081  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 2.337      ;
; 0.081  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 2.337      ;
; 0.149  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 2.269      ;
; 0.149  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 2.269      ;
; 0.687  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.731      ;
; 0.687  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.731      ;
; 0.828  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.590      ;
; 0.828  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.590      ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.278 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.962      ; 3.724      ;
; 0.278 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.962      ; 3.724      ;
; 0.278 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.962      ; 3.724      ;
; 0.278 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.962      ; 3.724      ;
; 0.278 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.962      ; 3.724      ;
; 0.278 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.962      ; 3.724      ;
; 0.278 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.962      ; 3.724      ;
; 1.238 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.480      ;
; 1.238 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.480      ;
; 1.333 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.575      ;
; 1.333 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.575      ;
; 1.836 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.078      ;
; 1.836 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.078      ;
; 1.913 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.155      ;
; 1.913 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.155      ;
; 5.222 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.962      ; 3.668      ;
; 5.222 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.962      ; 3.668      ;
; 5.222 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.962      ; 3.668      ;
; 5.222 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.962      ; 3.668      ;
; 5.222 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.962      ; 3.668      ;
; 5.222 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.962      ; 3.668      ;
; 5.222 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.962      ; 3.668      ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Hit'                                                                                                                             ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.928 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.000        ; 3.494      ; 4.826      ;
; 1.137 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.000        ; 3.494      ; 5.045      ;
; 1.315 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; -0.500       ; 3.494      ; 4.713      ;
; 1.343 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 0.000        ; 1.570      ; 3.104      ;
; 1.595 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; -0.500       ; 3.494      ; 5.003      ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Trigger'                                                                                                                                   ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 1.068 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.999      ; 2.078      ;
; 1.145 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.999      ; 2.155      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.912 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.299     ; 1.604      ;
; 2.049 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.299     ; 1.741      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.818 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.330     ; 1.479      ;
; 2.920 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.330     ; 1.581      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.025 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.536     ; 1.480      ;
; 3.120 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.536     ; 1.575      ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 3.144 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.502     ; 1.633      ;
; 3.278 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.502     ; 1.767      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 3.243 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.339     ; 1.895      ;
; 3.320 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.339     ; 1.972      ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.703 ns




+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -8.268 ; -1589.482     ;
; Global_P:sc1|FFD:sc5|Q                              ; -6.055 ; -506.568      ;
; TDC:sc0|FFD:sc4|Q                                   ; -6.016 ; -509.295      ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc5|Q                              ; -0.412 ; -2.320        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.007  ; 0.000         ;
; TDC:sc0|FFD:sc4|Q                                   ; 0.090  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc1|Q                              ; -2.158 ; -2.158        ;
; TDC:sc0|FFD:sc6|Q                                   ; -2.115 ; -2.115        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -2.030 ; -2.030        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.948 ; -1.948        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.519 ; -1.519        ;
; Trigger                                             ; -0.933 ; -0.933        ;
; Hit                                                 ; -0.645 ; -0.645        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.345 ; -2.415        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.104 ; 0.000         ;
; Hit                                                 ; 0.377 ; 0.000         ;
; Trigger                                             ; 0.625 ; 0.000         ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 1.254 ; 0.000         ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 1.705 ; 0.000         ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 1.795 ; 0.000         ;
; TDC:sc0|FFD:sc6|Q                                   ; 1.876 ; 0.000         ;
; Global_P:sc1|FFD:sc1|Q                              ; 1.927 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Hit                                                 ; -1.283 ; -2.283        ;
; Trigger                                             ; -1.283 ; -2.283        ;
; TDC:sc0|FFD:sc4|Q                                   ; -1.000 ; -134.000      ;
; Global_P:sc1|FFD:sc5|Q                              ; -1.000 ; -128.000      ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.000 ; -1.000        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.000 ; -1.000        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.000 ; -1.000        ;
; TDC:sc0|FFD:sc6|Q                                   ; -1.000 ; -1.000        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -1.000 ; -1.000        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500  ; 0.000         ;
; CLK0                                                ; 9.577  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+--------+-----------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                 ; Launch Clock           ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+
; -8.268 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.826     ; 7.891      ;
; -8.262 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.803     ; 7.908      ;
; -8.254 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.799     ; 7.904      ;
; -8.249 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.819     ; 7.879      ;
; -8.247 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.826     ; 7.870      ;
; -8.241 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.803     ; 7.887      ;
; -8.240 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.808     ; 7.881      ;
; -8.233 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.799     ; 7.883      ;
; -8.228 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.819     ; 7.858      ;
; -8.219 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.808     ; 7.860      ;
; -8.198 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.814     ; 7.833      ;
; -8.197 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.840     ; 7.806      ;
; -8.177 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.814     ; 7.812      ;
; -8.176 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.840     ; 7.785      ;
; -8.168 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.785     ; 7.832      ;
; -8.162 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.776     ; 7.835      ;
; -8.150 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.826     ; 7.773      ;
; -8.148 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a198~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.820     ; 7.777      ;
; -8.147 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.785     ; 7.811      ;
; -8.145 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a188~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.809     ; 7.785      ;
; -8.144 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.803     ; 7.790      ;
; -8.143 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a47~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.782     ; 7.810      ;
; -8.141 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.776     ; 7.814      ;
; -8.140 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a170~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.820     ; 7.769      ;
; -8.136 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.799     ; 7.786      ;
; -8.135 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a210~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.827     ; 7.757      ;
; -8.133 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.814     ; 7.768      ;
; -8.131 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.819     ; 7.761      ;
; -8.127 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a198~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.820     ; 7.756      ;
; -8.126 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a84~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.796     ; 7.779      ;
; -8.126 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a86~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.801     ; 7.774      ;
; -8.124 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.814     ; 7.759      ;
; -8.124 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.825     ; 7.748      ;
; -8.124 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a188~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.809     ; 7.764      ;
; -8.122 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.808     ; 7.763      ;
; -8.122 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a47~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.782     ; 7.789      ;
; -8.121 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a216~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.825     ; 7.745      ;
; -8.121 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.822     ; 7.748      ;
; -8.120 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.826     ; 7.743      ;
; -8.119 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a170~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.820     ; 7.748      ;
; -8.119 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.825     ; 7.743      ;
; -8.118 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.802     ; 7.765      ;
; -8.115 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.807     ; 7.757      ;
; -8.115 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.799     ; 7.765      ;
; -8.114 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.791     ; 7.772      ;
; -8.114 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.803     ; 7.760      ;
; -8.114 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a210~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.827     ; 7.736      ;
; -8.113 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.826     ; 7.736      ;
; -8.113 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.802     ; 7.760      ;
; -8.112 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.814     ; 7.747      ;
; -8.110 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.798     ; 7.761      ;
; -8.107 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.803     ; 7.753      ;
; -8.107 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.795     ; 7.761      ;
; -8.106 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.799     ; 7.756      ;
; -8.105 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.818     ; 7.736      ;
; -8.105 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a84~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.796     ; 7.758      ;
; -8.105 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a86~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.801     ; 7.753      ;
; -8.105 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.798     ; 7.756      ;
; -8.103 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.814     ; 7.738      ;
; -8.102 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a30~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.801     ; 7.750      ;
; -8.102 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.803     ; 7.748      ;
; -8.102 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.815     ; 7.736      ;
; -8.101 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.819     ; 7.731      ;
; -8.100 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a216~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.825     ; 7.724      ;
; -8.100 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.818     ; 7.731      ;
; -8.099 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.799     ; 7.749      ;
; -8.099 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.813     ; 7.735      ;
; -8.098 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.839     ; 7.708      ;
; -8.096 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.810     ; 7.735      ;
; -8.096 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.807     ; 7.738      ;
; -8.095 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.836     ; 7.708      ;
; -8.094 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.819     ; 7.724      ;
; -8.094 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.807     ; 7.736      ;
; -8.094 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.813     ; 7.730      ;
; -8.093 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.804     ; 7.738      ;
; -8.093 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.791     ; 7.751      ;
; -8.093 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.839     ; 7.703      ;
; -8.092 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.808     ; 7.733      ;
; -8.091 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.807     ; 7.733      ;
; -8.085 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.808     ; 7.726      ;
; -8.081 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a30~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.801     ; 7.729      ;
; -8.081 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.803     ; 7.727      ;
; -8.080 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.814     ; 7.715      ;
; -8.079 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.840     ; 7.688      ;
; -8.066 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a129~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.783     ; 7.732      ;
; -8.061 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.826     ; 7.684      ;
; -8.055 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.803     ; 7.701      ;
; -8.052 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.822     ; 7.679      ;
; -8.051 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.826     ; 7.674      ;
; -8.050 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.825     ; 7.674      ;
; -8.050 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.814     ; 7.685      ;
; -8.050 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.785     ; 7.714      ;
; -8.049 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.840     ; 7.658      ;
; -8.047 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.799     ; 7.697      ;
; -8.046 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.799     ; 7.696      ;
; -8.045 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a129~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.783     ; 7.711      ;
; -8.044 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.802     ; 7.691      ;
; -8.044 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.776     ; 7.717      ;
; -8.043 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.814     ; 7.678      ;
; -8.043 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.825     ; 7.667      ;
+--------+-----------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+--------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -6.055 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.972      ;
; -6.036 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.951      ;
; -5.991 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.908      ;
; -5.987 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.904      ;
; -5.972 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.887      ;
; -5.968 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.883      ;
; -5.923 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.840      ;
; -5.919 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.836      ;
; -5.906 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.821      ;
; -5.904 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.819      ;
; -5.900 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.815      ;
; -5.886 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.504      ; 6.797      ;
; -5.873 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.790      ;
; -5.855 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.772      ;
; -5.854 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.769      ;
; -5.851 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.768      ;
; -5.847 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.762      ;
; -5.842 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.757      ;
; -5.838 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.753      ;
; -5.836 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.751      ;
; -5.832 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.747      ;
; -5.822 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.504      ; 6.733      ;
; -5.818 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.504      ; 6.729      ;
; -5.809 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.726      ;
; -5.805 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.722      ;
; -5.790 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.705      ;
; -5.787 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.704      ;
; -5.786 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.701      ;
; -5.785 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.702      ;
; -5.783 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.698      ;
; -5.781 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.512      ; 6.700      ;
; -5.779 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.694      ;
; -5.778 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.504      ; 6.689      ;
; -5.774 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.689      ;
; -5.770 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.685      ;
; -5.769 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.503      ; 6.679      ;
; -5.768 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.683      ;
; -5.762 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.679      ;
; -5.760 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.675      ;
; -5.754 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.504      ; 6.665      ;
; -5.750 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.504      ; 6.661      ;
; -5.741 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.658      ;
; -5.737 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.654      ;
; -5.722 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.637      ;
; -5.721 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.638      ;
; -5.718 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.633      ;
; -5.717 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.512      ; 6.636      ;
; -5.717 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.634      ;
; -5.715 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.630      ;
; -5.714 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.629      ;
; -5.714 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.504      ; 6.625      ;
; -5.713 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.512      ; 6.632      ;
; -5.712 ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.503      ; 6.622      ;
; -5.711 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.626      ;
; -5.710 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.504      ; 6.621      ;
; -5.708 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.623      ;
; -5.706 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.621      ;
; -5.705 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.503      ; 6.615      ;
; -5.702 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.617      ;
; -5.701 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.503      ; 6.611      ;
; -5.699 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.614      ;
; -5.698 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.615      ;
; -5.696 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.611      ;
; -5.694 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.611      ;
; -5.692 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.607      ;
; -5.687 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.604      ;
; -5.686 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.504      ; 6.597      ;
; -5.682 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.504      ; 6.593      ;
; -5.673 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.590      ;
; -5.669 ; Shift_Left:sc4|shift_reg[9]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.503      ; 6.579      ;
; -5.669 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.586      ;
; -5.657 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.572      ;
; -5.654 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.569      ;
; -5.653 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.570      ;
; -5.650 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.565      ;
; -5.650 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.565      ;
; -5.649 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[116] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.512      ; 6.568      ;
; -5.649 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.566      ;
; -5.648 ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.503      ; 6.558      ;
; -5.647 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.562      ;
; -5.646 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.561      ;
; -5.646 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.504      ; 6.557      ;
; -5.645 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[115] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.512      ; 6.564      ;
; -5.644 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.559      ;
; -5.644 ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.503      ; 6.554      ;
; -5.643 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.558      ;
; -5.642 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.504      ; 6.553      ;
; -5.640 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.555      ;
; -5.638 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.553      ;
; -5.637 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.503      ; 6.547      ;
; -5.635 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.550      ;
; -5.634 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.549      ;
; -5.633 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.503      ; 6.543      ;
; -5.632 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.549      ;
; -5.631 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.546      ;
; -5.630 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[116] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.547      ;
; -5.629 ; Shift_Left:sc4|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.503      ; 6.539      ;
; -5.628 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.543      ;
; -5.626 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[115] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.510      ; 6.543      ;
; -5.624 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.508      ; 6.539      ;
+--------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                         ;
+--------+------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -6.016 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.910      ;
; -5.952 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.846      ;
; -5.948 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.842      ;
; -5.946 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.838      ;
; -5.906 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.798      ;
; -5.887 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.481      ; 6.775      ;
; -5.884 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.778      ;
; -5.882 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.774      ;
; -5.880 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.774      ;
; -5.878 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.770      ;
; -5.842 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.734      ;
; -5.838 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.730      ;
; -5.823 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.481      ; 6.711      ;
; -5.819 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.481      ; 6.707      ;
; -5.816 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.710      ;
; -5.814 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.706      ;
; -5.813 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.705      ;
; -5.812 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.706      ;
; -5.810 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.702      ;
; -5.808 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.700      ;
; -5.785 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.481      ; 6.673      ;
; -5.774 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.666      ;
; -5.770 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.662      ;
; -5.768 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.660      ;
; -5.764 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.656      ;
; -5.756 ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.648      ;
; -5.755 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.481      ; 6.643      ;
; -5.751 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.481      ; 6.639      ;
; -5.749 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.641      ;
; -5.748 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.642      ;
; -5.746 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.638      ;
; -5.745 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.637      ;
; -5.744 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.636      ;
; -5.742 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.489      ; 6.638      ;
; -5.742 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.634      ;
; -5.740 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.632      ;
; -5.721 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.613      ;
; -5.721 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.481      ; 6.609      ;
; -5.720 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.614      ;
; -5.717 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.481      ; 6.605      ;
; -5.715 ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.607      ;
; -5.706 ; Shift_Left:sc3|shift_reg[10] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.480      ; 6.593      ;
; -5.706 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.598      ;
; -5.704 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.596      ;
; -5.702 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.594      ;
; -5.700 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.592      ;
; -5.700 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.592      ;
; -5.698 ; Shift_Left:sc3|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.480      ; 6.585      ;
; -5.696 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.588      ;
; -5.692 ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.584      ;
; -5.688 ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.580      ;
; -5.687 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.481      ; 6.575      ;
; -5.683 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.481      ; 6.571      ;
; -5.681 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.573      ;
; -5.678 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.489      ; 6.574      ;
; -5.678 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.570      ;
; -5.677 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.569      ;
; -5.676 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.568      ;
; -5.674 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.489      ; 6.570      ;
; -5.673 ; Shift_Left:sc4|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.567      ;
; -5.672 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.564      ;
; -5.672 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.566      ;
; -5.657 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.549      ;
; -5.656 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.548      ;
; -5.656 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.550      ;
; -5.653 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.545      ;
; -5.653 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.481      ; 6.541      ;
; -5.652 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.546      ;
; -5.651 ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.543      ;
; -5.649 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.481      ; 6.537      ;
; -5.647 ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.539      ;
; -5.642 ; Shift_Left:sc3|shift_reg[10] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.480      ; 6.529      ;
; -5.638 ; Shift_Left:sc3|shift_reg[10] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.480      ; 6.525      ;
; -5.638 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.530      ;
; -5.636 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.528      ;
; -5.634 ; Shift_Left:sc3|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.480      ; 6.521      ;
; -5.632 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.524      ;
; -5.632 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.524      ;
; -5.632 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.526      ;
; -5.630 ; Shift_Left:sc4|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.480      ; 6.517      ;
; -5.630 ; Shift_Left:sc3|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.480      ; 6.517      ;
; -5.628 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.520      ;
; -5.624 ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.516      ;
; -5.620 ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.512      ;
; -5.619 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.481      ; 6.507      ;
; -5.613 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.505      ;
; -5.613 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.483      ; 6.503      ;
; -5.610 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[116] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.489      ; 6.506      ;
; -5.610 ; Shift_Left:sc4|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.504      ;
; -5.609 ; Shift_Left:sc4|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.503      ;
; -5.609 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.501      ;
; -5.608 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.500      ;
; -5.608 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.502      ;
; -5.606 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[115] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.489      ; 6.502      ;
; -5.605 ; Shift_Left:sc4|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.499      ;
; -5.604 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.496      ;
; -5.604 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.487      ; 6.498      ;
; -5.592 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.484      ;
; -5.589 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.481      ;
; -5.588 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.485      ; 6.480      ;
+--------+------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -0.412 ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.490      ;
; -0.327 ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.575      ;
; -0.264 ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.638      ;
; -0.253 ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.649      ;
; -0.241 ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.925      ; 0.848      ;
; -0.240 ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.930      ; 0.854      ;
; -0.198 ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.704      ;
; -0.195 ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.707      ;
; -0.187 ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.715      ;
; -0.184 ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.718      ;
; -0.172 ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.925      ; 0.917      ;
; -0.170 ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.931      ; 0.925      ;
; -0.137 ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.765      ;
; -0.135 ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.767      ;
; -0.132 ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.770      ;
; -0.111 ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 0.790      ;
; -0.109 ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.925      ; 0.980      ;
; -0.088 ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 0.813      ;
; -0.082 ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.930      ; 1.012      ;
; -0.074 ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.828      ;
; -0.069 ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.833      ;
; -0.066 ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.836      ;
; -0.043 ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.931      ; 1.052      ;
; -0.043 ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.925      ; 1.046      ;
; -0.040 ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.925      ; 1.049      ;
; -0.030 ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 0.871      ;
; -0.011 ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.931      ; 1.084      ;
; -0.008 ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.894      ;
; -0.005 ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.897      ;
; -0.003 ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.899      ;
; 0.000  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.902      ;
; 0.024  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[19] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.924      ; 1.112      ;
; 0.025  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.727      ; 0.916      ;
; 0.029  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 0.930      ;
; 0.056  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 0.957      ;
; 0.063  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.965      ;
; 0.066  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 0.968      ;
; 0.067  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 0.968      ;
; 0.070  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 0.971      ;
; 0.092  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.931      ; 1.187      ;
; 0.114  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.728      ; 1.006      ;
; 0.117  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.728      ; 1.009      ;
; 0.129  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.031      ;
; 0.132  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.034      ;
; 0.132  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.034      ;
; 0.135  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.037      ;
; 0.138  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.727      ; 1.029      ;
; 0.143  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.045      ;
; 0.146  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.048      ;
; 0.156  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 1.057      ;
; 0.159  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.931      ; 1.254      ;
; 0.167  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 1.068      ;
; 0.172  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.727      ; 1.063      ;
; 0.180  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.728      ; 1.072      ;
; 0.183  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[21] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.931      ; 1.278      ;
; 0.183  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.728      ; 1.075      ;
; 0.188  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 1.089      ;
; 0.190  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 1.091      ;
; 0.195  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.097      ;
; 0.198  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.100      ;
; 0.198  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.100      ;
; 0.199  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 1.100      ;
; 0.201  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.103      ;
; 0.201  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 1.102      ;
; 0.209  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.111      ;
; 0.211  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.924      ; 1.299      ;
; 0.212  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.114      ;
; 0.228  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.931      ; 1.323      ;
; 0.246  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.728      ; 1.138      ;
; 0.246  ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 1.147      ;
; 0.249  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.728      ; 1.141      ;
; 0.253  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.931      ; 1.348      ;
; 0.256  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.931      ; 1.351      ;
; 0.261  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[52] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.163      ;
; 0.264  ; Shift_Left:sc4|shift_reg[34] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.166      ;
; 0.264  ; Shift_Left:sc4|shift_reg[14] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.930      ; 1.358      ;
; 0.264  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.166      ;
; 0.267  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.169      ;
; 0.270  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.924      ; 1.358      ;
; 0.275  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.177      ;
; 0.277  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.930      ; 1.371      ;
; 0.278  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.727      ; 1.169      ;
; 0.278  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.180      ;
; 0.287  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.925      ; 1.376      ;
; 0.290  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.925      ; 1.379      ;
; 0.295  ; Shift_Left:sc4|shift_reg[14] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.925      ; 1.384      ;
; 0.296  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 1.197      ;
; 0.305  ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 1.206      ;
; 0.306  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.727      ; 1.197      ;
; 0.307  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 1.208      ;
; 0.309  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.930      ; 1.403      ;
; 0.311  ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.924      ; 1.399      ;
; 0.311  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.930      ; 1.405      ;
; 0.312  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.728      ; 1.204      ;
; 0.315  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.728      ; 1.207      ;
; 0.319  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.727      ; 1.210      ;
; 0.319  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.931      ; 1.414      ;
; 0.322  ; Shift_Left:sc3|shift_reg[31] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.931      ; 1.417      ;
; 0.322  ; Shift_Left:sc3|shift_reg[25] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.738      ; 1.224      ;
; 0.324  ; Shift_Left:sc3|shift_reg[26] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.737      ; 1.225      ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.007 ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[1]                                                                                         ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.601      ; 1.897      ;
; 0.049 ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q             ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q                                                                ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.172      ; 1.155      ;
; 0.052 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[1]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.645      ; 1.736      ;
; 0.065 ; Shift_Left:sc4|shift_reg[123]                       ; Shift_Left:sc4|shift_reg[124]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.392      ;
; 0.070 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]                                                      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.558      ; 1.917      ;
; 0.090 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.645      ; 1.774      ;
; 0.096 ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[1]                                                                              ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.662      ; 0.692      ;
; 0.096 ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[0]                                                                              ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.662      ; 0.692      ;
; 0.117 ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[0]                                                                                         ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.601      ; 2.007      ;
; 0.129 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.645      ; 1.813      ;
; 0.141 ; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|AFFD:sc5|qp[0]                                                                                   ; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.650      ; 1.830      ;
; 0.144 ; fsm_wr:sc7|Q1p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.476      ;
; 0.145 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                                                                     ; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.245      ; 1.324      ;
; 0.155 ; fsm_wr:sc7|Q1p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~porta_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.489      ;
; 0.155 ; fsm_wr:sc7|Q1p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.487      ;
; 0.159 ; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|AFFD:sc5|qp[1]                                                                                   ; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.650      ; 1.848      ;
; 0.160 ; fsm_wr:sc7|Q2p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~portb_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.494      ;
; 0.161 ; fsm_wr:sc7|Q2p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~portb_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.495      ;
; 0.164 ; Shift_Left:sc3|shift_reg[41]                        ; Shift_Left:sc3|shift_reg[42]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.498      ;
; 0.164 ; fsm_wr:sc7|Q1p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.496      ;
; 0.165 ; fsm_wr:sc7|Q1p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.497      ;
; 0.166 ; fsm_wr:sc7|Q2p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a31~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.500      ;
; 0.166 ; fsm_wr:sc7|Q2p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~portb_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.500      ;
; 0.169 ; fsm_wr:sc7|Q2p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~portb_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.503      ;
; 0.172 ; Shift_Left:sc3|shift_reg[48]                        ; Shift_Left:sc3|shift_reg[49]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.506      ;
; 0.172 ; fsm_wr:sc7|Q1p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.504      ;
; 0.175 ; Shift_Left:sc3|shift_reg[124]                       ; Shift_Left:sc3|shift_reg[125]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.502      ;
; 0.181 ; uart:sc6|tx_state                                   ; uart:sc6|tx_state                                                                                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; uart:sc6|tx_busy                                    ; uart:sc6|tx_busy                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fsm_wr:sc7|qp[2]                                    ; fsm_wr:sc7|qp[2]                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; fsm_wr:sc7|Q2p_reg[3]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a5~portb_address_reg0   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.516      ;
; 0.183 ; fsm_wr:sc7|Q2p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a31~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.519      ;
; 0.186 ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.190 ; uart:sc6|tx_buffer[0]                               ; uart:sc6|tx                                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|AFFD:sc5|qp[0]                                                                                   ; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.650      ; 1.879      ;
; 0.195 ; Shift_Left:sc3|shift_reg[42]                        ; Shift_Left:sc3|shift_reg[43]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.329      ;
; 0.198 ; Shift_Left:sc3|shift_reg[93]                        ; Shift_Left:sc3|shift_reg[94]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; Shift_Left:sc3|shift_reg[71]                        ; Shift_Left:sc3|shift_reg[72]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; Shift_Left:sc3|shift_reg[19]                        ; Shift_Left:sc3|shift_reg[20]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Shift_Left:sc4|shift_reg[18]                        ; Shift_Left:sc4|shift_reg[19]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Shift_Left:sc4|shift_reg[17]                        ; Shift_Left:sc4|shift_reg[18]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Shift_Left:sc4|shift_reg[16]                        ; Shift_Left:sc4|shift_reg[17]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[122]                       ; Shift_Left:sc4|shift_reg[123]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[120]                       ; Shift_Left:sc3|shift_reg[121]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[115]                       ; Shift_Left:sc3|shift_reg[116]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[103]                       ; Shift_Left:sc4|shift_reg[104]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[102]                       ; Shift_Left:sc4|shift_reg[103]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[95]                        ; Shift_Left:sc4|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[91]                        ; Shift_Left:sc4|shift_reg[92]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[88]                        ; Shift_Left:sc3|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[87]                        ; Shift_Left:sc4|shift_reg[88]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[84]                        ; Shift_Left:sc3|shift_reg[85]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[81]                        ; Shift_Left:sc3|shift_reg[82]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[64]                        ; Shift_Left:sc4|shift_reg[65]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[60]                        ; Shift_Left:sc3|shift_reg[61]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[58]                        ; Shift_Left:sc3|shift_reg[59]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[54]                        ; Shift_Left:sc4|shift_reg[55]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[49]                        ; Shift_Left:sc4|shift_reg[50]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[38]                        ; Shift_Left:sc3|shift_reg[39]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[30]                        ; Shift_Left:sc3|shift_reg[31]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[21]                        ; Shift_Left:sc3|shift_reg[22]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; Shift_Left:sc3|shift_reg[5]                         ; Shift_Left:sc3|shift_reg[6]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[4]                         ; Shift_Left:sc3|shift_reg[5]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[0]                         ; Shift_Left:sc4|shift_reg[1]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; Shift_Left:sc3|shift_reg[119]                       ; Shift_Left:sc3|shift_reg[120]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[118]                       ; Shift_Left:sc3|shift_reg[119]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[115]                       ; Shift_Left:sc4|shift_reg[116]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Shift_Left:sc4|shift_reg[114]                       ; Shift_Left:sc4|shift_reg[115]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Shift_Left:sc3|shift_reg[113]                       ; Shift_Left:sc3|shift_reg[114]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Shift_Left:sc4|shift_reg[109]                       ; Shift_Left:sc4|shift_reg[110]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[108]                       ; Shift_Left:sc4|shift_reg[109]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[106]                       ; Shift_Left:sc3|shift_reg[107]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Shift_Left:sc3|shift_reg[105]                       ; Shift_Left:sc3|shift_reg[106]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Shift_Left:sc4|shift_reg[104]                       ; Shift_Left:sc4|shift_reg[105]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[100]                       ; Shift_Left:sc3|shift_reg[101]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Shift_Left:sc4|shift_reg[94]                        ; Shift_Left:sc4|shift_reg[95]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[91]                        ; Shift_Left:sc3|shift_reg[92]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[89]                        ; Shift_Left:sc3|shift_reg[90]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[88]                        ; Shift_Left:sc4|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[87]                        ; Shift_Left:sc3|shift_reg[88]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[83]                        ; Shift_Left:sc3|shift_reg[84]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[82]                        ; Shift_Left:sc4|shift_reg[83]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[77]                        ; Shift_Left:sc3|shift_reg[78]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[70]                        ; Shift_Left:sc4|shift_reg[71]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Shift_Left:sc3|shift_reg[68]                        ; Shift_Left:sc3|shift_reg[69]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[65]                        ; Shift_Left:sc3|shift_reg[66]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[42]                        ; Shift_Left:sc4|shift_reg[43]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Shift_Left:sc3|shift_reg[3]                         ; Shift_Left:sc3|shift_reg[4]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; Shift_Left:sc4|shift_reg[119]                       ; Shift_Left:sc4|shift_reg[120]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Shift_Left:sc3|shift_reg[117]                       ; Shift_Left:sc3|shift_reg[118]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; Shift_Left:sc4|shift_reg[113]                       ; Shift_Left:sc4|shift_reg[114]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Shift_Left:sc4|shift_reg[107]                       ; Shift_Left:sc4|shift_reg[108]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; Shift_Left:sc3|shift_reg[102]                       ; Shift_Left:sc3|shift_reg[103]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Shift_Left:sc3|shift_reg[101]                       ; Shift_Left:sc3|shift_reg[102]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Shift_Left:sc4|shift_reg[86]                        ; Shift_Left:sc4|shift_reg[87]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; Shift_Left:sc3|shift_reg[82]                        ; Shift_Left:sc3|shift_reg[83]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; Shift_Left:sc4|shift_reg[75]                        ; Shift_Left:sc4|shift_reg[76]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Shift_Left:sc4|shift_reg[74]                        ; Shift_Left:sc4|shift_reg[75]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Shift_Left:sc4|shift_reg[71]                        ; Shift_Left:sc4|shift_reg[72]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Shift_Left:sc3|shift_reg[57]                        ; Shift_Left:sc3|shift_reg[58]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                                               ;
+-------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                     ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 0.090 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 0.967      ;
; 0.093 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 0.970      ;
; 0.093 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.163      ;
; 0.096 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.166      ;
; 0.122 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.715      ; 1.001      ;
; 0.156 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.033      ;
; 0.159 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.036      ;
; 0.159 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.229      ;
; 0.162 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.232      ;
; 0.222 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.099      ;
; 0.225 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.102      ;
; 0.225 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.295      ;
; 0.228 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.298      ;
; 0.236 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.308      ;
; 0.288 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.165      ;
; 0.291 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.168      ;
; 0.291 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.361      ;
; 0.294 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.364      ;
; 0.329 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.715      ; 1.208      ;
; 0.342 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.715      ; 1.221      ;
; 0.345 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.417      ;
; 0.357 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.234      ;
; 0.360 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.430      ;
; 0.417 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.715      ; 1.296      ;
; 0.420 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.297      ;
; 0.420 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.492      ;
; 0.423 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.300      ;
; 0.423 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.493      ;
; 0.426 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.496      ;
; 0.486 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.363      ;
; 0.489 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.366      ;
; 0.489 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.559      ;
; 0.492 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.562      ;
; 0.510 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.703      ; 1.377      ;
; 0.538 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.790      ; 2.422      ;
; 0.541 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.790      ; 2.425      ;
; 0.552 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.429      ;
; 0.555 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.432      ;
; 0.555 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.625      ;
; 0.558 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.628      ;
; 0.579 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.703      ; 1.446      ;
; 0.604 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.790      ; 2.488      ;
; 0.607 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.790      ; 2.491      ;
; 0.609 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.705      ; 1.478      ;
; 0.618 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.495      ;
; 0.621 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.498      ;
; 0.621 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.691      ;
; 0.624 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.694      ;
; 0.670 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.790      ; 2.554      ;
; 0.673 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.790      ; 2.557      ;
; 0.681 ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.909      ; 1.754      ;
; 0.684 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.561      ;
; 0.687 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.564      ;
; 0.687 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.757      ;
; 0.689 ; Shift_Left:sc4|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.913      ; 1.766      ;
; 0.690 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.760      ;
; 0.710 ; Shift_Left:sc3|shift_reg[1]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.914      ; 1.788      ;
; 0.714 ; Shift_Left:sc3|shift_reg[22]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.786      ;
; 0.715 ; Shift_Left:sc3|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.787      ;
; 0.720 ; Shift_Left:sc3|shift_reg[13]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.909      ; 1.793      ;
; 0.721 ; Shift_Left:sc4|shift_reg[19]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.793      ;
; 0.724 ; Shift_Left:sc4|shift_reg[19]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.796      ;
; 0.731 ; Shift_Left:sc3|shift_reg[48]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.801      ;
; 0.736 ; Shift_Left:sc4|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.808      ;
; 0.736 ; Shift_Left:sc3|shift_reg[20]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.808      ;
; 0.736 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.790      ; 2.620      ;
; 0.738 ; Shift_Left:sc4|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.909      ; 1.811      ;
; 0.739 ; Shift_Left:sc4|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.811      ;
; 0.739 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.790      ; 2.623      ;
; 0.741 ; Shift_Left:sc4|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.909      ; 1.814      ;
; 0.741 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[2]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.813      ;
; 0.742 ; Shift_Left:sc4|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.814      ;
; 0.745 ; Shift_Left:sc3|shift_reg[54]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.815      ;
; 0.746 ; Shift_Left:sc4|shift_reg[17]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.818      ;
; 0.750 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.627      ;
; 0.752 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[3]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.824      ;
; 0.753 ; Shift_Left:sc3|shift_reg[36]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.630      ;
; 0.753 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.823      ;
; 0.756 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[4]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.828      ;
; 0.756 ; Shift_Left:sc4|shift_reg[37]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.826      ;
; 0.759 ; Shift_Left:sc4|shift_reg[6]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.913      ; 1.836      ;
; 0.760 ; Shift_Left:sc3|shift_reg[98]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[98] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.917      ; 1.841      ;
; 0.760 ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.832      ;
; 0.760 ; Shift_Left:sc3|shift_reg[53]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.830      ;
; 0.762 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[5]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.834      ;
; 0.762 ; Shift_Left:sc3|shift_reg[19]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.834      ;
; 0.762 ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.909      ; 1.835      ;
; 0.765 ; Shift_Left:sc3|shift_reg[19]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.837      ;
; 0.767 ; Shift_Left:sc4|shift_reg[5]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.914      ; 1.845      ;
; 0.768 ; Shift_Left:sc4|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.914      ; 1.846      ;
; 0.768 ; Shift_Left:sc3|shift_reg[17]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.840      ;
; 0.769 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.705      ; 1.638      ;
; 0.771 ; Shift_Left:sc4|shift_reg[42]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.841      ;
; 0.771 ; Shift_Left:sc3|shift_reg[21]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.908      ; 1.843      ;
; 0.774 ; Shift_Left:sc3|shift_reg[40]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.906      ; 1.844      ;
; 0.774 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.703      ; 1.641      ;
; 0.776 ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.909      ; 1.849      ;
; 0.777 ; Shift_Left:sc4|shift_reg[64]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[64] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.912      ; 1.853      ;
; 0.777 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.703      ; 1.644      ;
; 0.778 ; Shift_Left:sc4|shift_reg[12]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.914      ; 1.856      ;
+-------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -2.158 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.172     ; 1.143      ;
; -2.102 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.172     ; 1.087      ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -2.115 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -1.245     ; 1.027      ;
; -2.023 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -1.245     ; 0.935      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -2.030 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -1.259     ; 0.928      ;
; -1.952 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -1.259     ; 0.850      ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.948 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.173     ; 0.932      ;
; -1.855 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.173     ; 0.839      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.519 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.662     ; 1.014      ;
; -1.423 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.662     ; 0.918      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Trigger'                                                                                                                                   ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.933 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.180      ; 1.260      ;
; -0.861 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.180      ; 1.188      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Hit'                                                                                                                             ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.645 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.500        ; 1.905      ; 3.132      ;
; -0.285 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.500        ; 1.905      ; 2.782      ;
; -0.005 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 1.000        ; 0.869      ; 1.861      ;
; 0.232  ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 1.000        ; 1.905      ; 2.755      ;
; 0.318  ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 1.000        ; 1.905      ; 2.679      ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.345 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.242      ; 2.129      ;
; -0.345 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.242      ; 2.129      ;
; -0.345 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.242      ; 2.129      ;
; -0.345 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.242      ; 2.129      ;
; -0.345 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.242      ; 2.129      ;
; -0.345 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.242      ; 2.129      ;
; -0.345 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.242      ; 2.129      ;
; -0.253 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.242      ; 2.037      ;
; -0.253 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.242      ; 2.037      ;
; -0.253 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.242      ; 2.037      ;
; -0.253 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.242      ; 2.037      ;
; -0.253 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.242      ; 2.037      ;
; -0.253 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.242      ; 2.037      ;
; -0.253 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.242      ; 2.037      ;
; 1.173  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 1.260      ;
; 1.173  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 1.260      ;
; 1.245  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 1.188      ;
; 1.245  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 1.188      ;
; 1.505  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 0.928      ;
; 1.505  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 0.928      ;
; 1.583  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 0.850      ;
; 1.583  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 0.850      ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.104 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.558      ; 1.951      ;
; 0.104 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.558      ; 1.951      ;
; 0.104 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.558      ; 1.951      ;
; 0.104 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.558      ; 1.951      ;
; 0.104 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.558      ; 1.951      ;
; 0.104 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.558      ; 1.951      ;
; 0.104 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.558      ; 1.951      ;
; 0.658 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.786      ;
; 0.658 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.786      ;
; 0.701 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.829      ;
; 0.701 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.829      ;
; 0.990 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.118      ;
; 0.990 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.118      ;
; 0.993 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.121      ;
; 0.993 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.121      ;
; 5.196 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.558      ; 2.043      ;
; 5.196 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.558      ; 2.043      ;
; 5.196 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.558      ; 2.043      ;
; 5.196 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.558      ; 2.043      ;
; 5.196 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.558      ; 2.043      ;
; 5.196 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.558      ; 2.043      ;
; 5.196 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.558      ; 2.043      ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Hit'                                                                                                                             ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.377 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.000        ; 1.980      ; 2.566      ;
; 0.446 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.000        ; 1.980      ; 2.645      ;
; 0.525 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 0.000        ; 0.996      ; 1.625      ;
; 0.980 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; -0.500       ; 1.980      ; 2.669      ;
; 1.301 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; -0.500       ; 1.980      ; 3.000      ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Trigger'                                                                                                                                   ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.625 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.569      ; 1.118      ;
; 0.628 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.569      ; 1.121      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.254 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.291     ; 0.867      ;
; 1.281 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.291     ; 0.894      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.705 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -0.823     ; 0.786      ;
; 1.745 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -0.823     ; 0.826      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.795 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -0.913     ; 0.786      ;
; 1.838 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -0.913     ; 0.829      ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 1.876 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -0.898     ; 0.882      ;
; 1.904 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -0.898     ; 0.910      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 1.927 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -0.822     ; 1.009      ;
; 1.938 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -0.822     ; 1.020      ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 2.060 ns




+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; -17.090   ; -0.412 ; -4.231   ; 0.104   ; -1.481              ;
;  CLK0                                                ; N/A       ; N/A    ; N/A      ; N/A     ; 9.577               ;
;  Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; N/A       ; N/A    ; -2.945   ; 1.254   ; -1.285              ;
;  Global_P:sc1|FFD:sc1|Q                              ; N/A       ; N/A    ; -4.231   ; 1.927   ; -1.285              ;
;  Global_P:sc1|FFD:sc5|Q                              ; -12.113   ; -0.412 ; N/A      ; N/A     ; -1.285              ;
;  Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; N/A       ; N/A    ; -3.854   ; 1.705   ; -1.285              ;
;  Hit                                                 ; N/A       ; N/A    ; -1.498   ; 0.377   ; -1.481              ;
;  TDC:sc0|FFD:sc4|Q                                   ; -12.061   ; 0.090  ; N/A      ; N/A     ; -1.285              ;
;  TDC:sc0|FFD:sc6|Q                                   ; N/A       ; N/A    ; -4.195   ; 1.876   ; -1.285              ;
;  TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; N/A       ; N/A    ; -4.043   ; 1.795   ; -1.285              ;
;  Trigger                                             ; N/A       ; N/A    ; -2.046   ; 0.625   ; -1.481              ;
;  sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -17.090   ; 0.007  ; -0.978   ; 0.104   ; -1.193              ;
; Design-wide TNS                                      ; -6578.146 ; -2.32  ; -29.866  ; 0.0     ; -1417.555           ;
;  CLK0                                                ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; N/A       ; N/A    ; -2.945   ; 0.000   ; -1.285              ;
;  Global_P:sc1|FFD:sc1|Q                              ; N/A       ; N/A    ; -4.231   ; 0.000   ; -1.285              ;
;  Global_P:sc1|FFD:sc5|Q                              ; -1028.719 ; -2.320 ; N/A      ; N/A     ; -164.480            ;
;  Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; N/A       ; N/A    ; -3.854   ; 0.000   ; -1.285              ;
;  Hit                                                 ; N/A       ; N/A    ; -1.498   ; 0.000   ; -2.766              ;
;  TDC:sc0|FFD:sc4|Q                                   ; -1039.087 ; 0.000  ; N/A      ; N/A     ; -172.190            ;
;  TDC:sc0|FFD:sc6|Q                                   ; N/A       ; N/A    ; -4.195   ; 0.000   ; -1.285              ;
;  TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; N/A       ; N/A    ; -4.043   ; 0.000   ; -1.285              ;
;  Trigger                                             ; N/A       ; N/A    ; -2.046   ; 0.000   ; -2.766              ;
;  sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -4510.340 ; 0.000  ; -7.054   ; 0.000   ; -1068.928           ;
+------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FCout1        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FCout2        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; One                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Zero                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; init                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Hit                     ; LVDS         ; 2000 ps         ; 2000 ps         ;
; CLK0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger(n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Hit(n)                  ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FCout1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FCout2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FCout1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FCout2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FCout1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FCout2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q                              ; 128      ; 128      ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q                              ; 16512    ; 0        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 2        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 2        ; 1        ; 0        ;
; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 965232   ; 0        ; 2        ; 2        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 9708     ; 4        ; 0        ; 14       ;
; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 999760   ; 0        ; 2        ; 2        ;
; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 1        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q                                   ; 16518    ; 0        ; 0        ; 0        ;
; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q                                   ; 128      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q                              ; 128      ; 128      ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q                              ; 16512    ; 0        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 2        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 2        ; 1        ; 0        ;
; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 965232   ; 0        ; 2        ; 2        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 9708     ; 4        ; 0        ; 14       ;
; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 999760   ; 0        ; 2        ; 2        ;
; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 1        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q                                   ; 16518    ; 0        ; 0        ; 0        ;
; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q                                   ; 128      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                    ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q                              ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 0        ; 2        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit                                                 ; 1        ; 0        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; TDC:sc0|FFD:sc4|Q                                   ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 7        ; 7        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 8        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q                                   ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger                                             ; 0        ; 2        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                     ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q                              ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 0        ; 2        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit                                                 ; 1        ; 0        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; TDC:sc0|FFD:sc4|Q                                   ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 7        ; 7        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 8        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q                                   ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger                                             ; 0        ; 2        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 752   ; 752  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 515   ; 515  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; Target                                              ; Clock                                               ; Type      ; Status      ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; CLK0                                                ; CLK0                                                ; Base      ; Constrained ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Base      ; Constrained ;
; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc1|Q                              ; Base      ; Constrained ;
; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|FFD:sc5|Q                              ; Base      ; Constrained ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; Base      ; Constrained ;
; Hit                                                 ; Hit                                                 ; Base      ; Constrained ;
; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|FFD:sc4|Q                                   ; Base      ; Constrained ;
; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc6|Q                                   ; Base      ; Constrained ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; Base      ; Constrained ;
; Trigger                                             ; Trigger                                             ; Base      ; Constrained ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; One        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Zero       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; init       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FCout1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FCout2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; One        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Zero       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; init       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FCout1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FCout2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sun Mar 31 02:15:07 2024
Info: Command: quartus_sta Timestamp -c Timestamp
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Timestamp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK0 CLK0
    Info (332110): create_generated_clock -source {sc2|sc0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {sc2|sc0|altpll_component|auto_generated|pll1|clk[0]} {sc2|sc0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Trigger Trigger
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]
    Info (332105): create_clock -period 1.000 -name TDC:sc0|FFD:sc6|Q TDC:sc0|FFD:sc6|Q
    Info (332105): create_clock -period 1.000 -name TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q
    Info (332105): create_clock -period 1.000 -name Hit Hit
    Info (332105): create_clock -period 1.000 -name TDC:sc0|FFD:sc4|Q TDC:sc0|FFD:sc4|Q
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|FFD:sc5|Q Global_P:sc1|FFD:sc5|Q
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|FFD:sc1|Q Global_P:sc1|FFD:sc1|Q
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -17.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.090           -4510.340 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -12.113           -1028.719 Global_P:sc1|FFD:sc5|Q 
    Info (332119):   -12.061           -1039.087 TDC:sc0|FFD:sc4|Q 
Info (332146): Worst-case hold slack is -0.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.388              -0.614 Global_P:sc1|FFD:sc5|Q 
    Info (332119):     0.178               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.602               0.000 TDC:sc0|FFD:sc4|Q 
Info (332146): Worst-case recovery slack is -4.231
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.231              -4.231 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -4.195              -4.195 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -4.043              -4.043 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -3.854              -3.854 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -2.945              -2.945 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -2.046              -2.046 Trigger 
    Info (332119):    -1.498              -1.498 Hit 
    Info (332119):    -0.978              -7.054 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.369
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.369               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.067               0.000 Hit 
    Info (332119):     1.234               0.000 Trigger 
    Info (332119):     2.109               0.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):     3.066               0.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):     3.274               0.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     3.418               0.000 TDC:sc0|FFD:sc6|Q 
    Info (332119):     3.534               0.000 Global_P:sc1|FFD:sc1|Q 
Info (332146): Worst-case minimum pulse width slack is -1.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.481              -2.766 Hit 
    Info (332119):    -1.481              -2.766 Trigger 
    Info (332119):    -1.285            -172.190 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.285            -164.480 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.285              -1.285 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -1.193           -1068.928 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.894               0.000 CLK0 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.616 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -15.502
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.502           -3945.589 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -10.735            -919.698 Global_P:sc1|FFD:sc5|Q 
    Info (332119):   -10.677            -924.822 TDC:sc0|FFD:sc4|Q 
Info (332146): Worst-case hold slack is -0.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.251              -0.307 Global_P:sc1|FFD:sc5|Q 
    Info (332119):     0.170               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.587               0.000 TDC:sc0|FFD:sc4|Q 
Info (332146): Worst-case recovery slack is -3.871
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.871              -3.871 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -3.803              -3.803 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -3.676              -3.676 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -3.489              -3.489 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -2.626              -2.626 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.834              -1.834 Trigger 
    Info (332119):    -1.151              -1.151 Hit 
    Info (332119):    -0.790              -5.530 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.278               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.928               0.000 Hit 
    Info (332119):     1.068               0.000 Trigger 
    Info (332119):     1.912               0.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):     2.818               0.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):     3.025               0.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     3.144               0.000 TDC:sc0|FFD:sc6|Q 
    Info (332119):     3.243               0.000 Global_P:sc1|FFD:sc1|Q 
Info (332146): Worst-case minimum pulse width slack is -1.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.481              -2.766 Hit 
    Info (332119):    -1.481              -2.766 Trigger 
    Info (332119):    -1.285            -172.190 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.285            -164.480 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.285              -1.285 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -1.149           -1029.504 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.890               0.000 CLK0 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.703 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.268           -1589.482 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.055            -506.568 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -6.016            -509.295 TDC:sc0|FFD:sc4|Q 
Info (332146): Worst-case hold slack is -0.412
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.412              -2.320 Global_P:sc1|FFD:sc5|Q 
    Info (332119):     0.007               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.090               0.000 TDC:sc0|FFD:sc4|Q 
Info (332146): Worst-case recovery slack is -2.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.158              -2.158 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -2.115              -2.115 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -2.030              -2.030 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -1.948              -1.948 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.519              -1.519 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -0.933              -0.933 Trigger 
    Info (332119):    -0.645              -0.645 Hit 
    Info (332119):    -0.345              -2.415 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.104
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.104               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.377               0.000 Hit 
    Info (332119):     0.625               0.000 Trigger 
    Info (332119):     1.254               0.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):     1.705               0.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):     1.795               0.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     1.876               0.000 TDC:sc0|FFD:sc6|Q 
    Info (332119):     1.927               0.000 Global_P:sc1|FFD:sc1|Q 
Info (332146): Worst-case minimum pulse width slack is -1.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.283              -2.283 Hit 
    Info (332119):    -1.283              -2.283 Trigger 
    Info (332119):    -1.000            -134.000 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.000            -128.000 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -1.000              -1.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.000              -1.000 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.000              -1.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.000              -1.000 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -1.000              -1.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     0.500               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.577               0.000 CLK0 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 2.060 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Sun Mar 31 02:15:38 2024
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:27


