AArch64 WW+FW+FR+dmb.sy+ctrlisb+po
"DMB.SYdWW Iffe DpCtrlIsbdW Iffe PodRR Fre"
Cycle=Fre DMB.SYdWW Iffe DpCtrlIsbdW Iffe PodRR
Relax=Iffe
Safe=Fre PodRR DMB.SYdWW DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Iff Fr
Orig=DMB.SYdWW Iffe DpCtrlIsbdW Iffe PodRR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself02;
1:X1=0x14000001; 1:X2=P2:Lself03;
2:X2=x;
}
 P0          | P1           | P2          ;
 STR W0,[X1] | Lself02:     | Lself03:    ;
 DMB SY      | B L00        | B L03       ;
 STR W2,[X3] | MOV W0,#2    | MOV W0,#2   ;
             | B L01        | B L04       ;
             | L00:         | L03:        ;
             | MOV W0,#1    | MOV W0,#1   ;
             | L01:         | L04:        ;
             | CBNZ W0,LC02 | LDR W1,[X2] ;
             | LC02:        |             ;
             | ISB          |             ;
             | STR W1,[X2]  |             ;
exists
(1:X0=0x2 /\ 2:X0=0x2 /\ 2:X1=0x0)
