<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: File Index</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li id="current"><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>Silicon Labs EFM32 CMSIS File List</h1>Here is a list of all documented files with brief descriptions:<table>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g200f16_8h.html">efm32g200f16.h</a> <a href="efm32g200f16_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32G200F16 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g200f64_8h.html">efm32g200f64.h</a> <a href="efm32g200f64_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32G200F64 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g210f128_8h.html">efm32g210f128.h</a> <a href="efm32g210f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32G210F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g222f128_8h.html">efm32g222f128.h</a> <a href="efm32g222f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32G222F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g230f128_8h.html">efm32g230f128.h</a> <a href="efm32g230f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32G230F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g232f128_8h.html">efm32g232f128.h</a> <a href="efm32g232f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32G232F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g280f128_8h.html">efm32g280f128.h</a> <a href="efm32g280f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32G280F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g290f128_8h.html">efm32g290f128.h</a> <a href="efm32g290f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32G290F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g800f128_8h.html">efm32g800f128.h</a> <a href="efm32g800f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32G800F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g840f128_8h.html">efm32g840f128.h</a> <a href="efm32g840f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32G840F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g842f128_8h.html">efm32g842f128.h</a> <a href="efm32g842f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32G842F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g880f128_8h.html">efm32g880f128.h</a> <a href="efm32g880f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32G880F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g890f128_8h.html">efm32g890f128.h</a> <a href="efm32g890f128_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 Peripheral Access Layer Header File for EFM EFM32G890F128 </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__acmp_8h.html">efm32g_acmp.h</a> <a href="efm32g__acmp_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_ACMP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__adc_8h.html">efm32g_adc.h</a> <a href="efm32g__adc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_ADC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__aes_8h.html">efm32g_aes.h</a> <a href="efm32g__aes_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_AES register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__af__pins_8h.html">efm32g_af_pins.h</a> <a href="efm32g__af__pins_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_AF_PINS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__af__ports_8h.html">efm32g_af_ports.h</a> <a href="efm32g__af__ports_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_AF_PORTS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__calibrate_8h.html">efm32g_calibrate.h</a> <a href="efm32g__calibrate_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_CALIBRATE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__cmu_8h.html">efm32g_cmu.h</a> <a href="efm32g__cmu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_CMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__dac_8h.html">efm32g_dac.h</a> <a href="efm32g__dac_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_DAC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__devinfo_8h.html">efm32g_devinfo.h</a> <a href="efm32g__devinfo_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_DEVINFO register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__dma_8h.html">efm32g_dma.h</a> <a href="efm32g__dma_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_DMA register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__dma__ch_8h.html">efm32g_dma_ch.h</a> <a href="efm32g__dma__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_DMA_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__dma__descriptor_8h.html">efm32g_dma_descriptor.h</a> <a href="efm32g__dma__descriptor_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_DMA_DESCRIPTOR register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__dmactrl_8h.html">efm32g_dmactrl.h</a> <a href="efm32g__dmactrl_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_DMACTRL register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__dmareq_8h.html">efm32g_dmareq.h</a> <a href="efm32g__dmareq_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_DMAREQ register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__ebi_8h.html">efm32g_ebi.h</a> <a href="efm32g__ebi_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_EBI register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__emu_8h.html">efm32g_emu.h</a> <a href="efm32g__emu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_EMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__gpio_8h.html">efm32g_gpio.h</a> <a href="efm32g__gpio_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_GPIO register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__gpio__p_8h.html">efm32g_gpio_p.h</a> <a href="efm32g__gpio__p_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_GPIO_P register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__i2c_8h.html">efm32g_i2c.h</a> <a href="efm32g__i2c_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_I2C register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__lcd_8h.html">efm32g_lcd.h</a> <a href="efm32g__lcd_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_LCD register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__letimer_8h.html">efm32g_letimer.h</a> <a href="efm32g__letimer_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_LETIMER register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__leuart_8h.html">efm32g_leuart.h</a> <a href="efm32g__leuart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_LEUART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__msc_8h.html">efm32g_msc.h</a> <a href="efm32g__msc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_MSC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__pcnt_8h.html">efm32g_pcnt.h</a> <a href="efm32g__pcnt_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_PCNT register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__prs_8h.html">efm32g_prs.h</a> <a href="efm32g__prs_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_PRS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__prs__ch_8h.html">efm32g_prs_ch.h</a> <a href="efm32g__prs__ch_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_PRS_CH register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__prs__signals_8h.html">efm32g_prs_signals.h</a> <a href="efm32g__prs__signals_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_PRS_SIGNALS register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__rmu_8h.html">efm32g_rmu.h</a> <a href="efm32g__rmu_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_RMU register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__romtable_8h.html">efm32g_romtable.h</a> <a href="efm32g__romtable_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_ROMTABLE register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__rtc_8h.html">efm32g_rtc.h</a> <a href="efm32g__rtc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_RTC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__timer_8h.html">efm32g_timer.h</a> <a href="efm32g__timer_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_TIMER register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__timer__cc_8h.html">efm32g_timer_cc.h</a> <a href="efm32g__timer__cc_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_TIMER_CC register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__uart_8h.html">efm32g_uart.h</a> <a href="efm32g__uart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_UART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__usart_8h.html">efm32g_usart.h</a> <a href="efm32g__usart_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_USART register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__vcmp_8h.html">efm32g_vcmp.h</a> <a href="efm32g__vcmp_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_VCMP register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="efm32g__wdog_8h.html">efm32g_wdog.h</a> <a href="efm32g__wdog_8h-source.html">[code]</a></td><td class="indexvalue">EFM32G_WDOG register and bit field definitions </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="em__device_8h.html">em_device.h</a> <a href="em__device_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M Peripheral Access Layer for Silicon Laboratories microcontroller devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Include/<a class="el" href="system__efm32g_8h.html">system_efm32g.h</a> <a href="system__efm32g_8h-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 System Layer for EFM32G devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Source/<a class="el" href="system__efm32g_8c.html">system_efm32g.c</a> <a href="system__efm32g_8c-source.html">[code]</a></td><td class="indexvalue">CMSIS Cortex-M3 System Layer for EFM32G devices </td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Source/GCC/<b>startup_efm32g.c</b> <a href="GCC_2startup__efm32g_8c-source.html">[code]</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey">release/EM_CMSIS_P1_4.1.0/Device/SiliconLabs/EFM32G/Source/IAR/<b>startup_efm32g.c</b> <a href="IAR_2startup__efm32g_8c-source.html">[code]</a></td><td class="indexvalue"></td></tr>
</table>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:05:04 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
