; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py

; RUN: opt -vplan-print-terminator-inst=false -S -vplan-func-vec -print-after-vplan-func-vec-predicator < %s -disable-output | FileCheck %s
; RUN: opt -vplan-print-terminator-inst=false -S -passes="vplan-func-vec" -print-after-vplan-func-vec-predicator < %s -disable-output | FileCheck %s

target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@A = common global [1024 x [1024 x i64]] zeroinitializer, align 16

define void @test_2_level_loop_nest(i64 %vf) local_unnamed_addr {
; CHECK-LABEL:  VPlan IR for: test_2_level_loop_nest
; CHECK-NEXT:    [[BB0:BB[0-9]+]]:
; CHECK-NEXT:     [DA: Div] i64 [[VP_LANE:%.*]] = induction-init{add} i64 0 i64 1
; CHECK-NEXT:    SUCCESSORS(1):[[BB1:BB[0-9]+]]
; CHECK-NEXT:    no PREDECESSORS
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB1]]:
; CHECK-NEXT:     [DA: Div] i64 [[VP_OUTER_INDUCTION_PHI:%.*]] = phi  [ i64 [[VP_LANE]], [[BB0]] ],  [ i64 [[VP_OUTER_INDUCTION:%.*]], [[BB2:BB[0-9]+]] ]
; CHECK-NEXT:     [DA: Div] i1 [[VP_LOOP_MASK:%.*]] = phi  [ i1 true, [[BB0]] ],  [ i1 [[VP_LOOP_MASK_NEXT:%.*]], [[BB2]] ]
; CHECK-NEXT:    SUCCESSORS(1):[[BB3:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(2): [[BB0]] [[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB3]]:
; CHECK-NEXT:     [DA: Div] i1 [[VP0:%.*]] = block-predicate i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:     [DA: Div] i64* [[VP_GEP:%.*]] = getelementptr inbounds [1024 x [1024 x i64]]* @A i64 0 i64 [[VP_OUTER_INDUCTION_PHI]] i64 0
; CHECK-NEXT:     [DA: Div] i1 [[VP_OUTER_LOOP_VARYING:%.*]] = icmp eq i64* [[VP_GEP]] i64* null
; CHECK-NEXT:    SUCCESSORS(1):[[BB4:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB1]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB4]]:
; CHECK-NEXT:     [DA: Div] i1 [[VP_BB8_BR_VP_OUTER_LOOP_VARYING:%.*]] = and i1 [[VP_LOOP_MASK]] i1 [[VP_OUTER_LOOP_VARYING]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB5:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB3]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB5]]:
; CHECK-NEXT:     [DA: Div] i1 [[VP1:%.*]] = block-predicate i1 [[VP_BB8_BR_VP_OUTER_LOOP_VARYING]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB6:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB4]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB6]]:
; CHECK-NEXT:     [DA: Uni] i64 [[VP_INNER_INDUCTION_PHI:%.*]] = phi  [ i64 0, [[BB5]] ],  [ i64 [[VP_INNER_INDUCTION:%.*]], [[BB6]] ]
; CHECK-NEXT:     [DA: Div] i1 [[VP2:%.*]] = block-predicate i1 [[VP_BB8_BR_VP_OUTER_LOOP_VARYING]]
; CHECK-NEXT:     [DA: Uni] i64 [[VP_INNER_INDUCTION]] = add i64 [[VP_INNER_INDUCTION_PHI]] i64 1
; CHECK-NEXT:     [DA: Uni] i1 [[VP_EXITCOND:%.*]] = icmp eq i64 [[VP_INNER_INDUCTION]] i64 1024
; CHECK-NEXT:     [DA: Uni] i1 [[VP3:%.*]] = all-zero-check i1 [[VP_BB8_BR_VP_OUTER_LOOP_VARYING]]
; CHECK-NEXT:     [DA: Uni] i1 [[VP4:%.*]] = or i1 [[VP3]] i1 [[VP_EXITCOND]]
; CHECK-NEXT:    SUCCESSORS(2):[[BB7:BB[0-9]+]](i1 [[VP4]]), [[BB6]](!i1 [[VP4]])
; CHECK-NEXT:    PREDECESSORS(2): [[BB5]] [[BB6]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB7]]:
; CHECK-NEXT:     [DA: Div] i1 [[VP5:%.*]] = block-predicate i1 [[VP_BB8_BR_VP_OUTER_LOOP_VARYING]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB8:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB6]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB8]]:
; CHECK-NEXT:     [DA: Div] i1 [[VP6:%.*]] = block-predicate i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:     [DA: Div] i64 [[VP_OUTER_INDUCTION]] = add i64 [[VP_OUTER_INDUCTION_PHI]] i64 [[VF0:%.*]]
; CHECK-NEXT:     [DA: Div] i1 [[VP_EXITCOND26:%.*]] = icmp eq i64 [[VP_OUTER_INDUCTION]] i64 1024
; CHECK-NEXT:    SUCCESSORS(1):[[BB2]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB7]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB2]]:
; CHECK-NEXT:     [DA: Div] i1 [[VP_EXITCOND26_NOT:%.*]] = not i1 [[VP_EXITCOND26]]
; CHECK-NEXT:     [DA: Div] i1 [[VP_LOOP_MASK_NEXT]] = and i1 [[VP_EXITCOND26_NOT]] i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:     [DA: Uni] i1 [[VP7:%.*]] = all-zero-check i1 [[VP_LOOP_MASK_NEXT]]
; CHECK-NEXT:    SUCCESSORS(2):[[BB9:BB[0-9]+]](i1 [[VP7]]), [[BB1]](!i1 [[VP7]])
; CHECK-NEXT:    PREDECESSORS(1): [[BB8]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB9]]:
; CHECK-NEXT:     [DA: Div] ret
; CHECK-NEXT:    no SUCCESSORS
; CHECK-NEXT:    PREDECESSORS(1): [[BB2]]
;
entry:
;        entry
;          |
; +------>outer.loop
; |        |       |
; |     inner.ph   |
; |        |       |
; |    inner.loop  |
; |        |       |
; |    inner.exit  |
; |        |       |
; +--outer.loop.latch
;          |
;         exit
  %lane = call i64 @llvm.vplan.laneid()
  br label %outer.loop

outer.loop:
  %outer.induction.phi = phi i64 [ %lane, %entry ], [ %outer.induction, %outer.loop.latch ]
  %gep = getelementptr inbounds [1024 x [1024 x i64]], [1024 x [1024 x i64]]* @A, i64 0, i64 %outer.induction.phi, i64 0
  %outer.loop.varying = icmp eq i64* %gep, null
  br i1 %outer.loop.varying, label %inner.ph, label %outer.loop.latch

inner.ph:
  br label %inner.loop

inner.loop:
  %inner.induction.phi = phi i64 [ 0, %inner.ph ], [ %inner.induction, %inner.loop ]
  %inner.induction = add nuw nsw i64 %inner.induction.phi, 1
  %exitcond = icmp eq i64 %inner.induction, 1024
  br i1 %exitcond, label %inner.exit, label %inner.loop

inner.exit:
  br label %outer.loop.latch

outer.loop.latch:
  %outer.induction = add nuw nsw i64 %outer.induction.phi, %vf
  %exitcond26 = icmp eq i64 %outer.induction, 1024
  br i1 %exitcond26, label %exit, label %outer.loop

exit:
  ret void
}

define void @test_2_level_loop_nest_swap_inner_branch(i64 %vf) local_unnamed_addr {
; CHECK-LABEL:  VPlan IR for: test_2_level_loop_nest_swap_inner_branch
; CHECK-NEXT:    [[BB0:BB[0-9]+]]:
; CHECK-NEXT:     [DA: Div] i64 [[VP_LANE:%.*]] = induction-init{add} i64 0 i64 1
; CHECK-NEXT:    SUCCESSORS(1):[[BB1:BB[0-9]+]]
; CHECK-NEXT:    no PREDECESSORS
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB1]]:
; CHECK-NEXT:     [DA: Div] i64 [[VP_OUTER_INDUCTION_PHI:%.*]] = phi  [ i64 [[VP_LANE]], [[BB0]] ],  [ i64 [[VP_OUTER_INDUCTION:%.*]], [[BB2:BB[0-9]+]] ]
; CHECK-NEXT:     [DA: Div] i1 [[VP_LOOP_MASK:%.*]] = phi  [ i1 true, [[BB0]] ],  [ i1 [[VP_LOOP_MASK_NEXT:%.*]], [[BB2]] ]
; CHECK-NEXT:    SUCCESSORS(1):[[BB3:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(2): [[BB0]] [[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB3]]:
; CHECK-NEXT:     [DA: Div] i1 [[VP0:%.*]] = block-predicate i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:     [DA: Div] i64* [[VP_GEP:%.*]] = getelementptr inbounds [1024 x [1024 x i64]]* @A i64 0 i64 [[VP_OUTER_INDUCTION_PHI]] i64 0
; CHECK-NEXT:     [DA: Div] i1 [[VP_OUTER_LOOP_VARYING:%.*]] = icmp eq i64* [[VP_GEP]] i64* null
; CHECK-NEXT:    SUCCESSORS(1):[[BB4:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB1]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB4]]:
; CHECK-NEXT:     [DA: Div] i1 [[VP_BB8_BR_VP_OUTER_LOOP_VARYING:%.*]] = and i1 [[VP_LOOP_MASK]] i1 [[VP_OUTER_LOOP_VARYING]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB5:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB3]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB5]]:
; CHECK-NEXT:     [DA: Div] i1 [[VP1:%.*]] = block-predicate i1 [[VP_BB8_BR_VP_OUTER_LOOP_VARYING]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB6:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB4]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB6]]:
; CHECK-NEXT:     [DA: Uni] i64 [[VP_INNER_INDUCTION_PHI:%.*]] = phi  [ i64 0, [[BB5]] ],  [ i64 [[VP_INNER_INDUCTION:%.*]], [[BB6]] ]
; CHECK-NEXT:     [DA: Div] i1 [[VP2:%.*]] = block-predicate i1 [[VP_BB8_BR_VP_OUTER_LOOP_VARYING]]
; CHECK-NEXT:     [DA: Uni] i64 [[VP_INNER_INDUCTION]] = add i64 [[VP_INNER_INDUCTION_PHI]] i64 1
; CHECK-NEXT:     [DA: Uni] i1 [[VP_CONTINUE_COND:%.*]] = icmp ne i64 [[VP_INNER_INDUCTION]] i64 1024
; CHECK-NEXT:     [DA: Uni] i1 [[VP3:%.*]] = all-zero-check i1 [[VP_BB8_BR_VP_OUTER_LOOP_VARYING]]
; CHECK-NEXT:     [DA: Uni] i1 [[VP4:%.*]] = not i1 [[VP3]]
; CHECK-NEXT:     [DA: Uni] i1 [[VP5:%.*]] = and i1 [[VP4]] i1 [[VP_CONTINUE_COND]]
; CHECK-NEXT:    SUCCESSORS(2):[[BB6]](i1 [[VP5]]), [[BB7:BB[0-9]+]](!i1 [[VP5]])
; CHECK-NEXT:    PREDECESSORS(2): [[BB5]] [[BB6]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB7]]:
; CHECK-NEXT:     [DA: Div] i1 [[VP6:%.*]] = block-predicate i1 [[VP_BB8_BR_VP_OUTER_LOOP_VARYING]]
; CHECK-NEXT:    SUCCESSORS(1):[[BB8:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB6]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB8]]:
; CHECK-NEXT:     [DA: Div] i1 [[VP7:%.*]] = block-predicate i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:     [DA: Div] i64 [[VP_OUTER_INDUCTION]] = add i64 [[VP_OUTER_INDUCTION_PHI]] i64 [[VF0:%.*]]
; CHECK-NEXT:     [DA: Div] i1 [[VP_EXITCOND26:%.*]] = icmp eq i64 [[VP_OUTER_INDUCTION]] i64 1024
; CHECK-NEXT:    SUCCESSORS(1):[[BB2]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB7]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB2]]:
; CHECK-NEXT:     [DA: Div] i1 [[VP_EXITCOND26_NOT:%.*]] = not i1 [[VP_EXITCOND26]]
; CHECK-NEXT:     [DA: Div] i1 [[VP_LOOP_MASK_NEXT]] = and i1 [[VP_EXITCOND26_NOT]] i1 [[VP_LOOP_MASK]]
; CHECK-NEXT:     [DA: Uni] i1 [[VP8:%.*]] = all-zero-check i1 [[VP_LOOP_MASK_NEXT]]
; CHECK-NEXT:    SUCCESSORS(2):[[BB9:BB[0-9]+]](i1 [[VP8]]), [[BB1]](!i1 [[VP8]])
; CHECK-NEXT:    PREDECESSORS(1): [[BB8]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB9]]:
; CHECK-NEXT:     [DA: Div] ret
; CHECK-NEXT:    no SUCCESSORS
; CHECK-NEXT:    PREDECESSORS(1): [[BB2]]
;
entry:
;        entry
;          |
; +------>outer.loop
; |        |       |
; |     inner.ph   |
; |        |       |
; |    inner.loop  |
; |        |       |
; |    inner.exit  |
; |        |       |
; +--outer.loop.latch
;          |
;         exit
  %lane = call i64 @llvm.vplan.laneid()
  br label %outer.loop

outer.loop:
  %outer.induction.phi = phi i64 [ %lane, %entry ], [ %outer.induction, %outer.loop.latch ]
  %gep = getelementptr inbounds [1024 x [1024 x i64]], [1024 x [1024 x i64]]* @A, i64 0, i64 %outer.induction.phi, i64 0
  %outer.loop.varying = icmp eq i64* %gep, null
  br i1 %outer.loop.varying, label %inner.ph, label %outer.loop.latch

inner.ph:
  br label %inner.loop

inner.loop:
  %inner.induction.phi = phi i64 [ 0, %inner.ph ], [ %inner.induction, %inner.loop ]
  %inner.induction = add nuw nsw i64 %inner.induction.phi, 1
  %continue.cond = icmp ne i64 %inner.induction, 1024
  br i1 %continue.cond, label %inner.loop, label %inner.exit

inner.exit:
  br label %outer.loop.latch

outer.loop.latch:
  %outer.induction = add nuw nsw i64 %outer.induction.phi, %vf
  %exitcond26 = icmp eq i64 %outer.induction, 1024
  br i1 %exitcond26, label %exit, label %outer.loop

exit:
  ret void
}

declare i64 @llvm.vplan.laneid()
