library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;

entity iitb_risc is
	port(clk: in std_logic);
end iitb_risc;

architecture behav of iitb_risc is
begin
end behav;