5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (wait1.vcd) 2 -o (wait1.cdd) 2 -v (wait1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 wait1.v 1 24 1
2 1 3d 5 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 3d 11 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 3 1070007 1 0 0 0 1 17 0 1 0 0 0 0
4 1 5 8 1 0 0 1
4 2 11 8 1 0 0 2
3 1 main.$u0 "main.$u0" 0 wait1.v 0 9 1
2 3 0 6 c000f 1 21004 0 0 1 16 0 0
2 4 1 6 80008 0 1410 0 0 1 1 b
2 5 37 6 8000f 1 16 3 4
2 6 0 7 c000f 1 21008 0 0 1 16 1 0
2 7 1 7 70007 1 1004 0 0 1 1 a
2 8 11 7 7000f 2 1084 6 7 1 18 0 1 1 0 0 0
2 9 59 7 10011 2 1002 8 0 1 18 0 1 0 0 0 0
2 10 0 8 c000f 0 21010 0 0 1 16 1 0
2 11 1 8 80008 0 1410 0 0 1 1 b
2 12 37 8 8000f 0 32 10 11
4 5 6 8 11 9 9 5
4 9 7 1 0 12 0 5
4 12 8 8 0 0 0 5
3 1 main.$u1 "main.$u1" 0 wait1.v 0 13 1
2 13 0 12 50008 1 21004 0 0 1 16 0 0
2 14 1 12 10001 0 1410 0 0 1 1 a
2 15 37 12 10008 1 16 13 14
4 15 12 1 11 0 0 15
3 1 main.$u2 "main.$u2" 0 wait1.v 0 22 1
