/**
  ******************************************************************************
  * @file    stm32f4xx_hal_rcc_ex.c
  * @author  MCD Application Team
  * @brief   Extension RCC HAL module driver.
  *          This file provides firmware functions to manage the following
  *          functionalities RCC extension peripheral:
  *           + Extended Peripheral Control functions
  *
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */

/* Includes ------------------------------------------------------------------*/
#include "stm32f4xx_hal.h"

/** @addtogroup STM32F4xx_HAL_Driver
  * @{
  */

/** @defgroup RCCEx RCCEx
  * @brief RCCEx HAL module driver
  * @{
  */

#ifdef HAL_RCC_MODULE_ENABLED

/* Private typedef -----------------------------------------------------------*/
/* Private define ------------------------------------------------------------*/
/** @addtogroup RCCEx_Private_Constants
  * @{
  */
/**
  * @}
  */
/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
/** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  *  @{
  */

/** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
 *  @brief  Extended Peripheral Control functions
 *
@verbatim
 ===============================================================================
                ##### Extended Peripheral Control functions  #####
 ===============================================================================
    [..]
    This subsection provides a set of functions allowing to control the RCC Clocks
    frequencies.
    [..]
    (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
        select the RTC clock source; in this case the Backup domain will be reset in
        order to modify the RTC Clock source, as consequence RTC registers (including
        the backup registers) and RCC_BDCR register are set to their reset values.

@endverbatim
  * @{
  */

#if defined(STM32F446xx)
/**
  * @brief  Initializes the RCC extended peripherals clocks according to the specified
  *         parameters in the RCC_PeriphCLKInitTypeDef.
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         contains the configuration information for the Extended Peripherals
  *         clocks(I2S, SAI, LTDC RTC and TIM).
  *
  * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
  *         the RTC clock source; in this case the Backup domain will be reset in
  *         order to modify the RTC Clock source, as consequence RTC registers (including
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tickstart = 0U;
  uint32_t tmpreg1 = 0U;
  uint32_t plli2sp = 0U;
  uint32_t plli2sq = 0U;
  uint32_t plli2sr = 0U;
  uint32_t pllsaip = 0U;
  uint32_t pllsaiq = 0U;
  uint32_t plli2sused = 0U;
  uint32_t pllsaiused = 0U;

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
    {
      plli2sused = 1U;
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
    {
      plli2sused = 1U;
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
    {
      plli2sused = 1U;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1U;
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
    {
      plli2sused = 1U;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1U;
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;

    /* Get tick */
    tickstart = HAL_GetTick();

    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
      {
        /* Get tick */
        tickstart = HAL_GetTick();

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
    {
      pllsaiused = 1U;
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
    {
      plli2sused = 1U;
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
    {
      /* Check for PLLI2S Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
    {
      /* check for PLLSAIQ Parameter */
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}

/**
  * @brief  Get the RCC_PeriphCLKInitTypeDef according to the internal
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1 | RCC_PERIPHCLK_I2S_APB2 |\
                                        RCC_PERIPHCLK_SAI1     | RCC_PERIPHCLK_SAI2     |\
                                        RCC_PERIPHCLK_TIM      | RCC_PERIPHCLK_RTC      |\
                                        RCC_PERIPHCLK_CEC      | RCC_PERIPHCLK_FMPI2C1  |\
                                        RCC_PERIPHCLK_CLK48     | RCC_PERIPHCLK_SDIO     |\
                                        RCC_PERIPHCLK_SPDIFRX;

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM) >> RCC_PLLI2SCFGR_PLLI2SM_Pos);
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
  /* Get the PLLSAI Clock configuration --------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIM = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM) >> RCC_PLLSAICFGR_PLLSAIM_Pos);
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
  /* Get the PLLSAI/PLLI2S division factors ----------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) >> RCC_DCKCFGR_PLLI2SDIVQ_Pos);
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> RCC_DCKCFGR_PLLSAIDIVQ_Pos);

  /* Get the SAI1 clock configuration ----------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();

  /* Get the SAI2 clock configuration ----------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();

  /* Get the I2S APB1 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb1ClockSelection = __HAL_RCC_GET_I2S_APB1_SOURCE();

  /* Get the I2S APB2 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb2ClockSelection = __HAL_RCC_GET_I2S_APB2_SOURCE();

  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));

  /* Get the CEC clock configuration -----------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();

  /* Get the FMPI2C1 clock configuration -------------------------------------*/
  PeriphClkInit->Fmpi2c1ClockSelection = __HAL_RCC_GET_FMPI2C1_SOURCE();

  /* Get the CLK48 clock configuration ----------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();

  /* Get the SDIO clock configuration ----------------------------------------*/
  PeriphClkInit->SdioClockSelection = __HAL_RCC_GET_SDIO_SOURCE();

  /* Get the SPDIFRX clock configuration -------------------------------------*/
  PeriphClkInit->SpdifClockSelection = __HAL_RCC_GET_SPDIFRX_SOURCE();

  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}

/**
  * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
  * @note   Return 0 if peripheral clock identifier not managed by this API
  * @param  PeriphClk Peripheral clock identifier
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
  uint32_t tmpreg1 = 0U;
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
  {
  case RCC_PERIPHCLK_SAI1:
  case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
      switch (saiclocksource)
      {
      case 0U: /* PLLSAI is the clock source for SAI*/
        {
          /* Configure the PLLSAI division factor */
          /* PLLSAI_VCO Input  = PLL_SOURCE/PLLSAIM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
          {
            /* In Case the PLL Source is HSI (Internal Clock) */
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
          }
          else
          {
            /* In Case the PLL Source is HSE (External Clock) */
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
          }
          /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
          /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U))/(tmpreg1);

          /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
          frequency = frequency/(tmpreg1);
          break;
        }
      case RCC_DCKCFGR_SAI1SRC_0: /* PLLI2S is the clock source for SAI*/
      case RCC_DCKCFGR_SAI2SRC_0: /* PLLI2S is the clock source for SAI*/
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
          {
            /* In Case the PLL Source is HSI (Internal Clock) */
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
          else
          {
            /* In Case the PLL Source is HSE (External Clock) */
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U))/(tmpreg1);

          /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
          frequency = frequency/(tmpreg1);
          break;
        }
      case RCC_DCKCFGR_SAI1SRC_1: /* PLLR is the clock source for SAI*/
      case RCC_DCKCFGR_SAI2SRC_1: /* PLLR is the clock source for SAI*/
        {
          /* Configure the PLLI2S division factor */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
          {
            /* In Case the PLL Source is HSI (Internal Clock) */
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
          else
          {
            /* In Case the PLL Source is HSE (External Clock) */
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          /* SAI_CLK_x = PLL_VCO Output/PLLR */
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U))/(tmpreg1);
          break;
        }
      case RCC_DCKCFGR_SAI1SRC: /* External clock is the clock source for SAI*/
        {
          frequency = EXTERNAL_CLOCK_VALUE;
          break;
        }
      case RCC_DCKCFGR_SAI2SRC: /* PLLSRC(HSE or HSI) is the clock source for SAI*/
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
          {
            /* In Case the PLL Source is HSI (Internal Clock) */
            frequency = (uint32_t)(HSI_VALUE);
          }
          else
          {
            /* In Case the PLL Source is HSE (External Clock) */
            frequency = (uint32_t)(HSE_VALUE);
          }
          break;
        }
      default :
        {
          break;
        }
      }
      break;
    }
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
      switch (srcclk)
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
          break;
        }
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
          break;
        }
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
          break;
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            frequency = HSE_VALUE;
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
          break;
        }
      }
      break;
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
      switch (srcclk)
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
          break;
        }
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
          break;
        }
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
          break;
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            frequency = HSE_VALUE;
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
          break;
        }
      }
      break;
    }
  }
  return frequency;
}
#endif /* STM32F446xx */

#if defined(STM32F469xx) || defined(STM32F479xx)
/**
  * @brief  Initializes the RCC extended peripherals clocks according to the specified
  *         parameters in the RCC_PeriphCLKInitTypeDef.
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         contains the configuration information for the Extended Peripherals
  *         clocks(I2S, SAI, LTDC, RTC and TIM).
  *
  * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
  *         the RTC clock source; in this case the Backup domain will be reset in
  *         order to modify the RTC Clock source, as consequence RTC registers (including
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tickstart = 0U;
  uint32_t tmpreg1 = 0U;
  uint32_t pllsaip = 0U;
  uint32_t pllsaiq = 0U;
  uint32_t pllsair = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
    {
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;

    /* Get tick */
    tickstart = HAL_GetTick();

    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
      {
        /* Get tick */
        tickstart = HAL_GetTick();

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
  return HAL_OK;
}

/**
  * @brief  Configures the RCC_PeriphCLKInitTypeDef according to the internal
  * RCC configuration registers.
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S        | RCC_PERIPHCLK_SAI_PLLSAI |\
                                        RCC_PERIPHCLK_SAI_PLLI2S | RCC_PERIPHCLK_LTDC       |\
                                        RCC_PERIPHCLK_TIM        | RCC_PERIPHCLK_RTC        |\
                                        RCC_PERIPHCLK_CLK48       | RCC_PERIPHCLK_SDIO;

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
  /* Get the PLLSAI Clock configuration --------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
  /* Get the PLLSAI/PLLI2S division factors ----------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) >> RCC_DCKCFGR_PLLI2SDIVQ_Pos);
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> RCC_DCKCFGR_PLLSAIDIVQ_Pos);
  PeriphClkInit->PLLSAIDivR = (uint32_t)(RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVR);
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));

    /* Get the CLK48 clock configuration -------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();

  /* Get the SDIO clock configuration ----------------------------------------*/
  PeriphClkInit->SdioClockSelection = __HAL_RCC_GET_SDIO_SOURCE();

  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}

/**
  * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
  * @note   Return 0 if peripheral clock identifier not managed by this API
  * @param  PeriphClk Peripheral clock identifier
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
      switch (srcclk)
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
          break;
        }
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
          break;
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
          break;
        }
      }
      break;
    }
  }
  return frequency;
}
#endif /* STM32F469xx || STM32F479xx */

#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
/**
  * @brief  Initializes the RCC extended peripherals clocks according to the specified
  *         parameters in the RCC_PeriphCLKInitTypeDef.
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         contains the configuration information for the Extended Peripherals
  *         clocks(I2S, LTDC RTC and TIM).
  *
  * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
  *         the RTC clock source; in this case the Backup domain will be reset in
  *         order to modify the RTC Clock source, as consequence RTC registers (including
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tickstart = 0U;
  uint32_t tmpreg1 = 0U;
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
    {
      plli2sused = 1U;
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
    {
      plli2sused = 1U;
    }
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*----------------------- SAI1 Block A configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == (RCC_PERIPHCLK_SAIA))
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIACLKSOURCE(PeriphClkInit->SaiAClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(PeriphClkInit->SaiAClockSelection);
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)
    {
      plli2sused = 1U;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLR)
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------- SAI1 Block B configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == (RCC_PERIPHCLK_SAIB))
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIBCLKSOURCE(PeriphClkInit->SaiBClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(PeriphClkInit->SaiBClockSelection);
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)
    {
      plli2sused = 1U;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLR)
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
    }
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;

    /* Get tick */
    tickstart = HAL_GetTick();

    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
      {
        /* Get tick */
        tickstart = HAL_GetTick();

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
    {
      plli2sused = 1U;
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

#if defined(STM32F413xx) || defined(STM32F423xx)
    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
    {
      /* Check for PLLI2S Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Check for PLLI2S/DIVR parameters */
      assert_param(IS_RCC_PLLI2S_DIVR_VALUE(PeriphClkInit->PLLI2SDivR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVR */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*-------------------- DFSDM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM2 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2_AUDIO) == RCC_PERIPHCLK_DFSDM2_AUDIO)
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2AUDIOCLKSOURCE(PeriphClkInit->Dfsdm2AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM2AUDIO_CONFIG(PeriphClkInit->Dfsdm2AudioClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- LPTIM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
}

/**
  * @brief  Get the RCC_PeriphCLKInitTypeDef according to the internal
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
#if defined(STM32F413xx) || defined(STM32F423xx)
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1     | RCC_PERIPHCLK_I2S_APB2 |\
                                        RCC_PERIPHCLK_TIM          | RCC_PERIPHCLK_RTC      |\
                                        RCC_PERIPHCLK_FMPI2C1      | RCC_PERIPHCLK_CLK48    |\
                                        RCC_PERIPHCLK_SDIO         | RCC_PERIPHCLK_DFSDM1   |\
                                        RCC_PERIPHCLK_DFSDM1_AUDIO | RCC_PERIPHCLK_DFSDM2   |\
                                        RCC_PERIPHCLK_DFSDM2_AUDIO | RCC_PERIPHCLK_LPTIM1   |\
                                        RCC_PERIPHCLK_SAIA         | RCC_PERIPHCLK_SAIB;
#else /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1 | RCC_PERIPHCLK_I2S_APB2 |\
                                        RCC_PERIPHCLK_TIM      | RCC_PERIPHCLK_RTC      |\
                                        RCC_PERIPHCLK_FMPI2C1  | RCC_PERIPHCLK_CLK48    |\
                                        RCC_PERIPHCLK_SDIO     | RCC_PERIPHCLK_DFSDM1   |\
                                        RCC_PERIPHCLK_DFSDM1_AUDIO;
#endif /* STM32F413xx || STM32F423xx */



  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM) >> RCC_PLLI2SCFGR_PLLI2SM_Pos);
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
#if defined(STM32F413xx) || defined(STM32F423xx)
  /* Get the PLL/PLLI2S division factors -------------------------------------*/
  PeriphClkInit->PLLI2SDivR = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVR) >> RCC_DCKCFGR_PLLI2SDIVR_Pos);
  PeriphClkInit->PLLDivR = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLDIVR) >> RCC_DCKCFGR_PLLDIVR_Pos);
#endif /* STM32F413xx || STM32F423xx */

  /* Get the I2S APB1 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb1ClockSelection = __HAL_RCC_GET_I2S_APB1_SOURCE();

  /* Get the I2S APB2 clock configuration ------------------------------------*/
  PeriphClkInit->I2sApb2ClockSelection = __HAL_RCC_GET_I2S_APB2_SOURCE();

  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));

  /* Get the FMPI2C1 clock configuration -------------------------------------*/
  PeriphClkInit->Fmpi2c1ClockSelection = __HAL_RCC_GET_FMPI2C1_SOURCE();

  /* Get the CLK48 clock configuration ---------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();

  /* Get the SDIO clock configuration ----------------------------------------*/
  PeriphClkInit->SdioClockSelection = __HAL_RCC_GET_SDIO_SOURCE();

  /* Get the DFSDM1 clock configuration --------------------------------------*/
  PeriphClkInit->Dfsdm1ClockSelection = __HAL_RCC_GET_DFSDM1_SOURCE();

  /* Get the DFSDM1 Audio clock configuration --------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();

#if defined(STM32F413xx) || defined(STM32F423xx)
  /* Get the DFSDM2 clock configuration --------------------------------------*/
  PeriphClkInit->Dfsdm2ClockSelection = __HAL_RCC_GET_DFSDM2_SOURCE();

  /* Get the DFSDM2 Audio clock configuration --------------------------------*/
  PeriphClkInit->Dfsdm2AudioClockSelection = __HAL_RCC_GET_DFSDM2AUDIO_SOURCE();

  /* Get the LPTIM1 clock configuration --------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();

  /* Get the SAI1 Block Aclock configuration ---------------------------------*/
  PeriphClkInit->SaiAClockSelection = __HAL_RCC_GET_SAI_BLOCKA_SOURCE();

  /* Get the SAI1 Block B clock configuration --------------------------------*/
  PeriphClkInit->SaiBClockSelection = __HAL_RCC_GET_SAI_BLOCKB_SOURCE();
#endif /* STM32F413xx || STM32F423xx */

  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}

/**
  * @brief  Return the peripheral clock frequency for a given peripheral(I2S..)
  * @note   Return 0 if peripheral clock identifier not managed by this API
  * @param  PeriphClk Peripheral clock identifier
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
  {
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
      switch (srcclk)
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
          break;
        }
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
          break;
        }
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
          break;
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            frequency = HSE_VALUE;
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
          break;
        }
      }
      break;
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
      switch (srcclk)
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
          break;
        }
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
          break;
        }
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
          break;
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            frequency = HSE_VALUE;
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
        }
      /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
          break;
        }
      }
      break;
    }
  }
  return frequency;
}
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */

#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
/**
  * @brief  Initializes the RCC extended peripherals clocks according to the specified parameters in the
  *         RCC_PeriphCLKInitTypeDef.
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         contains the configuration information for the Extended Peripherals clocks(I2S and RTC clocks).
  *
  * @note   A caution to be taken when HAL_RCCEx_PeriphCLKConfig() is used to select RTC clock selection, in this case
  *         the Reset of Backup domain will be applied in order to modify the RTC Clock source as consequence all backup
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tickstart = 0U;
  uint32_t tmpreg1 = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;

    /* Get tick */
    tickstart = HAL_GetTick();

    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
      {
        /* Get tick */
        tickstart = HAL_GetTick();

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- LPTIM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }

  /*---------------------------- I2S Configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPBCLKSOURCE(PeriphClkInit->I2SClockSelection));

    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2SClockSelection);
  }

  return HAL_OK;
}

/**
  * @brief  Configures the RCC_OscInitStruct according to the internal
  * RCC configuration registers.
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_FMPI2C1 | RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_TIM | RCC_PERIPHCLK_RTC;

  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));

  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
  /* Get the FMPI2C1 clock configuration -------------------------------------*/
  PeriphClkInit->Fmpi2c1ClockSelection = __HAL_RCC_GET_FMPI2C1_SOURCE();

  /* Get the I2S clock configuration -----------------------------------------*/
  PeriphClkInit->I2SClockSelection = __HAL_RCC_GET_I2S_SOURCE();


}
/**
  * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
  * @note   Return 0 if peripheral clock identifier not managed by this API
  * @param  PeriphClk Peripheral clock identifier
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
      switch (srcclk)
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPBCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
          break;
        }
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPBCLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
          break;
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPBCLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            frequency = HSE_VALUE;
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
          break;
        }
      }
      break;
    }
  }
  return frequency;
}
#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */

#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
/**
  * @brief  Initializes the RCC extended peripherals clocks according to the specified
  *         parameters in the RCC_PeriphCLKInitTypeDef.
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         contains the configuration information for the Extended Peripherals
  *         clocks(I2S, SAI, LTDC RTC and TIM).
  *
  * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
  *         the RTC clock source; in this case the Backup domain will be reset in
  *         order to modify the RTC Clock source, as consequence RTC registers (including
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tickstart = 0U;
  uint32_t tmpreg1 = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S))
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
    {
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;

    /* Get tick */
    tickstart = HAL_GetTick();

    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
      {
        /* Get tick */
        tickstart = HAL_GetTick();

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
  return HAL_OK;
}

/**
  * @brief  Configures the PeriphClkInit according to the internal
  * RCC configuration registers.
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_SAI_PLLSAI | RCC_PERIPHCLK_SAI_PLLI2S | RCC_PERIPHCLK_LTDC | RCC_PERIPHCLK_TIM | RCC_PERIPHCLK_RTC;

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
  /* Get the PLLSAI/PLLI2S division factors -----------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) >> RCC_DCKCFGR_PLLI2SDIVQ_Pos);
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> RCC_DCKCFGR_PLLSAIDIVQ_Pos);
  PeriphClkInit->PLLSAIDivR = (uint32_t)(RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVR);
  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));

  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}

/**
  * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
  * @note   Return 0 if peripheral clock identifier not managed by this API
  * @param  PeriphClk Peripheral clock identifier
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
      switch (srcclk)
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
          break;
        }
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
          break;
        }
        /* Clock not enabled for I2S */
      default:
        {
          frequency = 0U;
          break;
        }
      }
      break;
    }
  }
  return frequency;
}
#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) ||\
    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
/**
  * @brief  Initializes the RCC extended peripherals clocks according to the specified parameters in the
  *         RCC_PeriphCLKInitTypeDef.
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  *         contains the configuration information for the Extended Peripherals clocks(I2S and RTC clocks).
  *
  * @note   A caution to be taken when HAL_RCCEx_PeriphCLKConfig() is used to select RTC clock selection, in this case
  *         the Reset of Backup domain will be applied in order to modify the RTC Clock source as consequence all backup
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tickstart = 0U;
  uint32_t tmpreg1 = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;

    /* Get tick */
    tickstart = HAL_GetTick();

    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
      {
        /* Get tick */
        tickstart = HAL_GetTick();

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
}

/**
  * @brief  Configures the RCC_OscInitStruct according to the internal
  * RCC configuration registers.
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));

#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}

/**
  * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
  * @note   Return 0 if peripheral clock identifier not managed by this API
  * @param  PeriphClk Peripheral clock identifier
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
      switch (srcclk)
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
          break;
        }
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
          break;
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
          break;
        }
      }
      break;
    }
  }
  return frequency;
}
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE  || STM32F411xE */

#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\
    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
/**
  * @brief  Select LSE mode
  *
  * @note   This mode is only available for STM32F410xx/STM32F411xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx  devices.
  *
  * @param  Mode specifies the LSE mode.
  *          This parameter can be one of the following values:
  *            @arg RCC_LSE_LOWPOWER_MODE:  LSE oscillator in low power mode selection
  *            @arg RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode selection
  * @retval None
  */
void HAL_RCCEx_SelectLSEMode(uint8_t Mode)
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE_MODE(Mode));
  if(Mode == RCC_LSE_HIGHDRIVE_MODE)
  {
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
  }
  else
  {
    CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
  }
}

#endif /* STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */

/** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
 *  @brief  Extended Clock management functions
 *
@verbatim   
 ===============================================================================
                ##### Extended clock management functions  #####
 ===============================================================================
    [..]
    This subsection provides a set of functions allowing to control the 
    activation or deactivation of PLLI2S, PLLSAI.
@endverbatim
  * @{
  */

#if defined(RCC_PLLI2S_SUPPORT)
/**
  * @brief  Enable PLLI2S.
  * @param  PLLI2SInit  pointer to an RCC_PLLI2SInitTypeDef structure that
  *         contains the configuration information for the PLLI2S
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit)
{
  uint32_t tickstart;

  /* Check for parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SInit->PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SInit->PLLI2SR));
#if defined(RCC_PLLI2SCFGR_PLLI2SM)
  assert_param(IS_RCC_PLLI2SM_VALUE(PLLI2SInit->PLLI2SM));
#endif /* RCC_PLLI2SCFGR_PLLI2SM */
#if defined(RCC_PLLI2SCFGR_PLLI2SP)
  assert_param(IS_RCC_PLLI2SP_VALUE(PLLI2SInit->PLLI2SP));
#endif /* RCC_PLLI2SCFGR_PLLI2SP */
#if defined(RCC_PLLI2SCFGR_PLLI2SQ)
  assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SInit->PLLI2SQ));
#endif /* RCC_PLLI2SCFGR_PLLI2SQ */

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) != RESET)
  {
    if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
    }
  }

  /* Configure the PLLI2S division factors */
#if defined(STM32F446xx)
  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
  /* I2SPCLK = PLLI2S_VCO / PLLI2SP */
  /* I2SQCLK = PLLI2S_VCO / PLLI2SQ */
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, \
                          PLLI2SInit->PLLI2SP, PLLI2SInit->PLLI2SQ, PLLI2SInit->PLLI2SR);
#elif defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
      defined(STM32F413xx) || defined(STM32F423xx)
  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
  /* I2SQCLK = PLLI2S_VCO / PLLI2SQ */
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, \
                          PLLI2SInit->PLLI2SQ, PLLI2SInit->PLLI2SR);
#elif defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
      defined(STM32F469xx) || defined(STM32F479xx)
  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * PLLI2SN */
  /* I2SQCLK = PLLI2S_VCO / PLLI2SQ */
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_SAICLK_CONFIG(PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SQ, PLLI2SInit->PLLI2SR);
#elif defined(STM32F411xE)
  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
#else
  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x PLLI2SN */
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
#endif /* STM32F446xx */

  /* Enable the PLLI2S */
  __HAL_RCC_PLLI2S_ENABLE();

  /* Wait till PLLI2S is ready */
  tickstart = HAL_GetTick();
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
  {
    if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
    }
  }

 return HAL_OK;
}

/**
  * @brief  Disable PLLI2S.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void)
{
  uint32_t tickstart;

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
  while(READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
  {
    if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
}

#endif /* RCC_PLLI2S_SUPPORT */

#if defined(RCC_PLLSAI_SUPPORT)
/**
  * @brief  Enable PLLSAI.
  * @param  PLLSAIInit  pointer to an RCC_PLLSAIInitTypeDef structure that
  *         contains the configuration information for the PLLSAI
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI(RCC_PLLSAIInitTypeDef  *PLLSAIInit)
{
  uint32_t tickstart;

  /* Check for parameters */
  assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIInit->PLLSAIN));
  assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIInit->PLLSAIQ));
#if defined(RCC_PLLSAICFGR_PLLSAIM)
  assert_param(IS_RCC_PLLSAIM_VALUE(PLLSAIInit->PLLSAIM));
#endif /* RCC_PLLSAICFGR_PLLSAIM */
#if defined(RCC_PLLSAICFGR_PLLSAIP)
  assert_param(IS_RCC_PLLSAIP_VALUE(PLLSAIInit->PLLSAIP));
#endif /* RCC_PLLSAICFGR_PLLSAIP */
#if defined(RCC_PLLSAICFGR_PLLSAIR)
  assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIInit->PLLSAIR));
#endif /* RCC_PLLSAICFGR_PLLSAIR */

  /* Disable the PLLSAI */
  __HAL_RCC_PLLSAI_DISABLE();

  /* Wait till PLLSAI is disabled */
  tickstart = HAL_GetTick();
  while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
  {
    if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
    }
  }

  /* Configure the PLLSAI division factors */
#if defined(STM32F446xx)
  /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLSAIN/PLLSAIM) */
  /* SAIPCLK = PLLSAI_VCO / PLLSAIP */
  /* SAIQCLK = PLLSAI_VCO / PLLSAIQ */
  /* SAIRCLK = PLLSAI_VCO / PLLSAIR */
  __HAL_RCC_PLLSAI_CONFIG(PLLSAIInit->PLLSAIM, PLLSAIInit->PLLSAIN, \
                          PLLSAIInit->PLLSAIP, PLLSAIInit->PLLSAIQ, 0U);
#elif defined(STM32F469xx) || defined(STM32F479xx)
  /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * PLLSAIN */
  /* SAIPCLK = PLLSAI_VCO / PLLSAIP */
  /* SAIQCLK = PLLSAI_VCO / PLLSAIQ */
  /* SAIRCLK = PLLSAI_VCO / PLLSAIR */
  __HAL_RCC_PLLSAI_CONFIG(PLLSAIInit->PLLSAIN, PLLSAIInit->PLLSAIP, \
                          PLLSAIInit->PLLSAIQ, PLLSAIInit->PLLSAIR);
#else
  /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x PLLSAIN */
  /* SAIQCLK = PLLSAI_VCO / PLLSAIQ */
  /* SAIRCLK = PLLSAI_VCO / PLLSAIR */
  __HAL_RCC_PLLSAI_CONFIG(PLLSAIInit->PLLSAIN, PLLSAIInit->PLLSAIQ, PLLSAIInit->PLLSAIR);
#endif /* STM32F446xx */

  /* Enable the PLLSAI */
  __HAL_RCC_PLLSAI_ENABLE();

  /* Wait till PLLSAI is ready */
  tickstart = HAL_GetTick();
  while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
  {
    if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
    }
  }

 return HAL_OK;
}

/**
  * @brief  Disable PLLSAI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI(void)
{
  uint32_t tickstart;

  /* Disable the PLLSAI */
  __HAL_RCC_PLLSAI_DISABLE();

  /* Wait till PLLSAI is disabled */
  tickstart = HAL_GetTick();
  while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
  {
    if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
}

#endif /* RCC_PLLSAI_SUPPORT */

/**
  * @}
  */

#if defined(STM32F446xx)
/**
  * @brief  Returns the SYSCLK frequency
  *
  * @note   This function implementation is valid only for STM32F446xx devices.
  * @note   This function add the PLL/PLLR System clock source
  *
  * @note   The system frequency computed by this function is not the real
  *         frequency in the chip. It is calculated based on the predefined
  *         constant and the selected clock source:
  * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
  * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
  * @note     If SYSCLK source is PLL or PLLR, function returns values based on HSE_VALUE(**)
  *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
  * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
  *               16 MHz) but the real value may vary depending on the variations
  *               in voltage and temperature.
  * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
  *                25 MHz), user has to ensure that HSE_VALUE is same as the real
  *                frequency of the crystal used. Otherwise, this function may
  *                have wrong result.
  *
  * @note   The result of this function could be not correct when using fractional
  *         value for HSE crystal.
  *
  * @note   This function can be used by the user application to compute the
  *         baudrate for the communication peripherals or configure other parameters.
  *
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllm = 0U;
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);

      sysclockfreq = pllvco/pllp;
      break;
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);

      sysclockfreq = pllvco/pllr;
      break;
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
#endif /* STM32F446xx */

/**
  * @}
  */

/**
  * @}
  */

/**
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @note   The default reset state of the clock configuration is given below:
  *            - HSI ON and used as system clock source
  *            - HSE, PLL, PLLI2S and PLLSAI OFF
  *            - AHB, APB1 and APB2 prescaler set to 1.
  *            - CSS, MCO1 and MCO2 OFF
  *            - All interrupts disabled
  * @note   This function doesn't modify the configuration of the
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);

  /* Get Start Tick */
  tickstart = HAL_GetTick();

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }
#endif /* RCC_PLLI2S_SUPPORT */

#if defined(RCC_PLLSAI_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();

  /* Reset PLLSAI bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);

  /* Wait till PLLSAI is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }
#endif /* RCC_PLLSAI_SUPPORT */

  /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx || STM32F469xx || STM32F479xx */

  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F411xE)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx */

  /* Reset PLLSAICFGR register */
#if defined(STM32F427xx) || defined(STM32F429xx) || defined(STM32F437xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIR_1;
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
#endif /* RCC_CIR_PLLI2SRDYIE */

#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
#endif /* RCC_CIR_PLLI2SRDYC */

#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
  {
    return HAL_ERROR;
  }
  else
  {
    return HAL_OK;
  }
}

#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\
    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
/**
  * @brief  Initializes the RCC Oscillators according to the specified parameters in the
  *         RCC_OscInitTypeDef.
  * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
  *         supported by this API. User should request a transition to LSE Off
  *         first and then LSE On or LSE Bypass.
  * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
      {
        return HAL_ERROR;
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
          }
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
          }
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
      {
        return HAL_ERROR;
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
          }
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
  {
    FlagStatus       pwrclkchanged = RESET;

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
        {
          return HAL_TIMEOUT;
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
    {
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PLLM,
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
          }
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
          }
        }
      }
    }
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}

/**
  * @brief  Configures the RCC_OscInitStruct according to the internal
  * RCC configuration registers.
  * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that will be configured.
  *
  * @note   This function is only available in case of STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices.
  * @note   This function add the PLL/PLLR factor management
  * @retval None
  */
void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;

  /* Get the HSE configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
  }
  else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
  }

  /* Get the HSI configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
  }

  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);

  /* Get the LSE configuration -----------------------------------------------*/
  if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
  }
  else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
  }

  /* Get the LSI configuration -----------------------------------------------*/
  if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
  }

  /* Get the PLL configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> RCC_PLLCFGR_PLLP_Pos);
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos);
  RCC_OscInitStruct->PLL.PLLR = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
}
#endif /* STM32F410xx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */

#endif /* HAL_RCC_MODULE_ENABLED */
/**
  * @}
  */

/**
  * @}
  */

/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        b0  h
 c0  p. d0  xE e   f   g   h h0   i0  o j0   k0  8 l0    m    	        	        	        r  S u   k v%  x   %         5      #WW  $.T n
  ${ w   	  g      
 g  %}  Q   r    %          .
        	. Q  	 v W  ;   8  M  s UM %  U"  =  ?V   A     D   T G   Y J   ^ N   5 Q    V     [  4C  7 E     H   ~ K    N   w Q    T   PLL WV   3 Xa  ]   _     b   F e    h    k    m n  ?^  Pin A     D   + G   ) J    M     O     &v A       ' 0    $     (    o   '      <     )   P) i  Q   '          )[   P   *         )  (
 M   *         M  ( M   +        ,& k            -Q m   !  - m   "  -V m   >"  - n   i"   &> H       &	 ?       '          .    "  .    "  .    .#  / ^  \0       T  / 	   T 0       q  / !   X 1    y    2P @2Q\ 3    y  2P  @2Q\  *c E   X    . E  b#  . E   #  -  G   $  (   ((   ( c  3   2P0  4         d  5[   %$  6     $  7    - z  u%  0         /    l (      (      (      (      (      (       (      (      (      (      (      (      (      (      (      (      (      (      (      (      (      (      (      (       8          9  9  9w w       (# n 7  `      `B  ) [  +;   M M{	 7  M[     Om      i   . int X  0       ,P       0b       <{             	C  D   
	 J               
G L     -        
 M-  -`  CR /    CSR 0     1=  7/  CR 9    K :   ` ;   CIR <   X)
 =   o< >    ?    @   8} A     B   $ C   ( D   0n E   4@ F   8 G   <bL H   @ I   D J   Hl
 K   Pn L   T M   X N   \r O   `I P   d Q   h R   pCSR S   t: T   x U   8> V   Z W   k X   {	 Y   k Z     [l  ;   U  T  SET  ( ;  ;   z  B    6 I "      	,[   D 	r[   U 
e   	  s 	  ^ 	   ;         	   	    G 	   b 	  ? 	   m   p /   1   _k 2   	 2    2    2   _x 3   ,  !          $7  t
 9    
  :   Q ;   n <    =    >   9b ?   
 @   `} A     B| JN  E_ KN    LN   N!    B Q!     ^       ]   ^   / _    a  B| b   ^            oz u  3 v   C w    ;   Y h  _p    _r    _w     B    B   _bf       {   s3 {   3   $Y   (   ,_ub   0_up   8_ur    <_   @Y   C_lb   DH    L    P ,  T   Xv   \:	    d    ,  ,    i      7  ,   .T (9i    ;    k @P	   @P	   @P	  * B   
 C2  - F   0)V GG  4 I   8 KX  < N  @RQ O   D
 P  HW Q^  LcZ	 T   P Ui  TA x  X! |  H!~	 }^  L! o  !,	 	  !~ {   o  [ o         ,          v        ,                 ,       ;         ;   		       Q   "	 #J	   %J	    &   i 'P	   	  		  "Un ?	   @	    A	  X  BI    I   	      Y
  u [     \i   ]
  X
 ^  $	B _   Hz `   P	 aV	  X b  h
 c  p. d  xE e
   f
   g   h h   i  o j   k  8 l    m    o  
      o  
      o  
      r
  S u
   k v   x                   #W2  $.T n	  ${ w
   o  B      
 B  %X  ,   M    %o      u  d  		        	. ,  	 v 2  ;   8  M  s UM %  U"  =  ?1   A     D   T G   Y J   ^ N   5 Q    V     [  a  > c    F f   N i   m l   V p     s<  x  
 z     }   4Z            \             F    (    ,+    0    4    8    <    @    D    H    L    P;    T    X I   4C  7 E     H   ~ K    N   w Q    T   PLL W1   3 X  & \       1  '[ \1  P   (   $     )[ 1  %  *     b&  +H    * U  )'  ,*      -    l .t   .   .   .   .   .    .   .   .   .    .:   .J   .   .   .   .   .   .   .4   .D   .d   .t   .   .    ( M      x  '  *  O   v'  .      .      .      .      .      .      .      .      .      .      .      .      /      0P0  1&         *Q    (  *    f(  *V    (  *    )  *    :)   (       4     *     )  .      .       ( j      x   ,  )6 j,  )  -  l   T.      .      .      .         ( L      4   o  *  N   )  .      .       ( 
      |     )0 
  )  -  
   T.      .      .      .         &h 
          ' 
   P ( K           ) K   )  * M   (*  *^ O   *  * Q   \+  * S   ,  *z T   -  * V   -   &Q         '   P-b    Q   2, i  $ |    3 i  .  4  k   .  4 l   .  4j m   G/  4A n   /  4r o   /  4 p   0  4 q   K0  4 r   0  4 s   0  ,      5    d .   .   ..   .>   .p   .   .|   .   .   .   .P   .`    6  6w w  e*     (#  7        N  r [  +;   M M{	 ! 9T   7  Mf     Ox      i   . int X  0         # $I       ,[       0m          <            	C  D   
	 J      2      "  
G L2     R      B  
 MR  {  CR }     ~   PAR    \    5    FCR     ( b    w     q    ARG    CMD                	             $    (    ,    0STA    4ICR    8     <    @     H   L                 ;   	  T  SET  ;   #  B    6 I "7  =    	,f   D 	rf   U 
e   	  s 	X  ^ 	   ;         	   	    G 	d   b 	  ? 	,   x   p /(   1(   _k 2   	 2    2    2   _x 3.       >        $7  t
 9    
  :   Q ;   n <    =    >   9b ?   
 @   `} A     B| J  E_ K    L   N    B Q   *         ]E   ^E   / _    aK  B| b     [  [      a  oz u  3 v   C w    ;   Y h  _p    _r    _w     B    B   _bf b      { *  s3 $   3 N  $Y r  (   ,_ub b  0_up   8_ur    <_   @Y   C_lb b  DH    L  B  P   T   Xv   \:	    d        *             .T (9    ;    k @   @   @  * B   
 C
  - F   0)V G
  4 I   8 K  < N(  @RQ O   D
 P(  HW Q  LcZ	 T   P U  TA x
  X! |E  H!~	 }  L!   !,	   !~ $     [        H    *  H        *  M  r    *  M      T         *   x  ;         ;          Q   "	 #   %    &   i '       "Un ?4	   @4	    A4	  X  BT    T   D	      YE
  u [     \   ]E
  X
 ^>  $	B _   Hz `   P	 a  X b  h
 c  p. d  xE eU
   fe
   g   h h   i  o j   k  8 l    m      U
        e
        u
      r
  S u
   k v
  x   
         
      #W
  $.T nD	  ${ wu
     
      
 
  %     
  (  %            4      	.   	 v   ;   8r  M  s UM %  U"  =L  ;   C  r    : F}  0A;  y C      F    J   M M    P    S    V    [   t ^     c   $3 f   (B l   ,  q  ;   xx     (      F  x  Z `=   =   < ;  O   4   5 *  8 T  < T  @ T  D T  H; T  L T  P    T    XN    \   %N  N     C  \   E  E G     J   c N    R   + U   l X    t$ [e  {  u }            /        $        ;   G[    s     u   I P  [  ;   Y   D  "   z 2 C  $	 ck   q#   s     u    w    y    {    }                     <   O           $   (    ,    0 f  4    8   <   @ #  DCSD   dCID   t      Z            .  ,       r    -                p            	a    
        7    ]                S    @    g    [        t         3             A    !    "    #    $    %;    &    'ECC    (O    )    *    i                   K    	T    -            7     
     N                         	    
J         |      N t     &U r      $   g  'hsd g   1  (    >1  )tmp   V*    (  +Qt 2$v "    & r      $     'hsd g  ]1  (    {1  )tmp   V,    (   & :           'hsd :g  1  -j :  1  . <  P(o =   1  (  >   X2  (f ?   v2  . @   H,    (  /    (  c  +Q8 ,    )  /    )    +QP ,    )  ,    (  ,    (   &} 	       V   +  'hsd 	g  2  )scr    p(o    2  /    %)    +Q0 /        +Pt +Q}  ,    )  *    1)  +Q0  &} 
       V     'hsd 
g  3  )scr 
   p(o 
   43  /    %)    +Q0 /        +Pt +Q}  ,    )  *    1)  +Q2  &W 
    ,     'hsd 
g  3  - 
  3  (o 
   4  , =)  * %)  +Q0  &S Y
           'hsd Y
g  P4  - Y
  n4  . [
  P(o \
   4  (  ]
   %5  ( ^
   C5  ,    (  /    %)    +Q0 /    (    +Q@ ,    )  /    )    +Q}  ,    I)  ,    (  ,    (  ,    (  ,    (   &9 J
r         E  'hsd J
g  n5  ,    U)   &e 	       1  'hsd 	g  5  . 	   l( 	   5  ( 	   6  (o 	   ~6  , a)  , m)  /8 )    +Q0 /D y)    +Q0 /R %)    +Q0 /~ )    +Q0 / y)  !  +Q@J$ * %)  +Q0  & 	   P       'hsd 	g  !7  )CSD 	  D(o 	   e7  .2 	   B,b  )  ,  )  /  %)    +Q0 /  %)    +Q4 /  %)    +Q8 /  %)    +Q< /  %)    +Q4 /  _    +Pt +QD ,  )  /  )  1  +Pv  ,  )  /! %)  M  +Q0 /! %)  `  +Q4 /! %)  s  +Q8 /$! %)    +Q< *4! )  +QB  0 f	    J     -} f	  7  )hsd h	g  T( i	  8  /        +Pt  ,    )  /    "    +Pt  *      +Pt   0 A	    J     -} A	  +8  )hsd C	g  T( D	  e8  /      u  +Pt  ,    )  /    "    +Pt  *      +Pt   0 !	<" X     -} !	  x8  )hsd #	g  T( $	  8  /p"     +Pt  /" "    +Pt  ," )   0e  	* D     -}  	  8  )hsd 	g  T(o 	   8  /R G  q  +Pt  ,Z )  *l "  +Pt   0       1}   P2hsd g  9   3" r         :  'hsd g  ;9  (   o9  ,    )  ,    )  /         +Pt  ,    )  *      +Pt   3 xr      f     'hsd xg  9  ( z  9  ,    )  ,    )  /        +Pt  ,    )   3 a  " &     'hsd ag  9  ( c  9  (o d   :  . e   t*("   +Pt +Qt  3 r           'hsd g  6:  -    :  .<   X(o    :  ,    +  ,      ,    )   3  r  ! $     'hsd  g  ;  1    Q #  3> r         I  'hsd g  -;  -f I  K;  2tmp    i;  .7 O  (o    <  *      +Pu +Q}        _      3 r  n     'hsd g  +=  1   Q2tmp    p=     3 r           'hsd g  ?  1w   Q2tmp    >?   i  4S        "  5hsd g  P 4 (    G  5hsd g  P 4        l  5hsd g  P 4 q         5hsd qg  P 3w g            'hsd gg  @   3 \[           'hsd \g  A   4N ~         'hsd ~g  "A  (o    A  ,    )  /    G  :   +Pt  /    "  N   +Pt  /    l  b   +Pt  /    l  v   +Pt  ,    )  /    "     +Pt  ,    )  ,      ,    	  ,    m  ,    )  ,      /         +Pt  *    "  +Pt   3 r         !  'hsd g  IB  -    B  -    C  (o    VC  /    %)  [!  +Q0 /    )  o!  +Qv  /    )  !  +Qu  ,    	*   3 r     p"  'hsd g  C  -_   >D  -&    D  -[    D  .   P(o    3E  /p (  "  +Q
  / *  /"  +Qu  / !*  C"  +Qu  / -*  _"  +Qw +Sv 2% * )  +Q}   3( 3r      M#  'hsd 3g  E  -_ 3  F  -& 3   \F  -[ 3   F  . 5  P(o 6   F  /p -*  "  +Sw 2% / )  #  +Q}  / (  (#  +Q
  / 9*  <#  +Qu  * E*  +Qu   3 r         $  'hsd g  cG  -_   G  -&    8H  -[    wH  .   P(o    H  /    (  #  +Q
  /    *  #  +Qu  /    !*  $  +Qu  *    )  +Q}   3h `r         $  'hsd `g  5I  -_ `  I  -& `   
J  -[ `   IJ  . b  X(o c   J  /    )  $  +Q}  /    (  $  +Q
  /    9*  $  +Qu  *    E*  +Qu   3 r        &  'hsd g  K  -_   ;K  -&    K  -[    K  -    K  .   H(o    K  (     L  (    L  .A   U,    (  /    (  %  +Q
  /    *  %  +Qv  /    !*  %  +Qv  /    )  %  +Q}  /    (  &  +Qv 2$u " ,    (  ,    )   3 r        W'  'hsd g  L  -_   M  -&    YM  -[    M  -    M  .   H(o    M  (     ON  (    N  .A   U,    (  /    (  &  +Q
  /    )  '  +Q}  /    9*  '  +Qv  /    E*  )'  +Qv  ,    (  ,    (  ,    )  ,    (  ,    (   4        |'  5hsd g  P 4        '  5hsd g  P 3 r      $   '  'hsd g  N  /      '  +Pt  *    W'  +Pt   3 dr  H! x   (  'hsd dg  N  (o f   O  .< g  X,r! )  ,|! Q*  /! ]*  ^(  +P2 /! E  r(  +Pu  *! 1  +Pu   3 3r  ! 2   (  'hsd 3g  zO  /! '  (  +Pt  *! |'  +Pt   6h h 6  7  6  86  D6  06  G6  -6  F6` ` K6  L6? ? '6  B6. . C6O O E6  (6  I6  A6  6K K H6  J6  @6
 
 6  6  =6  >6? ? ?6\ \ <6) ) ;6K K 6n n :6  96  &7} }  6     (#  7         f_  ! [  +;   M M{	 ! 9T   7  Mf     Ox     . int X  0      # $I    ,[       0m      C  D   	 J   	      
       G L   	     
       M  {  CR }     ~   PAR    \    5    FCR     ( -  T  CR1     CR2    +    8    SR     EGR            )     CNT    $PSC    (ARR    ,RCR    0 	   4c 
   8
    <     @    DDCR    H    LOR    P    ;     T  SET  6 I "      ,f   D rf   U 	e   /  s   ^ /   	;   ?  
    `       G    b ?  ?    
x   p 
/   
1   _k 
2   	 
2    
2    
2   _x 
3     	v    
      $
7c  t
 
9    
  
:   Q 
;   n 
<    
=    
>   9b 
?   
 
@   `} 
A     B| 
J  E_ 
K    
L   
Nv    B 
Qv   	    
     
]   
^   / 
_    
a  B| 
bc     	    
      oz 
u3  3 
v3   C 
w    ;   Y h
c  _p 
3   _r 
   _w 
    
B    
B   _bf 
   
   { 
  s3 
   3 
  $Y 
  ( 
8  ,_ub 
  0_up 
3  8_ur 
   <_ 
>  @Y 
N  C_lb 
  DH 
   L  
  P 
  T 
k  Xv 
`  \:	 
   d                     .T (
9    
;    k 
@   
@   
@  * 
B   
 
C
  - 
F   0)V 
G
  4 
I   8 
K
  < 
N  @RQ 
O   D
 
P  HW 
Q
  LcZ	 
T   P 
U  TA 
xe
  X! 
|  H!~	 
}  L! 

  !,	 
j  !~ 

     [   c                                         8       $  	;   N  
    	;   ^  
     Q 
9  "	 
#   
%    
&   i 
'   j  ^  "Un 
?   
@    
A  X  
BT    	T     
    
Y	  u 
[     
\   
]	  X
 
^  $	B 
_   Hz 
`   P	 
a  X 
b`  h
 
c`  p. 
d`  xE 
e
   
f
   
g   h 
h`   
i`  o 
j`   
k`  8 
l`    
m    	  
  
    	  
  
    	  !
  
    
rE
  S 
uE
   k 
vU
  x 	3  U
  
    	   e
  
    #
W
  $.T 
n  ${ 
w!
   	  
  
    
 
  %
     
    %
      
  
  	^  
  
    . 
   v 
  ;   8  M  s UM %  U"  =
  ;   CC  r    : F)  0A  y C      F    J   M M    P    S    V    [   t ^     c   $3 f   (B l   ,  qN  ;   x$     (        $  Z `      <   O C  4 /  5   8    <    @    D    H;    L    P    T    XN    \   %     4    \ 4       ?b  a A    / D    G    K    N     V  \   ^     a   d d    g    k   - p    t    ' wm  $|J   ~        d        -        g    +          8     g     +             A U  $  
     5    V    ^    F                          R           u         L          T    P              ]                  0            &;   +  a  c d    O   +  &;   i  
 # < U a   k <  <   !   < "b  y #i  } $  O &C  8 '7  9   	    
     (u  '2        P  (   P(    Q(    R)    O  *    O   'R          (   P)    P  *    3P   '     4   
  (   P)c    ]P  )'    ~P  )    P  *$    P  *    P   'v ~    2     ( ~  P)c ~   Q  )' ~   5Q  )    VQ  *$    wQ  *    Q   ' S    (     ( S  P(c S   Q) S   Q  * U   Q  * V   R   'O +    4   W  ( +  P)c +   5R  )' +   VR  ) ,   wR  * .   R  * /   R   '      &     (    P(c     Q)     R  *    S  *    7S   ' w    t   <  )$ w<  VS  ) xB  S  * z   T  * {   oT  * |   T  +      +    W  +           ' =    P     ( =  P( =  Q* ?   T  * @   %U  *. A   DU     '      `     (   P(   Q*    cU  *    U  *.    U   '     \   w  (   P(   Q*    U  *    &V  *.    [V   '          )}   V  *$ <  V  +    \   '          )}   V  *$ <  W  +       ,        J  (   P(y    Q)    W  -tmp    5W   ,{  Z    D     )} Z  cW  .$ \<  T/      0Pt   , K         )} K  W  *$ M<  W  +    7   ,b )    D     )} )  W  .$ +<  T/      0Pt   ,     d   w  (   P(   Q*    W  *    +X  *.    JX   ,     |     (   P)c    X  )'    X  )    X  *    Y  *    LY   ,n "    /  (   P(( /  Q*'    Y   b  1 s+         `  )$ s<  Y   1 h+           )$ h<  Y   1 ]+           )$ ]<  Y   1 R+           )$ R<  Z   1p G+           )$ G<  0Z   1 <+         7  )$ <<  QZ   ,        \  ($ <  P ,y          ($ <  P ,w          ($ <  P ,          ($ <  P ,/          ($ <  P ,          ($ <  P 1 y       L   ^  )$ y<  rZ  (y y   Q* {   Z   1 R      @     )$ R<  n[  ) SB  [  /      0Pt 0QQ  1e /      @     )$ /<  [  ) /B  $\  /      0Pt 0QQ  1          M  )$ <  P\  )    q\  *.    \   1 m        K  )$ m<  \  ) mK  ]  * o   ^  +      2    P    0Q` 2    P    0Q0 2    P    0Q0 +      +      +    W  2    P  
  0QP +    W  2    P  '  0Q@ 2    P  :  0Q@ /    P  0Q   R  1J            )$ <  _  )   _  )y     `  +         1c       &     )$ <  _`  (:    Q 1       v   ^  )$ <  `  )    ;a  +    ^6  +    ^6  +    ^6  +    ^6  +    ^6  +    ^6  +    ^6   17       h    )$ <  a  ))    b  )    c  )   Cd  )    d  2    j6    0Rw 0Sv 8%# 2    j6    0Rw 0Sv 8%# 2    j6  "  0Rw 0Sv 8%# 2    j6  @  0Rw 0Sv 8%# 2    j6  ^  0Rw 0Sv 8%# 2    j6  |  0Rw 0Sv 8%# /    j6  0Rw 0Sv 8%#  1        v     )$ <  e  )    e  +    ^6  +    ^6  +    ^6  +    ^6  +    ^6  +    ^6  +    ^6   1 1      h  J   )$ 1<  pf  )) 1   Rg  ) 1   h  ) 2  h  ) 2   i  2    j6    0Qw 0Sv 8%# 2    j6    0Qw 0Sv 8%# 2    j6    0Qw 0Sv 8%# 2    j6    0Qw 0Sv 8%# 2    j6     0Qw 0Sv 8%# 2    j6  /   0Qw 0Sv 8%# /    j6  0Qw 0Sv 8%#  1             )$ <  i  )    -j  )    j  )r    j  .   T2         0QT 2         0QT +    w  +       J  1. C         c!  )$ C<  0k  ) C  k  )y C   0l  +      +      +      +    H   1          !  )$ <  l  ) !  .m  )y    m  +      +    w  +      +    
     1       ^   G"  )$ <  n  )   n  )y    o  +      +      +      +    H   , 
    z  #  )$ 
<  o  2      "  0Pt  2      "  0Pt  2      "  0Pt  2      "  0Pt  +      2      "  0Pt  2      "  0Pt  2      #  0Pt  2      #  0Pt  2      *#  0Pt  2      >#  0Pt  2      R#  0Pt  2      f#  0Pt  2    v6  z#  0Pt  2    \  #  0Pt  /    6  0Pt   1] 
         6$  )$ 
<  o  )y 
   p  2      #  0Q00R0 2      	$  0Q40R0 2      !$  0Q00R0 /      0Q40R0  1D D
      4  Y%  )$ D
<  Vp  )y D
   p  )> D
  Tq  )E D
  q  ) D
   #r  2    j6  $  0Su  2      $  0Q00R1 2    j6  $  0Rv 0Su  2      $  0Q40R1 2    j6  %  0Su  2    j6  ,%  0Rv 0Su  2      D%  0Q00R1 /      0Q40R1  1R 
         %  )$ 
<  Cr  )y 
   r  2      %  0Q00R0 2      %  0Q40R0 2      %  0Q00R0 /      0Q40R0  1H 	      l   &  )$ 	<  r  )y 	   *s  2      B&  0Q00R1 2      Z&  0Q40R1 2      r&  0Q00R1 /      0Q40R1  1= 	      X   '  )$ 	<  }s  )y 	   s  2      &  0Q00R0 2      &  0Q40R0 2      	'  0Q00R0 /      0Q40R0  1o 	      D   '  )$ 	<  t  )y 	   dt  2      p'  0Q00R1 2      '  0Q40R1 2      '  0Q00R1 /      0Q40R1  ,j q	       '  ($ q	<  P ,w b	       '  ($ b	<  P 1; F	      :   :(  )$ F	<  t  /    '  0Pt   1          (  )$ <  t  ) (  "u  *    ou  *    u  *    3v  2      (  0Qu /    '  0Pu     1          6)  )$ <  v  )    v  2      !)  0Q00R0 /      0Q40R0  1       L   )  )$ <  v  )    v  2      )  0Q00R1 /      0Q40R1  1 ^      l   *  )$ ^<  w  ) ^   .w  2      )  0Q00R0 /      0Q40R0  1 9      8   k*  )$ 9<  Ow  ) 9   {w  2      V*  0Q00R1 /      0Q40R1  , &       *  ($ &<  P ,        *  ($ <  P 1%       :   *  )$ <  w  /    k*  0Pt   1       F   O+  )$ <  w  )    x  2      >+  0Qt /    *  0Pt   1 u      x   +  )$ u<  Fx  )y u   ox  /      0R0  1          1,  )$ <  x  )y    ;y  )_   y  )    y  +    j6  2      ,  0Qu 0R1 +    j6  +    j6  +    j6   1       r   {,  )$ <  vz  )y    z  /      0R0  1$       ^   ,  )$ <  z  )y    z  /      0R1  1M m      .   -  )$ m<   {  )y m   >{  /      0QQ0R0  1 R         g-  )$ R<  _{  )y R   }{  /      0QQ0R1  , =       -  ($ =<  P ,Q .       -  ($ .<  P 1       :   -  )$ <  {  /    g-  0Pt   1       2   ;.  )$ <  {  2      *.  0Qt /    -  0Pt   1          .  )$ <  	|  )y    =|  /      0R0  1         E/  )$ <  w|  )y    }  )_   }  )    }  2    j6  .  0Qv  2      /  0Qu 0R1 2    j6   /  0Qv  2    j6  4/  0Qv  /    j6  0Qv   1          /  )$ <  T~  )y    ~  /      0R0  1       |   /  )$ <  ~  )y    ~  /      0R1  1 p      h   *0  )$ p<    )y p   5  /      0QQ0R0  1 O      8   {0  )$ O<  V  )y O     /      0QQ0R1  , :       0  ($ :<  P , +       0  ($ +<  P 1       :    1  )$ <    /    {0  0Pt   1       2   O1  )$ <    2      >1  0Qt /    0  0Pt   1          1  )$ <    )y    B  /      0R0  1         Y2  )$ <  |  )y      )_     )      2    j6  2  0Qv  2       2  0Qu 0R1 2    j6  42  0Qv  2    j6  H2  0Qv  /    j6  0Qv   1:          2  )$ <  Y  )y      /      0R0  1v       |   2  )$ <    )y      /      0R1  1 p      `   >3  )$ p<    )y p   :  /      0QQ0R0  1e O      8   3  )$ O<  [  )y O     /      0QQ0R1  , :       3  ($ :<  P , +       3  ($ +<  P 18       :   4  )$ <    /    3  0Pt   1       2   c4  )$ <    2      R4  0Qt /    3  0Pt   19       2   4  )$ <     1c       d   4  )$ <  4  )_     )      +    j6   1 t      ,   5  )$ t<     1 _         85  )$ _<     1 G      .   c5  )$ G<  ,   1 /         5  )$ /<  M   ,         5  ($  <  P ,A        5  ($ <  P 3       :   6  4$ <  n  /    5  0Pt   3,   T# 2   ^6  4$ <    2n#   M6  0Qt /# 5  0Pt   5  5K K 5  	5R R  !     (#   7  x	      &x  % [  +;   M M{	 ! 9T   7  Mf     Ox     . int X  0      # $I    ,[       0m      C  D   	 J   	      
       G L   	     
       M  {  CR }     ~   PAR    \    5    FCR     ( -  T  CR1     CR2    +    8    SR     EGR            )     CNT    $PSC    (ARR    ,RCR    0 	   4c 
   8
    <     @    DDCR    H    LOR    P    ;     T  SET  6 I "      ,f   D rf   U 	e   /  s   ^ /   	;   ?  
    `       G    b ?  ?    
x   p 
/   
1   _k 
2   	 
2    
2    
2   _x 
3     	v    
      $
7c  t
 
9    
  
:   Q 
;   n 
<    
=    
>   9b 
?   
 
@   `} 
A     B| 
J  E_ 
K    
L   
Nv    B 
Qv   	    
     
]   
^   / 
_    
a  B| 
bc     	    
      oz 
u3  3 
v3   C 
w    ;   Y h
c  _p 
3   _r 
   _w 
    
B    
B   _bf 
   
   { 
  s3 
   3 
  $Y 
  ( 
8  ,_ub 
  0_up 
3  8_ur 
   <_ 
>  @Y 
N  C_lb 
  DH 
   L  
  P 
  T 
k  Xv 
`  \:	 
   d                     .T (
9    
;    k 
@   
@   
@  * 
B   
 
C
  - 
F   0)V 
G
  4 
I   8 
K
  < 
N  @RQ 
O   D
 
P  HW 
Q
  LcZ	 
T   P 
U  TA 
xe
  X! 
|  H!~	 
}  L! 

  !,	 
j  !~ 

     [   c                                         8       $  	;   N  
    	;   ^  
     Q 
9  "	 
#   
%    
&   i 
'   j  ^  "Un 
?   
@    
A  X  
BT    	T     
    
Y	  u 
[     
\   
]	  X
 
^  $	B 
_   Hz 
`   P	 
a  X 
b`  h
 
c`  p. 
d`  xE 
e
   
f
   
g   h 
h`   
i`  o 
j`   
k`  8 
l`    
m    	  
  
    	  
  
    	  !
  
    
rE
  S 
uE
   k 
vU
  x 	3  U
  
    	   e
  
    #
W
  $.T 
n  ${ 
w!
   	  
  
    
 
  %
     
    %
      
  
  	^  
  
    . 
   v 
  ;   8  M  s UM %  U"  =
  ;   CC  r    : F)  0A  y C      F    J   M M    P    S    V    [   t ^     c   $3 f   (B l   ,  qN  ;   x$     (        $  Z `      <   O C  4 /  5   8    <    @    D    H;    L    P    T    XN    \   %     4    \ 4       ?b  a A    / D    G    K    N     V  \   ^     a   d d    g    k   - p    t    ' wm  &;     a  c d    O     &;   @  
 # < U a   k   <   !   < "b  y #@  } $  O &C  8 '  9   	    
     (L  @  5 C    ^ F   F I    L     N  S+   T     W     Y
  ^    `     b    d    f    h   ] j   k l    0 n6  ' =         ( =  P(y =   Q) =     *tmp ?      +W %       1  )} %  (  ,$ '1  I  -         .h          b  )$ 1  \   +          ($ 1  P +R          ($ 1  P .             )$ 1  }  (*    Q . l      X   .  )$ l1    (  m.  Q, o        .  G  # R   o  )$ G1  6  )  Go  p   +  .5        |     )$ 1    )      )       .        h     )$ 1  .  )    h  )       .       ^   V  )$ 1    )      )    &   . m      `     )$ m1  R  ) m   p  /      0QQ0R0  .Z  M      .     )$ M1    ) M     /      0QQ0R4  .z /      L   I  )$ /1    ) /     /      0QQ0R0  .X            )$ 1    )    -  /      0QQ0R4  .E            )$ 1  N  )y    w  /      0R0  .O J           )$ J1    )y J   C  )_ J    ) J   	  1      R  0Qv  1      k  0Qu 0R4 1        0Qv  1        0Qv  /      0Qv   .            )$ 1    )y      /      0R0  .       r   8  )$ 1    )y      /      0R4  .       L     )$ 1  *  )y    H  /      0QQ0R0  .       $     )$ 1  i  )y      /      0QQ0R4  .# !         $  )$ !1    )y !     /      0R0  ."            )$ 1    )y      )_     )    c  1        0Qv  1        0Qu 0R4 1        0Qv  1        0Qv  /      0Qv   .{ f         .  )$ f1    )y f     /      0R0  .W #      r   x  )$ #1  /  )y #   X  /      0R4  .        L     )$ 1    )y      /      0QQ0R0  .       $     )$ 1    )y      /      0QQ0R4  .:       :   Y  )$ 1    /      0Q00R0  .       t     )$ 1     )_   ~  )      1        0Q00R1 /      0Ru 0Sv   .r e      :     )$ e1    /      0Q00R0  . L      &   P  )$ L1    /      0Q00R1  . 6      0     )$ 61    /      0Q00R0  .*             )$  1  ;  /      0Q00R1  +          ($ 1  P +:          ($ 1  P 2w        :   Q  3$ 1  Y  /      0Pt   2            3$ 1  w  3     4   T1        0Pt  1         0Qt 1        0R3 /      0QT    5K K 5  5n n 5  5        (#  7  
      ,  N( [  +;   M M{	 ! 9T   7  Mf     Ox     . int X  0      # $I       ,[       0m      C  D   	 J   	     
       G L  	   "  
       M"  {  CR }     ~   PAR    \    5    FCR     ( 2    SR     DR    BRR    CR1    CR2    CR3    k         ;     T  SET  (   6 I "=  C    	,f   D 	rf   U 
e   	  s 	^  ^ 	   	;     
    	   	    G 	j   b 	  ? 	2   x   p /.   1.   _k 2   	 2    2    2   _x 34     	  D  
      $7  t
 9    
  :   Q ;   n <    =    >   9b ?   
 @   `} A     B| J  E_ K    L   N    B Q   	0    
     ]K   ^K   / _    aQ  B| b     	a  a  
    g  oz u  3 v   C w    ;   Y h  _p    _r    _w     B    B   _bf h      { 0  s3 *   3 T  $Y x  (   ,_ub h  0_up   8_ur    <_   @Y   C_lb h  DH    L  H  P   T   Xv   \:	    d        0             .T (9    ;    k @   @   @  * B   
 C	  - F   0)V G	  4 I   8 K
  < N.  @RQ O   D
 P.  HW Q
  LcZ	 T   P U  TA x	  X! |K  H!~	 }  L! 
  !,	   !~ *
     [        N    0  N      %  0  S  x    0  S      Z         0   ~  	;     
    	;     
     Q   "	 #   %    &   i '       "Un ?:   @:    A:  X  BT    	T   J  
    YK	  u [     \   ]K	  X
 ^D  $	B _   Hz `   P	 a  X b  h
 c  p. d  xE e[	   fk	   g   h h   i  o j   k  8 l    m    	  [	  
    	  k	  
    	  {	  
    r	  S u	   k v	  x 	  	  
    	   	  
    #W	  $.T nJ  ${ w{	   	  	  
    
 	  %
     	  .  %
      $
  
  	  :
  
    .    v   ;   8x
  M  s UM %  U"  =R
  ;   C
  r    : F
  0AA  y C      F    J   M M    P    S    V    [   t ^     c   $3 f   (B l   ,  q
  ;   x~     (      L  ~  Z `C   C   < A  O 
  4   5 0  8 Z  < Z  @ Z  D Z  H; Z  L Z  P    T    XN    \   %T  T     I  \      `  ?  
 A     G   
 J   # M    T    W   j
 [    p ]w  ;     V  t  w
 $ ! "% # d	       @      <           $    &   (    ,    . q  0 q  4O 
  8m (  9
 (  :    <       -  & 
 	# 4    'y	 	    ( 	     )8$   )V$   )j$   )$   )$   )$   )%   )(%   )\%   )p%   )%   )%   )%   )&   ) &   )V&   )t&   )&   )&   )&      * B	x
         2  'y	 B	    +tmp D	2    ,    O  -PP     *
 /	x
         t  'y	 /	    ,      -PP  *	  	x
      h     'y	  	    +tmp 	2  n   &
          '} q    (y	     )       &1        /  '} q    (y	     )       &     ,   o  '} q    (y	     )       &     ,     '} q  4  (y	   U  )       &X {         '} {q  s  (y	 }    )       &!	 k         .y	 k  P &
 ]       9  .y	 ]  P *M <x
  ' b     'y	 <    ' <     '\ <    ' <     . <    )8'    &?     X   )  '} q  "  (i    \  /y	   T0        -Pt  0        -Pt  ,      -Pt   &     
   i  '} q    (y	     )    *   &     >     '} q    (y	     )    O   &     
     '} q  2  (y	   S  )    t   &	     0   )  '} q  r  (y	     )       1
           T  'y	      1t            'y	     (      (	    +   1	 rx
      6     'y	 r  J  ( t      1C	 Ox
      6     'y	 O    ( Q      1n 4x
      2   @  'y	 4  ,   1 x
      2   k  'y	   f   1 x
      2     'y	      2          .y	   P 2	          .y	   P 2          .y	   P 2        *  .y	   P 2+        O  .y	   P 2        t  .y	   P 2          .y	   P 2 r         .y	 r  P 3n          'y	     (M      (    B  (	      (
      (i    C  0      H  -Pt  )      0      e  -Pt  0      y  -Pt  0        -Pt  0        -Pt  0        -Pt  0    t    -Pt  ,    8  -Pt   4 x
      h   2  'y	     )      0      !  -Pt  ,      -Pt   4@ xx
      `     'y	 x    )      0      y  -Pt  ,      -Pt   1 x
           'y	   3  (`
     u  )      )      ,      -Pt   1* x
      D     'y	     )       1	 x
      :   O  'y	     )       14	 gx
      l     'y	 g    )      )       1G 3x
      d     'y	 3    (i 5   9  )      0        -Pt  )      ,      -Pt   1
 x
      v   A  'y	     5       /    |  1 x
      p   |  'y	     (i    (   1	 x
           'y	   ~  '_      '    P  +tmp k    6         /    l ,      -RQ  1 ix
         q  'y	 i    '_ i  /  ' i   t  +tmp kk    ,      -QQ  1 <x
      R     'y	 <    '_ <  V  ' <      1	 x
      H     'y	     '_   K  '       1 x
           'y	     '_   4  '      '      +tmp 2    (     L  )      0    9    -Pt -Q -R0-Sw -} v  ,    9  -Pt -Q -R0-Sw -} v   1<
 hx
  '      'y	 h    '_ h    ' h   =  ' h     +tmp j2    (  k     )(   0"( 9    -Pt -Q-R0-Sw -} v  0Z( 9    -Pt -Q-R0-Sw -} v  ,x( 9  -Pt -Q@-R0-Sw -} v   2          .y	   P 2        -  .y	   P 1 x
      &   h  'y	   &  ,      -Pt   1 x
           'y	   ]  '      '      0        -Pt  ,      -Pt   1/
 nx
         6  'y	 n  .  'N
 n   {  0      %  -Pt  ,      -Pt   1Z 2x
      j     'y	 2    0      t  -Pt  ,      -Pt   7	 x
  n' ^     8y	     0'     -Pt  ,'   -Pt   9  9  :  9
 
 9  9K K  X   !  (#   7  h        + . [  +B   M M{	 ! 9[   7  Mm     O      i)   int X  7      # $P    ,b       0t          <            	C  D   
	 J      (        
G L(     H      8  
 MH  f  w     q    ARG    CMD                	             $    (    ,    0STA    4ICR    8     <    @     H f  L        v       X  B     T  SET  6 I "      ,m   D rm   U 	e     s   ^    B         -       G    b   ?    
   p 
/   
1   _k 
2   	 
2    
2    
2   _x 
3   N  C          $
70  t
 
9    
  
:   Q 
;   n 
<    
=    
>   9b 
?   
 
@   `} 
A     B| 
Jp  E_ 
Kp    
Lp   
NC    B 
QC            
]   
^   / 
_    
a  B| 
b0               oz 
u   3 
v    C 
w    B   Y h
0  _p 
    _r 
   _w 
    
I    
I   _bf 
   
   { 
  s3 
   3 
  $Y 
  ( 
  ,_ub 
  0_up 
   8_ur 
   <_ 
  @Y 
  C_lb 
  DH 
   L  
  P 
N  T 
8  Xv 
-  \:	 
   d    N  N          Y  N   .T (
9    
;    k 
@r   
@r   
@r  * 
B   
 
CT
  - 
F   0)V 
Gi
  4 
I   8 
Kz
  < 
N  @RQ 
O   D
 
P  HW 
Q
  LcZ	 
T   P 
U  TA 
x2
  X! 
|  H!~	 
}  L! 

  !,	 
7  !~ 

     [   0       N                  N                 N       B         B   +       Q 
  "	 
#l   
%l    
&   i 
'r   7  +  "Un 
?   
@    
A  X  
B[    [         
Y	  u 
[     
\   
]	  X
 
^  $	B 
_   Hz 
`)   P	 
ax  X 
b-  h
 
c-  p. 
d-  xE 
e	   
f	   
g   h 
h-   
i-  o 
j-   
k-  8 
l-    
m      	        	        	      
r
  S 
u
   k 
v"
  x    "
         2
      #
WT
  $.T 
n  ${ 
w	     d
      
 d
  %z
  N   o
    %
      
  
  +  
      	. 
N  	 v 
T  B   8
  M  s UM %  U"  =
  EG  E G     J   c N    R   + U   l X    t$ [
  a   c     h   . k   7 n    r     uR  {  u }            /        $        v     &    ) T   E  '   b  (       & j   +      ' j    ' j   `  'Y j    (H l     ( p     ),     *Pt  +$, p  *Pt *Q0     & C   D) L     ' C  9  ( G      &    ( \   U  '     (       &|    l* T    '   4  '      '      (H      (      )*     *Pt  +* p  *Pt *Q0  & }   ( <   $  ' }    (    U   ,r ]       0     ' ]  s  ' ]     - _  \(o `     )        *Pu *Q\ +    U  *Pu *Qt *R
  , E       *   9  ' E    ' E     - G  d(o H   (  )      (  *Pt *Qd +      *Pt   , ,       0     ' ,  G  - .  \(o /   e  )        *Pu *Q\ +    U  *Pu *Qt *R
  ,`    / 0   K  '     '      -   \(o      )2/   -  *Pu *Q\ +>/ U  *Pu *Qt *R
  ,    . 0     '     'Y     -   \(o     *  )/     *Pu *Q\ +/ E  *Pu *Qt *Rv   ,    . *   _  '   I  '    g  -   d(o      ).   N  *Pt *Qd +.   *Pt   ,K    . *     '     -   d(o      ).     *Pt *Qd +.   *Pt   ,        0   T  '     -   \(o      )      6  *Pu *Q\ +    U  *Pu *Qt *R
  ,        0     '   -  'R    K  -   \(o    x  )        *Pu *Q\ +    U  *Pu *Qt *R
  ,O    \. 2   i  '     '      -   d(o      ).   X  *Pt *Qd +.   *Pt   , l   ,. 0     ' l    ' l     - n  \(o o   @  )L.     *Pu *Q\ +X. U  *Pu *Qt *R
  ,. N   - .   n  ' N  _  - P  d(o Q   }  )".   ]  *Pt *Qd +(. 
  *Pt   , 7   - &     ' 7    - 9  d(o :     )-     *Pt *Qd +-   *Pt   ,    - 0   s  '     '      - !  \(o "     )-   U  *Pu *Q\ +- U  *Pu *Qt *R
  ,    t- 4     '   >  -   \(o 	   j  )-     *Pu *Q\ +- U  *Pu *Qt *R   ,?        0   w  '     -   \(o      )      Y  *Pu *Q\ +    U  *Pu *Qt *R
  ,        0     '     '      -   \(o      )        *Pu *Q\ +    U  *Pu *Qt *R
  ,e        0     '   0  '    N  -   \(o    {  )      {  *Pu *Q\ +    U  *Pu *Qt *R
  ,        0   *  '     '      -   \(o      )        *Pu *Q\ +    U  *Pu *Qt *R
  ,        0     '     '    "  -   \(o    O  )        *Pu *Q\ +    U  *Pu *Qt *R
  ,\ v   D- 0   L  ' v  n  'i v     - x  \(o y     )d-   .  *Pu *Q\ +p- U  *Pu *Qt *R
  ,) ^   - 0     ' ^    'i ^     - `  \(o a   #  )4-     *Pu *Q\ +@- U  *Pu *Qt *R
  ,n F   , 0   n  ' F  B  ' F   `  - H  \(o I     )-   P  *Pu *Q\ +- U  *Pu *Qt *R
  , .   , 0     ' .    ' .     - 0  \(o 1     ),     *Pu *Q\ +, U  *Pu *Qt *R
  ,    , 0     '     '    4  -   \(o    a  ),   r  *Pu *Q\ +, U  *Pu *Qt *R
  , 
           '     '       ,             '      ,           !  '      , 
  `, $   j  '     . j  Q(    %     ,    V*      '   ^  '.      /tmp    | ,    P*      '      ,T t
  ,* $   .  ' t    .] t.  Q( v        , g   $*    _  ' g  (   ,? V
           ' V  I   , I
  *      ' I  j   ,h )
      
     ' )    .^ )  Q ,             '      0 
  ) 8   1     2< G  t3        f   $  (#  7        J  . int  ;   X  R   B   M M{	 7   y    . O B   R           %      [  +R    Mg    Oy               ,      0   	C  D  
	 J    O  ;    ?  
G LO    o  ;    _  
 Mo  6 I "      	,g   D 	rg   U 
e;   	  s 	  ^ 	   R     ;    	   	)    G 	   b 	  ? 	   y   p /   1   _k 2)   	 2)    2)    2)   _x 3   1  &    ;      $7  t
 9)    
  :)   Q ;)   n <)    =)    >)   9b ?)   
 @)   `} A)     B| JS  E_ KS    LS   N&    B Q&     c  ;     ]   ^   / _)    a  B| b   c      ;      oz u  3 v   C w)    R   Y h  _p    _r )   _w )    Y    Y   _bf    )   {   s3    3   $Y   (   ,_ub   0_up   8_ur )   <_   @Y   C_lb   DH )   L    P 1  T   Xv   \:	 )   d )   1  1    n  )    <  1  .T (9n    ;)    k @U   @U   @U  * B)   
 C7	  - F)   0)V GL	  4 I)   8 K]	  < N  @RQ O)   D
 P  HW Qc	  LcZ	 T)   P Un  TA x	  X |  H~	 }c  L t	  ,	   ~ 	   t  [ t    )     1      )    {        1      )      )     1       R     ;    R     ;     Q   	 #O   %O    &)   i 'U       Un ?   @    A  X  B`    `     ;     Y  u [;     \n   ]  X
 ^  $	B _)   Hz `   P	 a[  X b  h
 c  p. d  xE e   f   g)   h h   i  o j   k  8 l    m)    t    ;    t    ;    t    ;     r  S u   k v	  x   	  ;    ;   	  ;    !W7	  ".T n  "{ w   t  G	  ;    
 G	  #]	  1   R	    #t	  )    z	  i	    	  ;    	. 1  	 v 7  
 cn  B   C	   E
   x F
   G1
  b I[
   Lz
      
  B    	     1
  B   	  n   0    
     U
  B   U
  n   0    M   7
     z
  B   B      a
   O	  
  T
  
 V
   drv W
  lun X
  nbr Y  	    
  ;     
  
  ;     
   [
  $c 6
     %           &        
   _  '_ n  O  (    _  )PP)Q0  &  n       <     '_ nn  p  *lun n     + p     ,ret q      & b   / 
   
  *drv b
  F  '_ bn  g  (/ 
  )PP)QQ)R0  -@ E   D/ H   *drv E
    ._ En  Q*lun E     ,ret G     + H   a    I   '  (#  7         w  2 [  +;   M M{	 7  M[     Om     . int X  0          ,P       0b                   	C  D   
	 J               
G L     !        
 M!  {  CR }     ~   PAR    \    5    FCR     ( 1    w     q    ARG    CMD                	             $    (    ,    0STA    4ICR    8     <    @     H   L                 6 I "      ,[   D r[   U 	e     s   ^    ;   .      O       G    b .  ?    
m   p 
/   
1   _k 
2   	 
2    
2    
2   _x 
3   p  e          $
7R  t
 
9    
  
:   Q 
;   n 
<    
=    
>   9b 
?   
 
@   `} 
A     B| 
J  E_ 
K    
L   
Ne    B 
Qe            
]   
^   / 
_    
a  B| 
bR               oz 
u"  3 
v"   C 
w    ;   Y h
R  _p 
"   _r 
   _w 
    
B    
B   _bf 
   
   { 
  s3 
   3 
  $Y 
  ( 
'  ,_ub 
  0_up 
"  8_ur 
   <_ 
-  @Y 
=  C_lb 
  DH 
   L  
  P 
p  T 
Z  Xv 
O  \:	 
   d    p  p          {  p  .T (
9    
;    k 
@   
@   
@  * 
B   
 
Cv
  - 
F   0)V 
G
  4 
I   8 
K
  < 
N  @RQ 
O   D
 
P  HW 
Q
  LcZ	 
T   P 
U  TA 
xT
  X 
|  H~	 
}  L 

  ,	 
Y  ~ 

     [   R       p                  p               '  p       ;   =      ;   M       Q 
(  	 
#   
%    
&   i 
'   Y  M  Un 
?   
@    
A  X  
BI    I         
Y	  u 
[     
\   
]	  X
 
^  $	B 
_   Hz 
`{   P	 
a  X 
bO  h
 
cO  p. 
dO  xE 
e	   
f 
   
g   h 
hO   
iO  o 
jO   
kO  8 
lO    
m      	         
        
      
r4
  S 
u4
   k 
vD
  x "  D
         T
       
Wv
  !.T 
n  !{ 
w
     
      
 
  "
  p   
    "
      
  
  M  
      	. 
p  	 v 
v  #;   8  $M  $s $UM $%  #;   C'  $r  $  : F  0A  y C      F    J   M M    P    S    V    [   t ^     c   $3 f   (B l   ,  q2  #;   x  $  $ $( $ $ $       Z `      <   O '  4   5   8   <   @   D   H;   L   P    T    XN    \   "         \   EF  E G     J   c N    R   + U   l X    t$ [  #;   G  $  $s $ $ $ $ $u $  I PQ    #;   Y  $ $D $ $" $ $ $z $2 $C   qL   s     u    w    y    {    }                     < F  O '          $   (    ,    0   4    8    <    @ L  DCSD &  dCID &  t           6       W  %hsd ?6  & \   /    v  ' ^    ( P       (g G       ( >       ) 4/      *hsd 4    +/ v   6  ) *         *hsd *    +       )S         B  *hsd      +       ) /    z  , z    -/   .QP  L  &     /      +/    /          +       /          +       /          +       0           `  1    (  1]    T  2      -      .QP.RQ  0e    /      1_     1      1|      2    #  -/   .QP.RQ.SR  0    /    J  1_   B  1    n  1|      2      -/   .QP.RQ.SR  04              1_     1      1|    =  1    i  2      -    (  .QP.RQ.SR.} S  0            b  1_     1      1|      1    9  2    f  -    4  .QP.RQ.SR.} S  3G m       3W f       4 ]          0 H   0      2 J     +
0 L  +0 @   5  e5  a5  5N N J5  B5  H5( ( G5  A5  @5  3 ^   *  (#  7        1  :6 int  ;   X  R   B   M M{	  k   7       . [  +R    Mr    O            ,       0   C  D   	 J   	     
;      G L  	   3  
;    #   M3  6 I "W  ]    ,r   D rr   U 	e;     s x  ^    	R     
;       )    G    b   ? L   
   p 
/H   
1H   _k 
2)   	 
2)    
2)    
2)   _x 
3N     	  ^  
;      $
7  t
 
9)    
  
:)   Q 
;)   n 
<)    
=)    
>)   9b 
?)   
 
@)   `} 
A)     B| 
J  E_ 
K    
L   
N    B 
Q   	J  '  
;     
]e   
^e   / 
_)    
ak  B| 
b   '  	{  {  
;      oz 
u  3 
v   C 
w)    R   Y h
  _p 
   _r 
)   _w 
)    
Y    
Y   _bf 
   
)   { 
J  s3 
D   3 
n  $Y 
  ( 
  ,_ub 
  0_up 
  8_ur 
)   <_ 
  @Y 
  C_lb 
  DH 
)   L  
b  P 
  T 
  Xv 
  \:	 
)   d )       J  2  )         .T (
92    
;)    k 
@   
@   
@  * 
B)   
 
C  - 
F)   0)V 
G	  4 
I)   8 
K!	  < 
NH  @RQ 
O)   D
 
PH  HW 
Q'	  LcZ	 
T)   P 
U2  TA 
x  X 
|e  H~	 
}'  L 
8	  ,	 
  ~ 
D	   8  [ 8    )   h    J  h  )    ?  J  m      J  m  )    t  )       J     	R     
;    	R     
;     Q 
  	 
#   
%    
&)   i 
'       Un 
?T   
@T    
AT  X  
Bk    	k   d  
;    
Ye  u 
[;     
\2   
]e  X
 
^^  $	B 
_)   Hz 
`   P	 
a  X 
b  h
 
c  p. 
d  xE 
eu   
f   
g)   h 
h   
i  o 
j   
k  8 
l    
m)    	8  u  
;    	8    
;    	8    
;    
r  S 
u   k 
v  x 	    
;    	;     
;    
W   .T 
nd   { 
w   	8  	  
;    
 	  !!	     	  H  !8	  )    >	  -	  	  T	  
;    . 
   v 
   c2   Ny   "0Uc
  l VB    drv WB   ] XB   2 YB    ZB   id [`    \`   $ ]`   
 ky   ( ly    vy    wy    xy   z yy     zy   $K {y   ( |y   ,win }c
  0 	B   t
  #;    t ~	  
  fs 
   id `    B    B    y    w	   0    t
  " 
  "0m  obj 
    B   err B    w	   y   X y    T y   $* m  ( s  ,buf c
  0 B   y   $FIL 
  O B   %R     &  & & & &%     C   E   x F   G>  b Ih   L       B        >  B   m  y   0         b  B   b  y   0    M   D      B   B   J   n   O     >   @   	8    
;    8 A  d Bt
  2 Cy  '  3   '  4   '  5  '  6   (? Ky          ) < 0    V  **0 V  +Q     ,  ` 0   R,  (#  7        Q  : k  Sk  qY rf t	 uK v  {@@ |o ~2
 k      =	 tA  p R
 	^ 
d r o K  w	  qT QG   r^ W kZ	 8 iK   a} 0: `=  f  x ! "4z #l7 $	 % & '
 (
 ) **
 + ,4 -T	 . /o 0 1v 2wu 3 45 5 6. 7 8 9J : ; < ?q @% A

 B< C. D E	 F Ge H. I> J KH
 L:9 M
 N# Qs T\ WE [D \
 ]> ^ _c ` [  +}  M M{	 ! 9  7  M    O    . int X  r    # $  	   ,  	   0  	    
  2     
  B     C  D  	 J  
  i     Y  G Li  
       y   M    TIR                   RIR                 E  FR1    FR2    x !     MCR    MSR   TSR   D   I   IER   ESR   BTR       y         FMR          H           !   "   #2    $  @ 
      W 
       
       
       
E        %Q  {:  CR }    ~  PAR   \   5   FCR    (   
  V     	F  (         ^      IDR   ODR      I   AFR V    k [  -	  CR /   CSR 0    1  7  CR 9   K :  ` ;  CIR <  X)
 =  o< >   ?   @  8} A    B  $ C"  ( D  0n E  4@ F  8 G  <bL H  @ I  D J"  Hl
 K  Pn L  T M  X N  \r O  `I P  d Q"  h R  pCSR S  t: T"  x U  8> V  Z W  k X  {	 Y  k Z    [  	  w    q   ARG   CMD            	          $   (   ,   0STA   4ICR   8    < "  @    H 	  L    
  
        T'  CR1    CR2   +   8   SR    EGR         )    CNT   $PSC   (ARR   ,RCR   0 	  4c 
  8
   <    @   DDCR   H   LOR   P  
    SR    DR   BRR   CR1   CR2   CR3   k      3  }    B       6 I "      	,  D 	r  U 
e  	'  s 	  ^ 	'   
}  7     	X   	   G 	   b 	7  ? 	     p /   1   _k 2  	 2   2   2  _x 3   y  
n         $7[  t
 9   
  :  Q ;  n <   =   >  9b ?  
 @  `} A    B| J  E_ K    L   Nn    B Qn   
        ]   ^   / _   a  B| b[     
          oz u+  3 v+   C w   }  Y h[  _p +   _r   _w         _bf      {   s3    3   $Y   ( 0  ,_ub   0_up +  8_ur   <_ 6  @Y F  C_lb   DH   L    P y  T c  Xv X  \:	   d !  y  "y  "  "  "     y  #.T (9    ;   k @   @   @  * B  
 C  - F  0)V G  4 I  8 K  < N  @RQ O  D
 P  HW Q  LcZ	 T  P U  TA x]  X |  H~	 }  L   ,	 b  ~      [   [  !    "y  "  "  "       !    "y  "  "  "     !  0  "y  "     
}  F     
}  V      Q 1  $	 #   %    &  i '   b  V  $Un ?   @    A  X  B   
       Y  u [    \   ]  X
 ^  $	B _  Hz `  P	 a  X bX  h
 cX  p. dX  xE e   f	   g  h hX   iX  o jX   kX  8 lX    m   
       
  	     
       r=  S u=   k vM  x 
+  M     
  ]     %W  &.T n  &{ w   
       
   '  "y       '  "       
V       . y   v   }  8  M  s UM %  }  C0  r    : F  ?   A    D  T G  Y J  ^ N  5 Q   V    [;  a  > c   F f  N i  m l  V p    s  x,  
 z    }  4Z          \           ,  F   (   ,+   0   4   8   <   @   D   H   L   P;   T   X I 7  4Ch  7 E    H  ~ K   N  w Q   T  PLL W   3 X  ]   _    b  F e   h   k   m ns  ?  Pin A    D  + G  ) J   M    O  }  U-      0A  y C     F   J  M M   P   S   V   [  t ^    c  $3 f  (B l  ,  q-  }  x     (        	  Z `      <   O 0  4   5   8   <   @   D   H;   L   P   T   XN   \ :  '  "       \   }  @"    ] E b  Q   H  	"  M  a O    R   U   Y   \  q _   b   e   h  N k  < n   M q2  (vK   x    |  {            9             $ ~            IDE   RTR   DLC        V           IDE   RTR   DLC          (    (W   W   <    -      $      E  E G    J  c N   R  + U  l X   t$ [h  }  G    s     u   I P  	   q{   s    u   w   y   {   }            C   C   <   O 0   I      $ I  (   ,   0   4   8 O  < O  @ {  DCSD U  dCID U  t 
      
  e        ?  a A   / D   G   K   N    Vp  (}    a  c d    O   	  (}  +  
 # < U a   k   <   !   < "  y #+  } $  O &0  8 '  9 '  
O        (7  S   T    W    Y  ?:  
 A    G  
 J  # M   T   W  j
 [   p ]  }    V  t  w
 $ ! "% # d	   E  	  @D    D    < :   J       $   & J   (   ,   . O  0 O  4O 0  8m   9
   :   <            }  f          c   N   )0U!  l Vf    drv Wf   ] Xf   2 Yf    Zf   id [v    \v   $ ]v   
 k   ( l    v    w    x   z y     z   $K {   ( |   ,win }!  0 
f   !  *   t ~   !  fs !   id v    f    f            [    !  " !  )0"  obj  "    f   err f           X     T    $* "  ( "  ,buf !  0 f      +FIL "  O f   }  "       %   "  C+#   E:#   x F:#   G^#  b I#   L#   !"  :#  "f    +#  !"  ^#  "f   ""  "   "[    @#  !"  #  "f   "#  "   "[    q   d#  !"  #  "f   "f   "   #   O"  #   >#   @  
  #     8 A#  d B!  2 C"  ! 6 ,p# k  =$  - $  U #  d $  -$ @]  D  .hsd Be    -) D  D  -) E    -( GP     -h0 MK    -1 N  l  /& )1    $  0 )  P0
 )  Q 1G*   `1 x   &  2N& J     2C     3txt &  4id     5x1 `   %  4id   -  61 /  %  7PD  7Q07Ru 7St  61 /  %  7P7Q`D 7}u 7}v 7}w 7}t  61 /  %  7P 81 /  7P  7Q7S:  8n1 /  7PD  7Q0  
  (&    1 1'   1 D   '  9id   @  2d' J   m  2C     :   t;     <txt &  :V/   \661 /  &  7PD   6F1 /  &  7PD  7Q7 8X1 	0  7PD  7Q\7Rt 7St  =% \0    ,(  :   T5`0    F'  :   @ 5x0    c'  :   D 50    '  :   H 50    '  :   L 50    '  :   P 60 0  '  7Pw 7Q 7Rt  60 0  '  7Pu 7Q
!7Rt  60  0  (  7Pw 7QT 8
1  0  7Pu 7QT  =x. 1 <   t(  61 +0  Y(  7P   82 $  7PD 7Q
  =, p2 X   )  :    p62 70  (  7P   62 C0  (  7P  7Q}  62 $  (  7PD 7Q
 82 $  7PD 7Q
  =! 2 X   )  :    p662 70  B)  7PD   6F2 C0  _)  7PD  7Q}  6X2 $  })  7PD 7Q
 8b2 $  7PD 7Q
  > <0     =U& j2 L   )  62 N0  )  7PD   83 $  7PD 7Q
{  /, *3    P+  :[ -h  D: .  ::& /   ~53    U*  : 3  ~ 503    s*  : 5  ~ 6p3 Z0  *  7PD 63 f0  *  7P7Q4 63 r0  *  7P~ ?3 ~0  ?3 0  63 0  *  7P4 63 0  *  7P	7Q07R0 63 $  +  7PD 7Q
D 63 $  5+  7PD 7Q
R 83 $  7PD 7Q
Z  @ j   4 @  /  A& m    B n/  pB) o/  hC  +  Di   Y   5 5    +  Di   x   ?4 0  ?4 )  ?4 '  ?4 )  ?4 ,(  ?4 0  ? 4 )  ?$4 t(  ?(4 )  6H4 0  4,  7Pt 7Q   6N4 0  H,  7Pt  6X4 0  b,  7Pt 7Q  6`4 0  w,  7P
 6h4 0  ,  7Pt 7Q  64 (&  ,  7P7Q} 7R8 64 (&  ,  7P7Q} 7R8 64 (&  ,  7P7Q} 7R8 64 (&  -  7Pr7Q} 7R8 64 (&  ,-  7P7Q} 7R8 64 0  I-  7P  @7Q  64 (&  h-  7P7Q} 7R8 6 5 (&  -  7P7Q} 7R8 65 $  -  7Pp7Q8 6~5 (&  -  7P
7Q} 7R8 65 0  -  7P  @7Q  65 0  -  7Pd 65 (&  .  7P7Q} 7R8 65 (&  /.  7P7Q} 7R8 65 (&  N.  7P+7Q} 7R8 65 (&  m.  7P,7Q} 7R8 65 (&  .  7P-7Q} 7R8 65 (&  .  7P.7Q} 7R8 66 (&  .  7P7Q} 7R8 6J6 (&  .  7P
7Q} 7R8 6r6 (&  
/  7P
7Q} 7R8 66 (&  */  7P
7Q} 7R8 66 (&  J/  7P
7Q} 7R8 66 (&  j/  7P
7Q} 7R8 67 (&  /  7P
7Q} 7R8 8,7 (&  7P
7Q} 7R8  
  /     E  nF! ! F# #  )E<
 <
 E  oE% % kE  lEM M iFa a F  E	 	 vE, , F    E  IE  Ec c E, , GE   E  !E8 8 !*ER R !Ft t "F  EEL L XE  dF  F} } "    *0  (# 3 7  @        D int  @   0   X  W   G   M M{	  p   7       . O G      W           %      [  +W    Mw    O           ,      0   	C  D(  
	 J-    _  @    O  
G L_      @    o  
 M  6 I "      	,w   D 	rw   U 
e@   	  s 	  ^ 	   W     @    	    	)    G 	   b 	  ? 	      p /   1   _k 2)   	 2)    2)    2)   _x 3   A  6    @      $7#  t
 9)    
  :)   Q ;)   n <)    =)    >)   9b ?)   
 @)   `} A)     B| Jc  E_ Kc    Lc   N6    B Q6     s  @     ]   ^   / _)    a  B| b#   s      @      oz u  3 v   C w)    W   Y h#  _p    _r )   _w )    ^    ^   _bf    )   {   s3    3   $Y   (   ,_ub   0_up   8_ur )   <_   @Y   C_lb   DH )   L    P A  T +  Xv    \:	 )   d )   A  A    ~  )    L  A  .T (9~    ;)    k @e   @e   @e  * B)   
 CG	  - F)   0)V G\	  4 I)   8 Km	  < N  @RQ O)   D
 P  HW Qs	  LcZ	 T)   P U~  TA x%	  X |  H~	 }s  L 	  ,	 *  ~ 	     [   #  )     A      )            A      )      )     A       W     @    W     @     Q   	 #_   %_    &)   i 'e   *    Un ?   @    A  X  Bp    p     @     Y  u [@     \~   ]  X
 ^  $	B _)   Hz `   P	 ak  X b   h
 c   p. d   xE e   f   g)   h h    i   o j    k   8 l     m)        @        @        @     r	  S u	   k v	  x   	  @    @   %	  @    !WG	  ".T n  "{ w     W	  @    
 W	  #m	  A   b	    #	  )    	  y	    	  @    	. A  	 v G   q!
   s-    u-   w-   y-   {-   }-   -   -    	  
 c~  G   C
   E
   x F
   G
  b I
   L
      
  G    
     
  G   7
  ~   0    
     
  G   
  ~   0    R   
     
  G   G      
   O=
    
 >  $3 Z      $;3 \;      $G3 \;      %  i4D & 8    &g m       '#3 -   l8 \   %  (lun -G     (cmd -G   5  )E -    *res /     + 0!
  X,8 O     -P}  ,8 O    -P}  .8 O  -P}   /3     8 l     0lun G     1E 
    13 ~     1 0     2res      $ -  T,8 Z    -PQ-QR-RS 38 e  3(8 e  3F8 e  3L8 e  3Z8 p   /q3    7 l     0lun G   D  1E 7
  e  13 ~     1 0     2res      $ -  T,7 {  {  -PQ-QR-RS 37 e  37 e  37 e  37 e  37 p   /R3    7      0lun G   	  37    /y3    d7 (     0lun G   *  3r7   .7   -Pt   4,3 |   @7 $   O  0lun |G   K  3L7 p   5  i5e e c5  5    h5  b5  \ _    3  (# 3 7          H k  Sk  qY rf t	 uK v  {@@ |o ~2
 k      =	 tA  p R
 	^ 
d r o K  w	  qT QG   r^ W kZ	 8 iK   a} 0: `=  f  x ! "4z #l7 $	 % & '
 (
 ) **
 + ,4 -T	 . /o 0 1v 2wu 3 45 5 6. 7 8 9J : ; < ?q @% A

 B< C. D E	 F Ge H. I> J KH
 L:9 M
 N# Qs T\ WE [D \
 ]> ^ _c ` [  +}  M M{	 ! 9  7  M    O    . int X  r    # $  	   ,  	   0  	    
  2     
  B     C  D  	 J  
  i     Y  G Li  
       y   M    TIR                   RIR                 E  FR1    FR2    x !     MCR    MSR   TSR   D   I   IER   ESR   BTR       y         FMR          H           !   "   #2    $  @ 
      W 
       
       
       
E        %Q  {:  CR }    ~  PAR   \   5   FCR    (   
  V     	F  (         ^      IDR   ODR      I   AFR V    k [  7  CR 9   K :  ` ;  CIR <  X)
 =  o< >   ?   @  8} A    B  $ C"  ( D  0n E  4@ F  8 G  <bL H  @ I  D J"  Hl
 K  Pn L  T M  X N  \r O  `I P  d Q"  h R  pCSR S  t: T"  x U  8> V  Z W  k X  {	 Y  k Z    [  	  w    q   ARG   CMD            	          $   (   ,   0STA   4ICR   8    < "  @    H 	  L    
  	        T
  CR1    CR2   +   8   SR    EGR         )    CNT   $PSC   (ARR   ,RCR   0 	  4c 
  8
   <    @   DDCR   H   LOR   P  	  g  SR    DR   BRR   CR1   CR2   CR3   k        }    B     s  6 I "      	,  D 	r  U 
e  	  s 	  ^ 	   
}       	)   	   G 	   b 	  ? 	     p /   1   _k 2  	 2   2   2  _x 3   J  
?         $7,  t
 9   
  :  Q ;  n <   =   >  9b ?  
 @  `} A    B| Jl  E_ Kl    Ll   N?    B Q?   
  |      ]   ^   / _   a  B| b,   |  
          oz u  3 v   C w   }  Y h,  _p    _r   _w         _bf      {   s3    3   $Y   (   ,_ub   0_up   8_ur   <_   @Y   C_lb   DH   L    P J  T 4  Xv )  \:	   d !  J  "J  "  "  "   U  J  #.T (9    ;   k @n   @n   @n  * B  
 CP  - F  0)V Ge  4 I  8 Kv  < N  @RQ O  D
 P  HW Q|  LcZ	 T  P U  TA x.  X |  H~	 }|  L   ,	 3  ~      [   ,  !    "J  "  "  "       !    "J  "  "  "     !    "J  "     
}       
}  '      Q   $	 #h   %h    &  i 'n   3  '  $Un ?   @    A  X  B   
       Y  u [    \   ]  X
 ^  $	B _  Hz `  P	 at  X b)  h
 c)  p. d)  xE e   f   g  h h)   i)  o j)   k)  8 l)    m   
       
       
       r  S u   k v  x 
       
  .     %WP  &.T n  &{ w   
  `     
 `  'v  "J   k    '  "       
'       . J   v P  }  C  r    : F  ?+  Pin A    D  + G  ) J   M    O  0A  y C     F   J  M M   P   S   V   [  t ^    c  $3 f  (B l  ,  q6  }  x     (        	  Z `      <   O   4   5   8   <   @   D   H;   L   P   T   XN   \ :  '  "       \   }  @+    ] E b  Q   H  	+  M  a O    R   U   Y   \  q _   b   e   h  N k  < n   M q;   (      <    6      $      Er  E G    J  c N   R  + U  l X   t$ [!  }  G    s     u   I P}  	   q4   s    u   w   y   {   }                  < r  O          $   (   ,   0   4   8   <   @ 4  DCSD   dCID   t 	      
        ?  ?n  a A   / D   G   K   N    V)  (}    a  c d    O y  	  (}    
 # < U a   k   <H   !H   < "n  y #  } $N  O &  8 '  9 
  
  ^      (  ?  
 A    G  
 J  # M   T   W  j
 [   p ]j  }    V  t  w
 $ ! "% # d	     	  @      <          $   &   (   ,   .   0   4O   8m   9
   :   < g        ) 1    ,   '  *y	 1'  l  +    4   ,P  @,Q<    ) : T     *y	 '    - +  d.:      -   ` +: ?   ,P  @,Qd  /     4     03   P ^  /A L: T     03   P.`:       1   x 2z:    1   |  /     H     3hsd     4    4   Y  ,P @,Q4 4    4   w  ,P @,Q
  +    4   ,P @,Q4    / 9    J  3hsd     1 +  T.9      1   P 4: ?     ,P @,Q x "0 4: ?   *  ,P @,Q x "0 +4: ?   ,P @,Q x "0  / y    0     5 y  "  +    4   ,P  @,Q
     /k [h9 T     5 [  \  1 ^+  d.v9      1 e  ` +9 ?   ,P  @,Qd  / ;8    4   .8    (  1 A  p .8    D  1 B  t 4
9 J   W  ,P3 49 V   w  ,P	,Qt ,Rt  4"9 V     ,P	,Qt ,Rt  4.9 V     ,P	,Qt ,Rt  4:9 V     ,P	,Qt ,Rt  4F9 V     ,P	,Qt ,Rt  4R9 V      ,P	,Qt ,Rt  +^9 V   ,P	,Qt ,Rt   6N N 6  7    7R R  	   5  (# 04 7          K [  +;   M M{	 7  M[     Om     . int X  0       ,P       0b   C  D   	 J   	      
       G L   	     
        M  6 I "&  ,    ,[   D r[   U e   r  s G  ^ r   	;     
           G S   b   ?    	m   p 	/   	1   _k 	2   	 	2    	2    	2   _x 	3     	  -  
      $	7  t
 	9    
  	:   Q 	;   n 	<    	=    	>   9b 	?   
 	@   `} 	A     B| 	J  E_ 	K    	L   	N    B 	Q   	    
     	]4   	^4   / 	_    	a:  B| 	b     	J  J  
    P  oz 	uv  3 	vv   C 	w    ;   Y h	  _p 	v   _r 	   _w 	    	B    	B   _bf 	Q   	   { 	  s3 	   3 	=  $Y 	a  ( 	{  ,_ub 	Q  0_up 	v  8_ur 	   <_ 	  @Y 	  C_lb 	Q  DH 	   L  	1  P 	  T 	  Xv 	  \:	 	   d                    .T (	9    	;    k 	@   	@   	@  * 	B   
 	C  - 	F   0)V 	G  4 	I   8 	K  < 	N  @RQ 	O   D
 	P  HW 	Q  LcZ	 	T   P 	U  TA 	x  X 	|4  H~	 	}  L 		  ,	 	  ~ 		     [        7      7          <  a      <      C     {       g  	;     
    	;     
     Q 	|  	 	#   	%    	&   i 	'       Un 	?#   	@#    	A#  X  	BI    	I   3  
    	Y4  u 	[     	\   	]4  X
 	^-  $	B 	_   Hz 	`{   P	 	a  X 	b  h
 	c  p. 	d  xE 	eD   	fT   	g   h 	h   	i  o 	j   	k  8 	l    	m    	  D  
    	  T  
    	  d  
    	r  S 	u   k 	v  x 	v    
    	     
    	W   .T 	n3   { 	wd   	    
    
   !         !	      	    	  #	  
    . 	   v 	  "r4 ;    c	  #
; 	  #; 	   $c4 ;    $4  ;    $W4 :    $3 v:    $F4 d:    $4 R:    $4 @:    $3 3:    %R R 
&  + Y   7  (# 4 7  (        :O [  +;   M M{	 7  M[     Om     . int X  0          ,P       0b           x     s            	SCR    	CCR    	SHP       $n    (    ,    0s    4    8    <	PFR   @	DFR    H	ADR    L )  P C  ` H  t6     
           
   
        
  
   $        $  
   >      .  >  
   X          
   t      C  D   	 J   
           G L  
            M  7  	CR 9    K :   ` ;   	CIR <   X)
 =   o< >    ?    @   8} A     B   $ Cd  ( D   0n E   4@ F   8 G   <bL H   @ I   D Jd  Hl
 K   Pn L   T M   X N   \r O   `I P   d Qd  h R   p	CSR S   t: Td  x U   8> V   Z W   k X   {	 Y   k Z     [  6 I "      ,[   D r[   U 	e     s   ^    
;   
      +       G    b 
  ?    
m   p 
/   
1   _k 
2   	 
2    
2    
2   _x 
3   L  
A          $
7.  t
 
9    
  
:   Q 
;   n 
<    
=    
>   9b 
?   
 
@   `} 
A     B| 
Jn  E_ 
Kn    
Ln   
NA    B 
QA   
  ~       
]   
^   / 
_    
a  B| 
b.   ~  
          oz 
u  3 
v   C 
w    ;   Y h
.  _p 
   _r 
   _w 
    
B    
B   _bf 
   
   { 
  s3 
	   3 
	  $Y 
	  ( 

  ,_ub 
  0_up 
  8_ur 
   <_ 
	
  @Y 

  C_lb 
  DH 
   L  
  P 
L  T 
6  Xv 
+  \:	 
   d    L  L    	      W  L  .T (
9	    
;    k 
@p
   
@p
   
@p
  * 
B   
 
CR  - 
F   0)V 
Gg  4 
I   8 
Kx  < 
N  @RQ 
O   D
 
P  HW 
Q~  LcZ	 
T   P 
U	  TA 
x0  X 
|  H~	 
}~  L 
  ,	 
5
  ~ 
   	  [ 	  .     	  L    	      	  	    	  L          	     
  L     	  
;   
      
;   )
       Q 
  	 
#j
   
%j
    
&   i 
'p
   5
  )
  Un 
?
   
@
    
A
  X  
BI    
I   
      
Y  u 
[     
\	   
]  X
 
^  $	B 
_   Hz 
`{   P	 
av
  X 
b+  h
 
c+  p. 
d+  xE 
e   
f   
g   h 
h+   
i+  o 
j+   
k+  8 
l+    
m    
	        
	        
	        
r  S 
u   k 
v   x 
         
   0       
WR  !.T 
n
  !{ 
w   
	  b      
 b  "x  L   m    "          
)
        . 
L   v 
R  #     #  HD #  XD $4        K  %tmp    }  &      &V    
  &4    A  &Q       '4 ; L        9  .  @   5 7  !5 %UB  >I:;  (   (   $ >   :;I  $ >  & I  	5 I  
:;   :;I8   :;I8   :;I  I  ! I/  4 :;I?<  4 :;I?<      I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &4 :;I?  '.?:;'@B  ( :;I  ). ?:;'@B  *. ?:;'I@B  + :;I  ,4 :;I  - 1  ..?:;'I@B  /1  0 B  1. ?:;'@B  2.?:;'I@B  31  4. ?<n:;   %UB  $ >   :;I  $ >  & I  5 I  I  ! I/  	4 :;I?<  
4 :;I?<  :;   :;I8   :;I8  :;   :;I8   :;I  :;   :;I8   :;I8   :;I8  >I:;  (   (       I   <  :;   :;I  :;  :;   :;I8    '  !'I  " I  #:;  $:;  %:;  & :;I  ''  (.?:;'I@B  ) :;I  *4 :;I  +.?:;'@B  , :;I  -4 :;I  . 1  /1  0 B  11  21XY  3 1  4  54 1  64 :;I  7.?:;'I@B  8 :;I  94 :;I  :.:;'I   ; :;I  <4 :;I  =. ?<n:;   %UB  >I:;  (   (   $ >   :;I  $ >  5 I  	& I  
:;   :;I8   :;I8   :;I8  I  ! I/  ! I/   :;I  :;   :;I8  4 :;I?<  4 :;I?<  (       I   <  :;   :;I  :;   :;I8  :;   :;I8   :;  ! :;I8  " '  #'I  $ I  %:;  &:;  ':;  ( :;I  )'  *. ?:;'@B  +.?:;'@B  , 1  - :;I  ..?:;'I@B  / :;I  01XY  1 1  21RUXY  31RUXY  4 1  5U  64 1  7 1XY  8.?:;'I@B  9 :;I  :1XY  ;.?:;'@B  < :;I  =4 :;I  > 1XY  ?1RUXY  @1RUXY  A  B.:;'I   C :;I  D. :;'   E.:;'   F4 :;I  G. :;'I    %UB  $ >   :;I  $ >  & I  5 I  4 :;I?<  4 :;I?<  	I  
! I/  :;   :;I8   :;I8   :;I  >I:;  (   (       I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &.:;'I@B  ' :;I  (4 :;I  )4 :;I  *4 :;I  +.:;'@B  , :;I  -.?:;'I@B  ..?:;'@B  /  0 B  1  24 :;I  3 1  41  5.?:;'I@B  6 :;I  74 :;I  84 :;I  91  :. ?<n:;   %UB  $ >   :;I  $ >  & I  5 I  I  ! I/  	4 :;I?<  
4 :;I?<  :;   :;I8   :;I8   :;I  >I:;  (   (       I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &.?:;'@B  ' :;I  ( :;I  ) 1  *.?:;'I@B  +4 :;I  ,4 :;I  -4 :;I  ..?:;'@B  / :;I  04 :;I  1  24 :;I   %UB  $ >   :;I  $ >  & I  5 I  I  ! I/  	4 :;I?<  
4 :;I?<  :;   :;I8   :;I8   :;I  >I:;  (   (       I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &. ?:;'@B  '.?:;'@B  ( 1  ) :;I  *.?:;'I@B  +. ?:;'I@B  ,.?:;'I@B  -4 :;I  . :;I  /4 :;I  0  11  2 B  31  4.?:;'I@B  5 :;I  64 :;I  7U  8. ?:;'I@B  9. ?<n:;   %UB  $ >   :;I  $ >  & I  5 I  I  ! I/  	4 :;I?<  
4 :;I?<  :;   :;I8   :;I   :;I8  >I:;  (   (       I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &.?:;'@B  ' :;I  (.?:;'I@B  ) :;I  *4 :;I  +U  ,  -4 :;I  . 1  /1  0 B  1.?:;'I@B  2.?:;'I@B  3 :;I  44 :;I  54 :;I  6. ?<n:;   %UB  $ >   :;I  $ >  5 I  & I  I  ! I/  	4 :;I?<  
4 :;I?<  :;   :;I8   :;I8   :;I  >I:;  (   (       I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &.:;'I@B  ' :;I  (4 :;I  )4 :;I  *1  + B  , 1  - :;I  .4 :;I  /1  0.:;'@B  1 :;I  24 :;I  3.?:;'I@B  4.?:;'@B  5 :;I  6. ?<n:;  7. ?<n:;   %UB  $ >   :;I  $ >  & I  5 I  4 :;I?<  4 :;I?<  	I  
! I/  :;   :;I8   :;I8   :;I  >I:;  (   (       I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &>I:;  '.:;'@B  ( :;I  ) :;I  *4 :;I  + 1  ,.?:;'@B  -4 :;I  .4 :;I  /1  0 B  1.?:;'I@B  21  3.?:;'I@B  4 :;I  5. ?<n:;   %UB  $ >   :;I  $ >  & I  5 I  4 :;I?<  4 :;I?<  	I  
! I/  :;   :;I8   :;I8   :;I  >I:;  (   (       I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &>I:;  '.:;'@B  ( :;I  ) :;I  *4 :;I  +.?:;'@B  ,4 :;I  - 1  ..?:;'I@B  /1  0 B  11  2.?:;'I@B  3 :;I  44 :;I  5. ?<n:;   %UB  $ >   :;I  $ >  & I  5 I  4 :;I?<  4 :;I?<  	I  
! I/  :;   :;I8   :;I8   :;I  >I:;  (   (       I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &.:;'@B  ' :;I  (4 :;I  ) 1  *.:;'I@B  +4 :;I  ,1  - B  . :;I  /4 :;I  01  1.?:;'I@B  2.?:;'@B  3.?:;'@B  4.?:;'I@B  5  6  7.?:;'I@B  8 :;I  9. ?<n:;  :. ?<n:;   %UB  $ >   :;I  $ >  & I  5 I  I  ! I/  	4 :;I?<  
4 :;I?<  :;   :;I8   :;I8   :;I  >I:;  (   (       I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I   :;  ! :;I8  ":;  #:;  $ :;I  %'  &.:;'I@B  ' :;I  (4 :;I  )1  * B  +1  ,.?:;'I@B  -4 :;I  . :;I  /4 :;I  0.?:;'I@B  1 :;I  2 :;I  34 :;I   %UB  $ >   :;I  $ >  & I  >I:;  (   5 I  	4 :;I?<  
4 :;I?<  I  ! I/      I   <   :;I  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I  :;   :;I8   :;I8  :;   :;  !:;  " :;I  #'  $4 :;I?  %. ?:;'I@B  &.?:;'I@B  ' :;I  (1  ) B  * :;I  +4 :;I  ,4 :;I  -.?:;'I@B  . :;I   %UB  $ >   :;I  $ >  5 I  & I  I  ! I/  	4 :;I?<  
4 :;I?<  :;   :;I8   :;I8   :;I      I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I  :;   :;I8  :;   :;  ! :;I  "'  #>I:;  $(   %4 :;I?<  &.?:;'I@B  '4 :;I  (. ?:;'@B  ).?:;'@B  * :;I  + 1  , :;I  -1  . B  /.?:;'@B  0.?:;'I@B  1 :;I  24 :;I  3. ?:;'@B  4. ?:;'I@B  5. ?<n:;   %UB  $ >   :;I  $ >  & I  5 I  4 :;I?<  4 :;I?<  	I  
! I/      I   <   :;I  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I  :;   :;I8   :;I8  :;  :;  :;    :;I  !'  ":;  #! I/  $ :;I  %>I:;  &(   '4 G:;  (. ?:;'I@B  ).?:;'@B  *1  + B  ,. ?<n:;   %UB  >I:;  (   (   $ >   :;I  $ >  & I  	5 I  
I  ! I/  4 :;I?<  4 :;I?<  :;   :;I8   :;I8  :;   :;I8   :;I  :;   :;I8   :;I8   :;I8      I   <  :;   :;I  :;  :;   :;I8    '  !'I  " I  #:;  $:;  %:;  & :;I  ''  (>I:;  ):;  *! I/  + :;I  ,>I:;  -4 :;I?  .4 :;I?  /.?:;'@B  0 :;I  1.?:;'I@B  2 :;I  34 :;I  44 :;I  5  61  7 B  81  9 :;I  :4 :;I  ;4 :;I  <4 :;I  =.:;'@B  >. :;'@B  ? 1  @.?:;'I@B  A4 :;I  B4 :;I  CU  D4 :;I  E. ?<n:;  F. ?<n:;   %UB  $ >   :;I  5 I  $ >  & I  >I:;  (   	4 :;I?<  
4 :;I?<  I  ! I/      I   <   :;I  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I  :;   :;I8   :;I8  :;   :;  !:;  " :;I  #'  $4 :;I  %4 G:;  &. ?:;'@B  '.?:;'I@B  ( :;I  ) :;I  *4 :;I  +4 :;I  ,1  - B  .1  /.?:;'I@B  0 :;I  1 :;I  24 :;I  3 1  4.:;'I@B  5. ?<n:;   %UB  >I:;  (   (   $ >   :;I  $ >  & I  	5 I  
I  ! I/  4 :;I?<  4 :;I?<  :;   :;I8   :;I8  :;   :;I8   :;I  :;   :;I8   :;I8   :;I8      I   <  :;   :;I  :;  :;   :;I8    '  !'I  " I  #:;  $:;  %:;  & :;I  ''  (>I:;  ).?:;'@B  * :;I  +1  , B  -4 :;I  .  /.?:;'@B  0 :;I  14 :;I  2  3 :;I  41  5 :;I  6. ?<n:;  7. ?<n:;   %UB  $ >   :;I  $ >  & I  5 I  4 :;I?<  4 :;I?<  	I  
! I/      I   <   :;I  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I  :;   :;I8   :;I8  :;  :;  :;    :;I  !'  ".?:;'@B  # 1  $. ?:;'@B  %. ?<n:;  &. ?<n:;   %UB  $ >   :;I  $ >  5 I  & I  :;   :;I8  	 :;I8  
I  ! I/   :;I  4 :;I?<  4 :;I?<      I   <  :;   :;I  :;   :;I8  :;   :;I8  :;   :;I8   '  'I   I  :;   :;I8  :;   :;  ! :;I  "'  #4 G:;  $.?:;'@B  %4 :;I  &4 :;I  '. ?:;'@B    U%   ` g  Pg v  Tv   P        j v  Pv   U        j   T                 P                      P         P         P                 0         P         0           P   T   P                 P         P         P         P                 0         1         P         0                 P         P                 P         P         P                 S         S                 P         U         P         U         P         U         P         U         P         U                 0         [         0         [         0         [                 Z         Z                 P         P         P         P                 Q         Q                 P         P         P         P                 Q         Q           P   P   P    P  $  P$ *  P           0    P  (  0( *  P        
 
  P
 
  P
 
  P
 
  P
   P   P   P   P   P   P   P   P        
 
  R
 
  R
 V  RV   R   R   R        
 
  S
 
  S
 
  S
 
  S
   S   S   S   S   S   S                 P         P         P         P                 Q         Q                 0         P                 Q         qh                 Q        
 
  P
 
  P
 
  P
 
  P
 
  P
 
  P        
 
  Q
 
  Q        
 
  0
 
  1
 
  0        T
 j
  Pj
 l
  Pl
 x
  Px
 
  P
 
  P
 
  P        T
 j
  0l
 x
  0x
 
  P
 
  0                 P         P         P         P         P         P        `	 	  P	 	  P	 
  P
 "
  P"
 R
  PR
 T
  P        `	 	  Q	 "
  Q"
 @
  Q@
 H
  QH
 T
  Q        `	 
  R
 "
  R"
 T
  R        `	 x	  Sx	 	  S	 	  S	 H
  SH
 J
  SJ
 T
  S        	 
  T
 
  vh"
 H
  T                 P         P         P         P         P         P                 0         1         0                 P         P         P         P         P         P                 P         P         P         P                 P         P         P         T                 0         0         U        	 	  P	 	  P	 1	  P1	 `	  T        	 	  0	 4	  04	 `	  U           P   P   P 	  P           Q   Q   Q 	  Q         &  0&   R   R           p    P   p  	   d @                 P         T         P         P           P   T   P   T   P   P           0   U   0   U   0                 P         P                 P         P                 P         P                 P         P                 P         P                 P         P                 P         P                 P         P                 P         P                 Q         Q         Q         Q                 P         P         P                 S         S                 R         R                 Q         Q         Q                 Q         u|         Q7         Q         u|                 T         4Q 7Q 7@K$"  *(          T                 Q                 P         P           P   p   P           P   p   P           ?           	                 P         P                 P         P                 P         P                 P         P        P   P   P   P   P        P x  Qx   Q   Q   Q        R Z  0        Z   R   R        Z x  Qx   Q   Q        Z l  Sl p  u|   S   u|        d t  T   T        l ~  S           P   P   P   P        , :  P: P  P        , :  P: J  P        0 4  S8 H  SH J  P        , :  p 7: P  P7                 P         P         P         P         P         P         P         P         P         P         P         P         P         P         P         P         P         P         P         P         P         P         P         P         P         P         P         P         P         P                 0         P         0                 S         p(         P#(         S         p(         P#(         S         p(         P#(         S         p(         P#(         S         p(         P#(         p(         P#(         p(         P#(         p(         P#(         S         p(         P#(         p(         P#(         S                 P         P         P            S  (  t( 0  S0 4  t4 :  S                 P         P                 P         P                 P         S         P         S         P         S         P         S         P         S         P         S         P         S         P         S         P         S         P         S                 0         P         0                 P         S                 R         R         R                 0         P         0                 P         T         P         T         P         T         P                 V                 U                 W                 P         T                 Q         Q                 R         U                 W         W                 P         P         X         P         X         P         X                 S         S                 V         V                 P         P         P         P                 P         T                 P         P         U         P         U        : ^  P^ `  P` d  Pd   T   P   P        : ^  Q^ `  Q` q  Qq   Q   Q        : ^  R^ `  R` q  Rq   R   R        : X  SX `  S` q  Sq   S   S        < \  0\ ^  2`   0                 P         P         P         U         P         P                 Q         Q         Q         Q         Q                 R         R         R         R         R                 S         S         S         S         S                 0         2         0                 P         T         P         P         P         T                 P                 P         T                 0         0         R         P         R         U         R         U         0                 P         U         U         U         P                 P                 P         P         P         P                 P         P         P         P        x |  Q|   Q        l p  Qp t  Qt x  Q                 P         P         P         P                 P                 0         S                 0         1s $         1s$         R         1s $         u s $         1s $         1s$         0                 0         V         V         0                 0         T         T         W        	 ?s 32$$         0           0 l  S           0 ,  1s $, 2  1s$6   R B  1s $B D  r s $D T  1s $T Z  1s$Z l  0           0 2  U< X  UZ l  0           0   W   R   t 2$v "   T   V   T   V   T   V   T *  RR h  \h l  Tn z  Tz   \   T   p    T   \   T   R   T   R   V   R   p T  WZ l  0                 0         R         R         0                 0         P         0         0                 0         S         0                 0         P         0          z                  P         P         P         P                 Q         T         Q         Q         T         Q                 R         V         R         V           P   T   P   T   P   P   T           Q   Q   Q 6  U6 R  QR   U   Q         6  V                 P         T         P         T         P         T         P         T         P         P         P         P         T         P         T                 U         U         U         U         U         U         V         V         V         T         V         U         T                 0         1         U         0         U         U        $   P   T   P 
  T
 9  P9 6  T6 N  PN   T   P   P   T   P   T        *   0   U   0 
  U
 <  0< T  U   U   U    Uv   V   V   V6 N  TN Z  Vf   U   T   0          B  0B D  1D   U   0   UN Z  U                 P         T         P         T         P         T         P         T         P         T         P         T           0   0   R& i  Rl t  0t   R   R $  0           0   0 $  P& j  0l   0   P   0 $  0           0    0  &  S& $  0           0   0   S $  0           0 $  0$ &  P&   0   P   0 $   z                  T                 P         U                 T                 P         U                 P         p         P                 0         R         S         0         R         S         0         S         0                 0         P         0         P         0         P         0         P         0         P         0         P         0         P         0          $                  0         P         0         P         0         P         0         P         0         P         0         P         0         P         0         P         0         P         0         P         0         P         0         P         0         P         0         P         0                 0         S         S         S         S         0         S         0                 0         S         S         S         S         0         S         S         S         S         0         S         S                 0         P         0         P         0         P         0         P         0        $   P   T   P   P R  TR j  Pj   T   P        *   0   0 b  Wr   V~   V R  UR j  Tj   U   T        *   0   0   s 
    S   R* -  R        *   0   0   p 	$2%#1$   p 	$2%#1$        *   0   0   q H%?   r 1$        *   0   0   q L%7   v L%7        *   0 
  0
   q 	$2%#1$        *   0 F  0j p  0p   q H%?        * N  0N   V   0   V   V   V r  V        *   0   U   0 d  Uf   U                 P         U                 0         T                 P         U                 0         T                 P         T                 Q         W                 0         P         P         U         P         U         P         U         U         U         U                 P         V                 0         0         X                 P         T                 0         P         P         S         P         0         P                 P         T                 0         P         P         S         P         0         P           P   T   P   T   P           Q   U   Q   U   Q           0   P   P   V   0                 P         T                 Q         W                 0         P         V         P         V         P         V         V         0         V         V         V         V                 P         X                 0         U         0                 P         P           P   T          
  0    0R T  P` f  0f z  P   P   P          
  0    0  F  VZ `  V` f  0f   U   U   U   V   U            0 
  P   P   U    P8 @  PD N  PN X  V` f  P~   P   U   P   U   P        P  ^   P^     T     t|  @!  T@! F!  P        V  l   0     P     U     P     U     0  !  P! *!  U4! <!  P<! @!  0                 P         P         P         P                 P                 P         P         P         P                 P        <" l"  Pl" "  P        p" r"  P        * 4  P4 T  PT V  PV n  P        . 4  0T Z  0Z b  Pb k  S           S   p8                 P         T         P         T                 P                 P         T         P         T                 P        " '"  P'" <"  T        " 2"  42" <"  t	$        " ("  0(" ."  P." 2"  S                 P         T         P         T         P         T                 Q         U         Q         U         Q         U                 0         P         0         P         0        ! "  P" "  P                 P         U                 Q         T                 0         s 	$2%         R         s 	$3%         R        	 s 	$	%         s H%         r          s          r 8%         s          r @%         r H%         s          s 8%         s 	$         R         S         s          R         s         	 s 	$	%         R         s 	$2%         S         0                 0         P         P         S        n   P   P    P     P  P   P        p r  0r   s H%   p 
  
 p 8%   p    S  	 p    s    S   s    p     s H%   r @%" \  Sd r  s x   R   s @%   s 8%   s    p      S     S     s   "   p &  .   R.  8   p 
<  P   S                 P         P                 0         S         p 
        
 p 8%         s          p          R         s          p 
        
 p 8%         p          S         s          p 
         s         
 p 8%         s          p          S        	 p         s @%        
 p8%         s          p                 P         P                 P         P                 P         T         P         T         P         T         P         T         P         T         P         T         P         T         P         T         P         T                 0         P         P         0         0         P         0                 P         T         P         T         P         T         P         T         P         P                 Q         V         Q         V         Q                 R         U         R         U         R         U         R                 0         0         P         0         P         P         P         P         P         0         l  Pl   T   P   T   P   T   P   T (  P         F  QF   W   Q   W   Q (  Q         4  R4   U   R    U   R         &  S&   V   S   S   V   S   V (  S         p  0p   P   P   0   P   S   P   P   0          .  P. 0  T0 :  P: <  T< J  PJ   T   P   T             Q  0  R0 <  Q< o  Ro   Q   Q   Q            R 0  U0 <  R<   U   U            S 0  V0 2  S2 <  S<   V   S   V           0   P   P   P   S   P   P   0    P                 P         T         P         T         P         T         P         T                 Q         R         p          Q         Q         R         Q         Q         Q                 R         U         R         U         U                 S         V         S         S         V         S                 0         P         P         0         P         S         P         P         0                 P         T         P         T         P         T         P         T                 Q         R         p(         Q         Q         R         Q         Q         Q                 R         U         R         U         U                 S         V         S         S         V         S         V                 0         P         P         0         P         S         P         P         0         P                 P         T                 Q         U         Q         U         Q                 R         V         V                 S         W                                             0         0         P         P         Y         0         P         S         P         P         Y         P         P                 P         P         P         X         P         X                 0         0         V                 P         T                 Q         U         Q         U         Q                 R         V         V                 S         W                                             0         0         P         S         0         P         P         Y         P         Y         P         P                 P         P         P         X         P         X                 0         0         V                 P         T         P         P        H! d!  Pd! !  U        N! !  0! !  P! !  R! !  P! !  P! !  R! !  P! !  R        ! !  P! !  T! !  P! !  T! !  P! !  P                 S         S                 0         T         S                 Q         Q                 0         S         Q                 Q         Q                 R         R                 S         S                 0         T         R                 0         U         Q                 Q         Q                 R         R                 S         S                 0         T         R                 0         U         Q                 R         R                 0         T         R                 0         S                 Q         Q                 R         R                 S         S                 0         T         R                 0         U         Q                 R         R                 0         T         R                 0         S                 P         P         P         P         P         P                 Q         Q         Q         Q         Q         Q         Q         Q                 0         R         S         t         t         t         t                 0         0         S         r         0                 0         0         T         0                 0         r          R         p                 0         S                 0         T                 0         t 	         T                 0         S                 0         R         r          R                 0         t 	         T         V                 0         S         T         S                 0         R         r          R         U         R                 P         P                 P                 P         P                 P                 R         R                 0         T         1q $                 P         P         P                 P         P                 P                 P         P         P                 0         r          R         p                 0         S                 0         T         t          T                 Q         Q                 R         R         R         R                 S         S                 0         T         R         T         R         S                 0         U         R         Q        " "  0" 2#  S2# 4#  p                  P         P                 P         P                 P         P                 P         P                 P         P                 P         P                 P         S         P         S         P         S         P         S         P         S         P         S                 0         P         0         P         0         P         0         P         0                 P         T         P         P         P                 Q         Q         Q                 P         T         P         P         P                 Q         Q         Q                 P         P                 Q         Q                 0         S         Q                 P         T         P         T         P         T         P         T         P         T         P         T         P         T         P         T         P         T         P         T         P         P                 Q         Q         Q         Q         Q         Q         Q         Q         Q         Q         Q         Q         Q         Q         Q         Q         Q         Q         Q         Q         Q                 0         s 	         S         r         r         r         r         r         r         s 	         S         r         r         r         r         0                 P         T         P         T         P         P                 Q         U         Q         U         Q                 R         V         R         V         R                 P         P         P         P                 P         U         P         U         P         U         P         U         P         U         P         U         P         U                 Q         T         Q         Q         T         Q         T         Q         T         Q         T         Q         T         Q         T                 P         T         P         P         P         P         T         P         T         P         T         P         T         P         T         P         T         P         P                 Q         X         Q         Q         X         Q         X         Q         X         Q         X         Q         X         Q         X         Q                 R         U         R         R         U         R         U         R         U         R         U         R         U         R         U         R                 S         W         S         S         W         S         W         S         W         S         W         S         W         S         W         S                                             P         U         P         U         P         U         P         U         P         U         P         U         P         U                 Q         T         Q         Q         T         Q         T         Q         T         Q         T         Q         T         Q         T                 P         T         P         P         P         P         T         P         T         P         T         P         T         P         T         P         T         P         P                 Q         X         Q         Q         X         Q         X         Q         X         Q         X         Q         X         Q         X         Q                 R         U         R         R         U         R         U         R         U         R         U         R         U         R         U         R                 S         W         S         S         W         S         W         S         W         S         W         S         W         S         W         S                                             P         T         P         P         T         P         T         P         P         P         P                 Q         U         Q         Q         U         Q         U         Q                 R         R         R         R         R         R         R                 S         V         S         V         S                 P         T         P         P         T         P         T         P         T         P         P                 Q         U         Q         Q         U         Q         U         Q         U         Q                 R         R         R         R         R         R         R         R         R                 P         T         P         P         T         P         T         P         T         P         P                 Q         U         Q         Q         U         Q         U         Q         U         Q                 R         R         R         R         R         R         R         R         R                 P         T         P         T         P         T         P         T         P         P                 Q         Q         Q         Q         Q         Q         Q         Q         Q                 R         R         R         R         R         R         R         R         R                 P         T         P         T                 P         T         P         T         P         T                 Q         Q         Q         Q         Q         Q                 P         T         P         P         P         T         P         T         P         T         P         P                 Q         Q         Q         Q         Q         Q         Q         Q                 R         R         R         R         R         R         R         R                 S         V         S         V         S         V         S         S                           }                  P         T         P         T         P         T                 Q         Q         Q         Q         Q         Q                 P         T         P         T         P         T                 Q         Q         Q         Q         Q         Q                 P         T         P         T         P         T                 Q         Q         Q         Q         Q         Q                 P         T         P         T         P         T                 Q         Q         Q         Q         Q         Q                 P         T                 P         U         P         U         P         P                 Q         T         Q         Q         T         Q                 0         R         P         0                 0         V         V         s          t8$r !v !         S         V         S         q         0                 0         W         w 	         W         R         0                 P         T                 Q         Q                 P         T         P                 Q         Q                 P         T                 Q         Q                 P         T         P                 Q         Q                 P         T                 P         T         P         T         P         P                 Q         U         Q         U         Q                 P         T         P                 Q         Q         Q                 P         P         P         T         P         P         T         P         T         P         T         P         P                 Q         Q         U         Q         U         Q                 R         R         R         R         R         R         R         R         R                 S         S         S         S         S         S         S         S         S                 P         T         P                 Q         Q         Q                 P         T         P                 Q         Q         Q                 P         T                 Q         Q                 P         T                 Q         Q                 P         T                 P         T         P         T         P         P                 P         T         P         T                 Q         Q         Q         Q                 P         P         P         T         P         P         T         P         T         P         T         P         P                 Q         U         Q         Q         U         Q         U         Q         U         Q                 R         R         V         R         V         R                 S         S         S         S         S         S         S         S         S                 P         T         P         T                 Q         Q         Q         Q                 P         T         P                 Q         Q         Q                 P         T                 Q         Q                 P         T         P                 Q         Q                 P         T                 P         T         P         T         P         P                 P         T         P         T                 Q         Q         Q         Q                 P         P         P         T         P         P         T         P         T         P         T         P         P                 Q         U         Q         Q         U         Q         U         Q         U         Q                 R         R         V         R         V         R                 S         S         S         S         S         S         S         S         S                 P         T         P         T                 Q         Q         Q         Q                 P         T         P                 Q         Q         Q                 P         T                 Q         Q                 P         T         P                 Q         Q                 P         T                 P         T         P         T         P         P                 P         P                 P         T         P         P         P         P         P                 Q         Q         Q                 R         R         R                 P         P                 P         P                 P         P                 P         P                 P         T        T# `#  P`# x#  Tx# #  P# #  T# #  P# #  P                 R         R                 0         T         4q $                 P         P                 P                 P         P                 P         P         P         P                 P         P         P         P                 0         S         q         S         qr !         qq!         S         qq!r !         qq!q!         S         qq!q!r !         qq!q!q !         S        # qq!q!q !r !        $ qq!q!q !q!         S        + qq!q!q !q!r !        , qq!q!q !q!q!         S        3 qq!q!q !q!q!r !         S         r          0        # #  P# #  P# #  P# #  P        # #  Q# #  Q# #  Q                 P         P         P         P                 Q         Q         Q                 R         R         R                 P         P         P         P                 Q         Q         Q                 R         R         R                 P         P         P         P                 Q         Q         Q                 R         R         R                 P         T                 Q         Q                 P         T                 Q         Q                 P         T                 Q         Q                 P         T                 Q         Q                 P         T         P                 Q         Q         Q                 P         P         P         T         P         P         T         P         T         P         T         P         P                 Q         U         Q         Q         U         Q         U         Q         U         Q                 R         R         V         R         V         R                 S         S         S         S         S         S         S         S         S                 P         T         P                 Q         Q         Q                 P         T         P                 Q         Q         Q                 P         T                 Q         Q                 P         T                 Q         Q                 P         T         P                 Q         Q         Q                 P         P         P         T         P         P         T         P         T         P         T         P         P                 Q         U         Q         Q         U         Q         U         Q         U         Q                 R         R         V         R         V         R                 S         S         S         S         S         S         S         S         S                 P         T         P                 Q         Q         Q                 P         T         P                 Q         Q         Q                 P         T                 Q         Q                 P         T                 Q         Q                 P         T                 P         T         P         P         P         P         P                 Q         U         Q         Q                 R         R         R                 P         T                 P         T                 P         T                 P         T                 P         T                 P         T         P         P                 Q         V         Q        # #  P# '  T' '  P        # #  0# #  R# #  S# #  R# $  R$ $  S$ $  R$ $  S$ 7$  q$ $  q% %  qR& U&  q                 P         P         P         P         P         P                 R                 P         P                 P         P         P         P         P         P                 S         p                  P         P                 P                 P         P                 P                 P         P                 P         P                 P         P                 P         P                 P         P                 P        ' '  P' n'  U        ' '  Q' n'  W        ' '  R' n'  R        ' '  S' n'  X                 P         P         P         P                 0         r 0.         r 0.         r 0.         r 0.                 P         P                 p8         P                 P         P                 S                 P         P                 p8         P                 P         P         P         P                 S         S                 P         P                 P         P                 0         S                 0         P                 P         P         P         P                 0         S         r         0                 P         P         P         P                 0         S         r         0                 P         P         P         P                 P         P         P         P                 P         P         P         P                 P         T                 S         S         S         S         S         S                 Q         Q         Q         Q         Q         Q                 R         R                 s ?         P         s ?         P         s ?         s ?         P         P         s ?         P         s ?                 0         s 0.         0         s 0.         0         0                 P         T         P         T         P         T                 P         T         P         T         P         T                 P         T         P         T         P                 1         Q         1         Q                 P         T                 P         T                 P         T                 P         T         P         T                 0         r 0.         r 0.         r 0.         r 0.                 P         P         P         P         P         P                 P         P         P         P                 0         r 0.         r 0.         r 0.         0                 P         T         P         P         P         P         P         P         P         P                 Q         R         Q         Q         Q         Q                 R         R         R         R         R                                     P         T         P         P         P         P         P         P         P         P                 Q         Q         Q         Q         Q                 R         R         R         R         R                 )!                   P         P         P         P         P         P         P         P         P         P                 Q         p(         Q         Q                 R         p,         R         R                 P         P         P         P         P         P         P         P         P         P                 Q         p          Q         Q                 R         p$         R         R                 P         T         P         P         P         T         P         T         P         T                 Q         U         u         U         u         U         Q         Q         U                 R         R         R         R         R         R                 S         V                 U         u~         U         u                 0         P         W         0         0         W        ' (  P( (  T( (  P( (  P( (  P( (  T        ' (  Q( \(  U\( d(  ud( (  U( (  Q( (  Q( (  U        ' (  R( (  R( (  R( (  R( (  R( (  R        ' '  S' (  V        &( 6(  Uf( h(  Uh( j(  u        ' 
(  0
( (  P( (  W( (  0( (  0( (  W                 P         T         P         P                 P         T         P         T         P         P                 Q         Q         Q         Q         Q                 R         V         R         V         R                 P         T         P         T         P         P                 Q         U         Q         Q         U         Q                 P         T         P         T         P         P        n' z'  Pz' '  T' '  P' '  T' '  P' '  P        ) )  P) )  P) )  P) )  P) )  P) )  P) )  P) )  P        ) )  S) )  R        + +  P+ +  P+ ,  P, ,  P, ,  P, D,  TD, H,  PH, J,  PJ, `,  T        + ,  Q, D,  QD, H,  QH, `,  Q        + ,  R, D,  VD, H,  RH, J,  RJ, `,  V        $, :,  P<, >,  PJ, N,  PP, T,  P        + +  S+ 
,  TD, H,  T        D) v)  Pv) x)  Px) ~)  P~) )  P) )  P) )  P        X) Z)  SZ) )  R        ( ")  P") $)  P$) *)  P*) ,)  P,) 2)  P2) 4)  P4) 8)  P8) D)  P        ( (  S( D)  R        l* *  P* *  P* *  P* *  P* *  P* B+  TB+ F+  PF+ H+  PH+ +  T        l* *  Q* B+  QB+ F+  QF+ +  Q        l* ~*  R~* +  R        * @+  PH+ J+  PL+ P+  PR+ T+  PV+ X+  PZ+ ^+  P`+ d+  Pf+ j+  Pl+ p+  Pr+ v+  Px+ |+  P~+ +  P+ +  P+ +  P+ +  P+ +  P+ +  P+ +  P+ +  P+ +  P        ~* *  R* *  S* *  RB+ F+  S        ( (  P( (  P( (  P( (  P        ( (  S( (  R                 P         U                 Q         q          Q                 0         P                 P         T                 Q         q          Q                 0         P                 P         U                 0         P        / 1/  P1/ B/  U        / ./  Q./ 1/  q 1/ B/  Q        / >/  0>/ B/  P        . /  P/ /  U        .  /  Q / /  V        . /  0/ /  P        . .  P. .  T        . .  Q. .  q . .  Q        . .  0. .  P        . .  P. .  T        . .  0. .  P                 P         U                 0         P                 P         U                 Q         q          Q                 0         P        \. .  P. .  T        \. f.  Qf. .  Q        b. .  0. .  P        ,. K.  PK. \.  U        ,. H.  QH. K.  q K. \.  Q        2. X.  0X. \.  P        - !.  P!. ,.  T        . (.  0(. ,.  P        - -  P- -  T        - -  0- -  P        - -  P- -  U        - -  RS- -  )        - -  0- -  P        t- -  P- -  U- -  P        z- -  0- -  P                 P         U                 0         P                 P         U                 Q         q          Q                 0         P                 P         U                 Q         q          Q                 0         P                 P         U                 Q         q          Q                 0         P                 P         U                 Q         q          Q                 0         P        D- c-  Pc- t-  U        D- `-  Q`- c-  q c- t-  Q        J- p-  0p- t-  P        - 3-  P3- D-  U        - 0-  Q0- 3-  q 3- D-  Q        - @-  0@- D-  P        , -  P- -  U        ,  -  Q - -  q - -  Q        , -  0- -  P        , ,  P, ,  U        , ,  Q, ,  q , ,  Q        , ,  0, ,  P        , ,  P, ,  U        , ,  Q, ,  q , ,  Q        , ,  0, ,  P                 P         P                 Q         Q                 P         P                 P         P        `, ,  P, ,  P        `, v,  0v, ~,  S~, ,  qq!q!q!        V* ^*  P^* f*  plf* j*  P        V* `*  Q`* j*  Q        P* R*  PR* V*  P        ,* N*  PN* P*  P        ,* >*  0>* J*  SJ* L*  qq!q!q!        $* &*  P&* ,*  P                 P         P        * "*  P"* $*  P                 P         P                 P         P        ) *  P* *  P        ) *  0* *  S* *  q X!\!`!d!h!* *  q X!\!} !d!h!                 P         P                 P         P         P         P         P         P                 Q         Q         Q                 0         0                 1         0         1         P        / /  P/ /  P        / /  Q/ /  Q        D/ `/  P`/ r/  ur/ /  P/ /  P/ /  P        D/ f/  Rf/ j/  pj/ n/     s "#n/ /  R/ /  R        D/ |/  1|/ ~/  0~/ /  P/ /  1/ /  P        D/ n/  0n/ p/  Rp/ /  rP/ /  0        / /  P/ /  P                 P         P                 P         P        / /  P/ /  Q/ /  P                 P         Q         P                 Q         R         Q                 0         P        / /  P/ /  Q/ /  P        / /  Q/ /  R/ /  Q        / /  R/ /  S/ /  R        / /  0/ /  P        / /  P/ /  Q/ /  P        / /  Q/ /  R/ /  Q        / /  R/ /  S/ /  R        / /  0/ /  P                 P         Q         P                 Q         R         Q                 R         S         R                 S         }          S                 0         P                 P         Q         P                 Q         R         Q                 R         S         R                 S         }          S                 0         P        0 0  00 0  00  0  P        `1 j1  Pj1 p1  Tp1 x1  Px1 1  T1 1  P        `1 h1  Qh1 1  Q        p1 x1  l          1 1  R        1 21  P21 51  \51 `1  P        1 51  Q51 `1  T        1 51  R51 `1  R        "1 :1  0:1 >1  P>1 X1  0X1 `1  1        5 r5  P5 5  P5 5  P6 >6  PP6 f6  Px6 6  P6 6  P6 6  P6 6  P7  7  P        j4 |4  S5 5  0         5 5  05 5  S        l8 8  P8 8  P8 8  P8 8  P8 8  P8 8  P8 8  P8 8  P8 8  P8 8  P8 8  P8 8  P        l8 8  Q8 8  Q8 8  Q8 8  Q8 8  Q8 8  Q8 8  Q8 8  Q8 8  Q        l8 8  R8 8  T8 8  R8 8  T8 8  R8 8  T8 8  R8 8  T8 8  R        l8 8  18 8  18 8  08 8  18 8  08 8  18 8  08 8  1         8 8  P8 l8  P         8 8  Q8 8  P8 l8  Q         8 8  R8 8  Q8 l8  R         8 8  S8 l8  S        8 8  18 8  P8 l8  1        7 7  P7  8  P        7 7  Q7 7  P7  8  Q        7 7  R7 7  Q7  8  R        7 7  S7  8  S        7 7  17 7  P7  8  1        7 7  P7 7  P        d7 q7  Pq7 7  P        @7 K7  PK7 d7  P                 P         P         P         P        : :  P: :  P                 P         P         P         P        9 :  P: L:  P                 P         P         P         P        h9 9  P9 9  P                 0         S         S         Q         S         S                 0         0         S         0         S                 2         2         R         2                 0         0         r 	$3%         r 	$3%                 2         2         S         S                                          ,    H    4   <    T                          ` (                                                                                                              4   +               L          0  	 \       b       (       .       \       *   `	        X   T
 >   
 ,       .   
 >   .       ,       .                                                                                                  X      8              (               i*       , $   P h                     $    ,               $       T              `                                                        A        ,       <                     X       H   : t              &                   ^       p                         T    WT                       l    x        .                             8d                                                 X                           <              $           t    v       $ |                          |       4       x       4          x  $                  d                             $       $                   V       V    ,                     $                                                                       (    * D                 n   P     H! x   ! 2          ! $          " &   <" X       J       J             f                  d   F           \       `       P       &       4       (       2       4                     t                     :              .              ,       d       2                     :                     :                     :                     :                     :       h      v       h      v       &                           @       @       L                                   D              D              z                                                                 "    T# 2       2       2       2       F              |              d       ^                            8       `       |                           8       h       |                                  .       ^       r              x       8       l       L              D       X       l              4                 <                                          :              0       &       :       t       :       $       L       r                            $       L       r                                   L       .       `       ^       h       |   # R       X                                                                          h   # 4  ' b          n' ^       j                            &   '               H       R                     p       v       d       l       :       D              0                     
              >                     
              X                                   ,       ,              `                     h              2       2       2       6       6                         t   &      ( <   ( \   D) L   ) T   ) 8              
   *           $*    ,* $   P*    V*    l* T  +    `, $                        , 0   , 0   , 0   - 0   D- 0       0       0       0       0       0   t- 4   - 0   - &   - .   ,. 0   \. 2       0       0   . *   . *   . 0   / 0       0       *       0           <    pD      D/ H   / 
       <       
                      P                                           /    /                                /    /                                       /    /    0            $    'e       0                   l    r      <0     \0    1 D   `1 x   1    1 <   2 X   p2 X   2 L   3     4 @          T    |      @7 $   d7 (   7    7 l    8 l   l8 \          8            \          8    h9 T       0   9        H   L: T       4   : T       ,           \    q      :    :    :    :    :    :     ;    ;    ;            $    t      ; L                  $          \; P   ;                                 < < T T `                   `                                                                                                             	 	 `	                               `	 T
       T
 
 
 
       
   *                                                                                                                           Z                                                                , P P                                                                                           :                               :                                                           l             l x x                                                                                           $                                    N Z         $                                             $       $                                                                                                              (                               ( * * n             n P  P  F! H! ! ! !       ! "       " <" <" "                                                                                                                                                                                                                                                                                                                                                                                                                                       " T# T# #                                                                                                                                                                                                                                                                                                                                                                                                                                             # #                                                               # ' ' n'       n' '                               ' (                                                                                                                                                                                                                                                                     ( ( ( D) D) ) ) ) ) *             * $*       $* ,* ,* P* P* V* V* j* l* + + `, `, ,                   , , , , , - - D- D- t-                               t- - - - - - - ,. ,. \. \. .             . . . . . / / B/                           D/ / / /                                                         / / / /                         / / / /                               / / / 0 0  0          0 <0               j4 z4 5 5         <0 \0 \0 1 1 `1 `1 1 1 1 1 2 2 p2 p2 2 2 3 3  4  4 @7         @7 d7 d7 7 7 7 7  8  8 l8 l8 8       8 8         8 h9 h9 9       9 L:       L: :       : :               : : : : : : : : : : :  ;  ; ; ; ; ; ;         ; \;                   \; ; ; ;                 4' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # /f 0   9   
 ?  #!)G -
  $
 '{ (" /j  <5 
	  #F   
<   =$- >
C% &= Y D' (' ) *#,
 &+#/   ; ,^ - . .` C O/k   10@  1 2  3 4& >  5 6 7 8&4  9 :  ;&	 3<] x = 
> P ? 
 $	 Gi( Hb IX J[ KsG PD S V Wy XjD \.r
 ]< ^f b< cl d     c  	  V  	  &  dQ        LY  2  ?G  r           ?A                 nS  F  S^  y  <   49    H  R  "	    G	  d  B  7    N  [  >{	  ~    M  b  
    }	  ,  yi  n    Y  gD  j	  y  mw      5  o  C    F  q
    v    3	    R  X  h	  	  J	  `@  &    "  
      i  h,    
  s  6
      \  .        ,  M    O2  D  0  K
  ~  
O  "      8  H    )      L  e  	  H  
    W
  @U       ^  h  _  *  	  
	    &  %
  6  8  
  Q"  h  T  B  #  O

  K    Nz    z	  )     0  jG  m  r  U     <  i  D  .  =0    {  ?    W  *	      4  mJ  >\	  '   V        0    $  n  
  "    L    /  B  f  E  ;    K  5  bU  =    R	  q  /    N6  H   .9     B    %    )  I  S    a  *  	  
  [         =      $j  W    #	  	   8
  Wa  D        9  2  &R
  6      v7  #  n	  x
  Q   %  g        Y#     Y  -  w  N  E     _    @}  \  /  {  	  %	     bp  EU
  l	  ,  
  p  a  &  ]  .  W  ;  x  F  }q  Z
  N  
  '+      =
  o<  Tl  o   H  JZ  
  4  )  q  #  I  -  W  *    *  LL   R  |  \i      U      _     p  ^	  (5      (  
  *  3,
    0%        \  q  	  "  -  ce  +    m  9I	  7  '%  W
    K  
  =   ;    ]  4    A  6	  ^$  Z      +  ^  B  >  	  <  3    B       n  K	          z	  d   f  $     O   C  z    >S    @    K  M       F  ?  >m     n  0<   5X    1	  #,	  P  >O  -   "  ".  U  A`  br     *5  }  J|  k_  L  &    (  p   
      t               2  =
  &  H  uO       u
    g  4    4f9 N(    3B  71	 KQ N.	 O  _	 `? a b c4
 d, me qXg zm ^a   d =  y 4 z (K # 
 U	 qv o  z
 4 \    F uX    .W 
 b   D 	  	 
 u  K ox   / ; ^  f     7 E$ _ O	 B 
	 In     3\ @,G Ap B;  C D    
  { -u 	$    !- (O  8       K 	 ? O  rf  4   7	        x  ! /Q  =
J Sab m s & 9P  cc    
  *` +c ,[ -	 .int /	 0  1 2 3lY  4
 5 6` 7 @_h GR
 On Z~_ e9 no u  ~< g
  O L   ` c [ 	 int   	    
_ 7  R  !E %
 'J -2 1  3bb 9y =H  ? DR Ig N S    t ' #:P ) 5s ?a  I SD k% d.	  L?    ^$ P <	 >
 wi + s  ` 
 Z  |  l  
 h+ Qc	  Y   B X  O ~ Z
 E 1Z    C2  ` p  u
 WZ  4l 3B K7     j	 HR d @; ~D    # Zo   K    Jn K] L O ]
 ^
 _	 b     $=,   P  s q   	 
  
     i
  	 B 
 )   E	   E F J   -      & 
 N
 =j	 0+ q   jj x F    f T   JT 
	 	 1   	   R p~ ,s  z 1  u; k 2  l       
 R  	  n   KV _ 	 s |L
 P0 
 <  T ;  3        T8 1 X h2
  " |  } LD  $ 
 T	 m  K  y@ 6 H h[ eI 
 j o%  v	  {a    & u K oo  d  .) ::  	   b F 
 ; 
 r   # : % u B 
 m*   >	 
  | [  I  S p ]Z
  	 W t     R
 R ^
 5Q ; 0    e `  
   S? bu  x   ' K p  $  N8
 y8 X  @
 F7 y I *  ?  vQ P B	   a  x & u~ Q ( E	 1   S
  <  L	 )  @   |  O |  x	 Jb  { . C K "   Q !B I 0  +
      i$   g t Y GC  !  1 X	  (	 Nv `D   r
   C  +3  . a  n D =2 C   =U G  . R hp	 	 J .     6 Hw
 E K      d	 4; N  J    I N 9  ;	 +W   ,	   D   p e
  2   
  M     % X  O   p J O  k ;   }  	Y 	 		 	N? 	9 	M1 	 	^T	 	 	t 	 	j 	
 	Z	 		 	2 	t  	#/	 	 	_Y 	 	r 		 	i
 	 	 		 	 	X 	 	 	L 	f{ 	` 	Q 	 	a= 	 	 	 	k 	  	# 	"I 	I	 	- 	/ 	9 	 	v`	 	n 	+" 	- 	 	- 	 	 	G7 	" 	6 
= 
 
4 
N 
f  
o 
~(
 
 
~ 
 
$
 
 
6 
z	 
pE  
 
 
, 
x 
L 
	 
 
 
. 
k 
@` 
H& 
\n 
 
} 
( 
, 
- 
v 
<q 
c 
O 
' 
# 
 
 
# 
?S
 
' 
ep 
# 
D 

 
	 
 
O 
D 
V\ -	 k Q U
 uh  ) b F
  	2  T	 j o	  
 ( "
  c^ 4+ ,  n  &  % 3d   /  S  ] /  Y
 !@
 <	 x e `
 [ { 2@ a* {	  # ) w  
     '   $	 V [ B	 U)	 Y v
  N     dn '   A h 1 4 B     2U HR Q F  >@ |V } ;
 =  	 	  _ X	 aA q C pR <  | i
  _ W	   
 Lh z  W	 p   A 
 v(	 m
    / D	  ^  c   G N	 m E	    u H E }  5 U   `  \ )* \ 
	   d ] ^ w @ oD   )  7  e8 T 5 ^G  Cb
 !   .
 a f  = 
 j : F 	 w    .  m.  
  ,     s d H "
 
 @ 6.  *U	 Pz     Q >	 b s 3w  y  , S 4 { B  V
 m U Oi (  z  ~! y
 V }:  < "b
 k k
     ._
 o y    ni (x	 	 &   (f z $ o  U  	 X _ \  M  	 	 % 	 U4 	l4 	x 	  	 	b 	^ 	#$ 	M 	_  	 	 	L 	a^  	p
 	 	m 	O 	 	y 	o 	 	# 	  	 	14
 	  	 	 	Y 	M 	K  	H  	 	L 	 	'	 	! 	 	L 	U{ 	f
 	T  	:l 	W 	 	N 	^& 	W 	ft 	_ 	Q 	}q
 	{N 	9 	0 	G	 	 5  	n 	 	 	
 	=E 	]g  	 	t 	 	d 	x)	 	F  	s
 	  	2 	i 	G 	  	g	  	t	 	 	G	 	1`
 	 	Y
 	U. 	 	j 	 	F 	 	  	 	V  	m	 	J 	& 	j 	 	 
A_ 
 
K3  
 
E 
") 
A 
J 
5 
o 
C 
 
  
+
 
 
e( 
 
) 
s 
 
 
 
 
) 
 
 
_ 

 

 
 
 
Hd 
| 
 
c  
 

 
 
 
9 
 
o 
 
| 
 
 
J: 
 
  
 
 
i  
Y 
 
 
J 
'Z 
a 
9	 
  
\p 
D 
M2 
@/	 
L( 

 
 
 
` 
k 
_

 
 
Vn
 
2 
x- 
  
f` 
 
~ 

 
 
` 
 
:  
>	 
e 
@ 
7N	 
 
	 
g 
@ 
2 
 
  
& 
 
 
z 
w 
 

 
  
	 
,  
z 
C  
 
 
 

 
| 
]- 
 
n 
I(  
 
 

 
8  
` 
* 
F 
 _X n  
 J 0	    F  1 ^ eN
  C )  o D    
 <   P I_ { N-	 u;
 9~ _ H^
 c
 a  ,  
 | 
 	  $ L + Iz e  .
  I   9 IU   c m  [	 }g A e7 2   	 s pI   uh    D u N
 A< !C   H3   ;   R	 f	  	   __ | v w  ` xJ    x V m T]  m  v  	 y    1   :t P  u	 
 e   B	 n X  	  ]   S	 : /	 ` Ww .= G
 & 7o Q  . 3 	  hW   o  ]  ,w    A  <	 g    Hl <	  Q{    q
  w ; R N    Qc   f   2 } R 	 5    ] "C  Z  *
  	 jn   TB | l FJ 0	 + +j v 7  kA
 >= k F! 3  
 A R  H < t  T sE ,#  Q
 z 	? \    8 
 + 
 {  < 
    {t   I  ) E i |  
 i> 4 P- Np `d 7	 f
  : j  f
 t 5  . l	 	   C [
  B 4 	 	 #
 8r  7 [B
 D	   
 ~    d r z `  H A } L  %X + : 2 2 	 -   	    	    D  6!   h
 ^   g T& ix )   mk 4v L  k ^  < B 5.
  lS  _ A  /  a u! g< B g `" W w b 	   '  E  q   ' d $ >& o  	   
 ER b h  	 v
 ^  m   l 7   #  W U
 5
 O% d o  l % 4  f T S 
 3    b > t
 v	 V    U o 
 L * M l % u k,   K L9 : +.  L [> ^]
  o w %  z  	 <L +   r/ H o p  f"  2   GF 6 	 = -
 0	      	 d  3 r 
 ] & F Z V ]
  
 L4 ^	  	      ! ? i P/ C  	3 : 
 !	 S
 	 \  
 $' 1A 2 ' YR w  
 ?E 4  (*  ?	   v H p  
 |    
  ^> pP  % W s ) / 
  7	 >_ 	 7	 4   j    % c   yo	 	  e	 	 j } h$  SK ! U aA   4	 	 [ > 	 D /z e  	  - 1	 =^ y) y_   , 
 +
   "   ~  "   q  ?*  U*   0 R m. (  } $  _E  !   d  hR
 >  Y	 
  e V
 b  
 `   F	   p	 x  R  / \   }? q
 !   N & n j ] Xx      D z# 
 t c  H<
 '	 K  n   Ps  } l  	 !
 F i   yF > 4  3v   m. [ L kc   F Q      t  ) ?	 0 a	 H '    j 7 U S\  > oK * C. ! L s 	 9 [	    i  	 B
 h@  S y

 e 	  tm  aE + 3 Wv   |
    	  T ( i   P m
  c  #p cW	 & ^   I     Z W !   u, Q z 0 C0   -     A   w  (  5]    r    MG k X	       O6
   d0 P ?
 J#  : q   u 
  " C N<  -  h ` 	 1 	 K 	  X  P ] } 8 	 
 6g
 B0 _ 
 a	 07  
  Ls O ! :   	 #	 i
   I B
 v m  L  s I  . TL  oV
  |  FE  
 I T=	  .
 $r  V o 	 *   h  	   "   0	      
 U #w 8
     " }     ^   M    A
  5q @ t U V`  U  Kw  f4 "	    v
 >   	 k3   h   [  u  h ; wE "h _ 8   
 V V 	 
  G  e YV   1 	  e G D 	 :   &  6     e 
 b     w   	 B   YG  Q N p 	  m z  MU q{	  iT
 c j  D 	 # ` b  |c	  	H
 L  7	 d  o jb
 [      $  i  	     & 2   _ ( ] 	 Y
 ^ (} <X 
 L . ] G [    = 3  O  w
 ) (   * n o k Ik  ng	 
     Y G 	  :a  R " 	  d  [  I [  z W 	 
x s
 {  V  c w U
 s!	 la * Z d q r  $   }? h e (% u~
 d  } 3   Tx 5
 z 5	 7

    7{ #o i :     _   3 K mN   R   }  k  "   4v H  " 5
  	 T 6      H X	 *  =I  !  t 
 	 G   i   . 
  B < _    p h  v  Q  M    b: {]  J   f }  { D
 8
 H w+ 4 58  .   ?	    Us 5 #      <	 M 6  _ y  pb ap S E T
 	 j $ Y $| # j	 ;  A?
 .
  H 0%  q : Mm ] >0 =@ d 	 	 m	  x O 6 ( r
   !  & ~ W
 ~ OK  	 5 XY	   n #  + 
 H o] y % 	 m  WM i A o   	 h   M 3   / ^ 6	 " r Cd 
t |   I 
O 	 6( 
        n =	 &	   c C
 Q +   t W ] RG   :  "  p	  3Y
   P @ )	 	 V D i   	 m  ^ /  J ~  ;9 q u   4 j  $	  Ey < D 	 
 ,  M 9 ?	 7^  
 RA  j ; 
 # Q  p 	  e  L  ] c  QL R j| e  ` u-   \U  n (! 
 P>	 @  "      $  b
   r  Y K n
 z$  P  : q 	     <6  O 7
 
 P a> I g
 { P K  K d
 F   OM   N b|	 	 #	 k] !< B Y   OD 1 K l-       ;	 	 h %  P   3,   \ @ oQ >  m8  'F d -	  p h , m [ 
 $  H  f   j
 [9 + J   3
       Z[  ` &  ~ 3	 M ^	 Cp l  Iy /	  b 
 2   7f    T  v  F	     p 1 
 c	  U       J + 	   	 * 	l  B
  p
 L) R
 c 
 A u   
 5  [ R B 	  q 	  L ! y o  Ix	 ]	 	 Q  |S      eM rW < oI j   6 n P  5n F    3 b /Y 2  x 	 H  U	    O ? t  	   =  y  DG
 t \ eK 	  * 0 Zu
 	 C W    l$ T    q)  V Q # E	 T  }
  w  }   ;      ' l M] B : jm #M  	 M  ^; Z ;   @   p /R  g
 ] ` a 
 oB   Z
  g ?- P5  A Ux }	  
 Y VL  J U9    > 
 ] `   Pt	 e s U  3 Y	 8
 YD <  +   k Q /   Ki % 
 
 < : HH / d 	 (
  z  	  2   !d
  V p  
 <E i s  	  *
  8 e   -	  i "
  3   X  )l  e
 ^  'G v	 e 3? ^    j	 .`  ;\  
 W 2f 67 [   { 
 *r X 	  / M  5U   - Q B SW
  > _ S o fr y    s	 @/ v 
     	  i   : Q 	g I~
 [
 Tl e 1z  Y 	   4	   ` aE 	 ? ?  0b 4
   8 i   v
 ;
  4 ; eD	 !C
 S `+ P s% *  K]     ,$ _   ), + 
 A
  W ! 	 ~ @  8= !n w XO   _  . <'  f h X  = L       &- K E b P 	 `  {  J $	 P | t   : $  h  [ c=
 O   p  	 a ,   < .u
  Q  Z] _  [ D   {  K  H]
 X k }  l  {	 7o   h
 	   ^ %` :  0 R  7	 x`  t  	 t    _  ? ! c g  b  
s | 2  _H M }	   Mf B
 +  [  cd m O _  "	  C Wi g /h 1 0 R Jj  q  a  'y |  |  E &   &:  , ZB R~ p P   k d )3	 T o 3
   	     6(  %  j F oZ j 
  u 
 	 a 8  T d)   ,   Ru w 3 *   9 Hz b
 c  	 [   @b	  <	  m'   , / H+ 3  m 
 	  ( 9       
 J < I  - E X  - O h  $  F2  8 0  ,C  V+	  >
 k +     >   W U $ 	   z    
 F Y  D L  ,  ) 3P  1 N  
 ! } * Z  	 g   	 B	  T	 X?	  Z O
  y I i: l 0 W  6 e P    8	  }	 - 3 F  U 
 b '    # O 1 t .
 	 x	   T R C \ {  ' b   )6 e4 ~}	 o
    t *Q X  a   Ne   o * M
 R   	  6  o  (4 ,Y   Kn t ] i l  m ~>	 + Ip bs 0  [  i f  SS  	 
 v GI	 4 H   E  ~  -k  n } V |U +  Z L	 }  ~  V   c    Q 
 E
 v  rA | g ;   I  t      &   < 
 a Z  ; 6e ~7 \ 5   	 \U   x 
 2C y  .  |c    r  Pr  W6 ? l  > g   sO
 3
 3 5 . u	   R    O  7 
 .M  	 k   ! C   &\ <	   J #3  ^R Q	  X D 	 y H _I   b  / B 	6 f A K J yG	   :W
 [   X  C   _ \p :	  =	 '	 0	  B	 S
    1      [ p
 *   '  *	 s  1- ( Wo hH {  z  & Z  : d 	   lG s# m  g o
 ~ 81 # /   M   -	 a	  !z 2w ;3 1  D 6 9 y	 J p  

 	 2|	 ? !y G ' P* 	 
   )V  G   ~ [@ k G  #	 ^ I  `  t  ' 4  8~	 A "= {d  l h o	 W     
     X  1  7	    7   
  ~c  X  R    
      ^
  TA  |  B  .  C    s      ]  s   %  x    K      ,  >p  )
     k      $     9"    m        ;K    	  ,    ~  S  w      ,(  E    	    14     
    ~    v  ^   F9  	    "  
    B  E9  n  :  G	  <  p  q  -P  O	  iK   
        9   '   8  l  =  Z     	    L  $         
  U!	  ZT  u7  fa  <   q    <    <  W  u0  D  3   0  8
  t  
  m  :  $ !a# !={ !_ !Py ! ! !B  ! !}D ! 
 !W	 ! !m !~ !)G !c !( ! !Y, ! !G	 !X !\ ! !g !n	 !Rm ![ ! !F !
 ! ! !A !YT ! ! !  !
 ! !fL	 !Q; ! !f	 !	 ! !	 ! ! !x
 !6? ! ! !e  !&  !  !W
 !:n	 !+ !D !  !q ! F !F ! !I !c ! ! ! !! !g	 !p !S !P !) ! !_ ! ! !] !O !3 !) ! ! !}
 !m ! !o !; ! !G !A ! !V ! !
 ! !  !_ !y !X !  !M	 ! ! !+R !R
 ! !4	 !T ! !K !Y  !)M !y  !: ! !} !s  !?|  !i? !
 !3 ! "g "% "i "@ ""5
 "]F
 " "x " "2 " "$
 "0 " "gz "/  "m	 " "  "~r "@ " "
  " " "X " " " "[ "X\ "W "" "
 "$ "
 "
 " "N "	 "j "; " ";	 "^A "	 "E " "+ "c "	 "y  " "] " "}
 "W  "T "` " " " " " "+e "	 "z "og "w "ut "	 "o " "W "\ " "[ "
 " "	 "7 " "8 "? "1 "a "x ">M "U	 "| "p "[ "X " 
 "y "
 " "  " "K " "  " " "s "F2 "	 "Q "  "T "* ")D "ZK
 ""q "x
 " " " "Q  "  "? "W "< " #3 #4 #$m
 # #g	 # #a| #F #M #} #[ #7	 #*O	 #}	 #i #2
 #J
 #  #> #m #B #oL #k  # #y, # #r #- #? # #6D #q #|7 #% #7 # # #.
 # # # # 	 # # #y6 # #yf # #	 #f #7 #o  #> # #? #
 #j # #` # # #|-	 #@	 #zr #v  # # #;  #g #Z #$ #W # #G #Q #  # #s
 #s # # #6	 #x #Xv	 #91 #W #[ #T #q #% #0 #  #e
 #/ #U #; #v # #DF # #!  #3	 # # # #( #' #   #	 #	 # # #X # #\ #y #n # # #)	 # #~ # #l #r #XS ${  $C	 $<6 $ $ $n> $ $  $ $'
 $ $V $Z $]^ $b $ $B* $Q $  $ $ $-m $K $& $o $X $h $
 $q3 $	 $?h $ $ $Q  $
 $R $l $W $ $!3 $WL $9  $a4  $L $
 $_ $ $ $;c $qz $	 $^L  $<	 $$ $w $G $	 $O  $z $U{ $&  $e	 $:  $} $6N $	 $ $7 $iE $8 $-  $ $ $b $rG
 $	 $k $ $) $q $ $y $~ $74 $  $n $.J	 $ $ $ $	 $y	 $B $S
 $
 $ $ $c	 $s#  $Y $ $|
 $^ $y	 $7 $ $x\ $ $=	 $ $m; $d2 $  $	 $3 $ $$E $qS $p	 $M $T5 $B $
 $6 $ $L %6	 %I %8 %, % % % % %W  %O& %r % % %  % % %"  %%W %	 %5
 %~ %v\ % %jd %K %V
 %  %^  %"; %2y % %9 %;  %C %> %W2 %K# %6  %n % %xZ	 % %P % %2 %Y	 % % %4
 %g %l %/ % %  %I* %T/ % %d  %
 %x" %+m % % %h % %&B  %	 %] %
 %o %[$ %h %x % % % %V	 %T %Q  % %Tr %q %6  % % %' %p  % %  %
 %w % %gJ % %$ %~ %P  %  % %A~ %md %b % %J
 %l %V
 %k %A %mv %d % % % % %iU %p % %w %bh %( % %g %9 %j1  &7 &`! & & &@ & &	
 &K &n &j &
 & &0 & & &4 & & &e &g & &M	 &\ &@  & & &5 &Y & &= &<  &m &
 &T & &E3 & &W &]  & &5 & &_} &` & &a`
 &_ &	 &Q &P & & & &f &L &p	 &  & &
 &
 &	 &  & &K &o &\
 &Z & &	 &x	 & &a & & &<D &Q7
 &a &J & &+ &E	 &L &W% &: &oU &f &: & & &Dc & &a &J  &9r &79 &l# &% &R & &r	 &
 &V &% &P &= & & &e & &l
 &	 &u
 &V &  &B &{  & && &> &o  & &"$ & &Y &/ & '	 ' '  ' 't '	 'K ' '| '
 '
S '9 'G ' 'Z ' 'N 'u ' ' '~ 'v2 'n!
 '} '9  ' 'u 'Q '	 '^' '^ '* 'w '	 'sJ 'o 'z 'N=  ' '8  '1 'r ' '	 '( 'lP '] ' ' '! '  'a '  ' '@ 'K  '	 'J '} ' 'Q*
 'S_ ' '& '5	 '6 'k '[ ' 'q ' '	 '8{ ' '{
 '	N	 '  ' '4 ' k
 '  '  ' ' '5 '? '/_ 'Q '( ' ',3 '  'a ' '$ 'v  'E6 ' ' ' '? ' 'VJ 'F '
 'x 'y ' ' 'O 'T. '" 'N
 ' ' 'R ' '	 'i '	 'E[  '\	 '3
 ' ~  ' 's{ ( (J
 (f  ( (G (} (  ( ( ( (	 (
 (dq ( (^p (	 (u (H" ( (\ ( (w (5
 (B ( (A ({ ( ( (5 (T ( (/! (B	 ( ( (#x ( ( (&	 (Q (W	 (i ( (
 (3 ($
 (- (Rl (	 (  ( (C (e (
 (\ (2 ( (@e  ( (  (
 (		 ( ( ( (9 (	 (k (zn
 ( (N ($
 (7 ( (o (D (U	 ( ( (C (
 (=R (k (
 (j (N (b (
 (8 ( ( (H (@ ( (L	 ( ( (3? ( (D (O ( (: (\j	 (T (i (1 ( (F= ( (8
 (=
 (? (f ( (
 (k8	 ( (Z (c (E	 (X (s ( ( )
 )
 )v
 ) ) )U` ) )  )k )		 )2S )7
 )
 )B ) )Z ), )>  )d ) ) )., )6 )j" ) )"  )hu ) )D|
 )5 ) 	 ) )_z )Y )=
 )	 )o` )" )q )q ) )#	 )(	 ) )H	 )] )* )\ ) )8 )C ) )g ) )	 )c )
 )7 ) ) )G ) )' )g )' ) )Q	 )1	 ) )	 )-  ) )H  )q' )
 ) )\ ) ) )
 ) ))
 )[D ) )9* )$ ) )N )( )s	 )Er )E  )e  )# ) ) )D
 )	 ); )E.  )0 ) ) )4 )+4 )c )~	 )
 )/ )* ) )r ) )u ) )V  ) )A ) ) )ET )>:
 ) ), * *1 * *V *E *LV *r *-  *m
 *  *U *[  * *H *@ * *B	 *tc *xI *lZ *^ *J
 *z *9 *{ * *X *d *Y * *W	 *} *2 *  *p
 *; *&
 *  * * *t * *c *X *i *	 *e *6` *.`	 *^	 * *<  *xK *7 * *r * *.$  *E *K * *B * *A	 *Q *, *b *iX	 *" *	 * *.
 *  *, *8 *  * *X *23 *
 *; *? *  *u  * *
 * *8 *  * *U
 * *$ *r *  * *z *^ * *- *z *ZE *P
 *nP *5q	 *= * *
 *	 *d * * *
 +n  +Mf +, +L +' +l +, +6 +w| +g  +s + +L +  +g +u + +9	 +. +
 + +v +h + +AM +6 +h +c +j	 +	 +	 +
 +G
 +x +
 +4 +F +` + +! +=
 + 5  +m +$W +
 +
 + +U +w +K_ + +E +  + +z +T
 +  +D$ +( +/ +  +H? +e +
 + ++2 + + + +k +l +0 +	 + +%~
 +I + +T	 +$ + +  +' + +	 +# + + +5 +X +i +R + + +2 + +"4 +w +w +A
 + , ,/
 ,P ,x ,X ,F ,  ,-  ,W5 ,  , ,4E
 ,R
 ,!7 , ,|
 ,* ,2	 ,	 ,:	 , ,xk
 ,c ,	 ,v , ,  , D ,vB ,. , ,> ,d ,?x , ,% ,l	 ,r ,F
 ,#k ,I ,y ,)
 ,E , ,: ,1 ,b ,6 , , , ,,} ,' ,	 , , ,K. , ,% ,z , , [  ,	 ,<	 ,M , ,u ,N  ,/ ,  ,K ,M ,7 ,N ,l ,  , ,I ,B	 ,U ,V ,
 ,
 ,X , , , ,L ,s ,[
 ," ,7	 ,] ,7 ,~ ,]a ,z  , -~ -J
 -_ -s -wZ -\c - -  -h -qp -S` - -mp
 - -	 -	 - -Z  -j - -+ - -`Z - -v - - -Q -
 - -6V - ~ -4 -q -H	 - - - -e -	 - - - -  -X	 -	 -F -` -S - - -B -tm
 - - -r9 -x
 - -\ - -0	 - -^f -@ - -g - -C - -?	 -sR -~ -
 - -9 -' -D - -P - -5 - - -x -G -, -  -` -	 -=	 -{k -m0 ->m - -! -* -h -[ -& -P -\ -a
 --M
 - -k	 - - . .So . .* . .	 .k . .( . .3 .
 .` .&
 .m .  .s . .
 .v . .f .4 .a	 .G .y	 .
 .} . .C .  . .7 .-	 .7	 .: . .sW
 . . .c~ .J .~U . .	 .y .gM .s .ke . .@g .#-  . . .) .] . . . ! . .$  . . .N	 . .i .] .q	 . .OI . . . .H .:  .l$
 .8 .bt . . . . .RV
 ." .$	 .E . .< .A .,	 .	 . . .Z	 . . . .j .q . .] .H5 .Y
 .! . /( / /h; /9j / /w3 /x /C /
 /& / / /_ /
 /4 /$ /] / / /q /| / /e / /
 /&
 /E /5 /d /  /; /a /W /b /< /. /g /C /JR /, / / /n /
 /V /m / /;	 /L /
 /(K /*  /u /] /^ / /k /tF /" /< /_Q /.  / / / /&	 /( /O / / /?y	 /  /U	 /
 / / / /	 /< / /h /7 /> /3	 / /p6 /, / /;  /Td /, / / /w /V / /~ /  / /E /xS /B  /l5 /Q	 / /  /  /c /B	 / /Xv / /6
 /u
 /
 /_  /G /4a
 / /
 0#? 0a?
 0 0 0q? 0k 0 0t 0 0 0
J 0~  0S 0+ 0{{  0 0> 0U 0( 07 0P^ 0!	 0e 0&c 0 0 0. 0xc 0B 0 0-^ 0do 0 0Q 0| 0r 0Y 0=  0} 0 0: 05 0 0| 0( 0  0< 0S 0  08S 0 0 0)w	 05} 0y  0 0X' 0N 0 0)	 0A
 0 0 0,T	 06 0t
 0	 0_ 0U 0Q 0 0Rv 0	 0  0 t 0 0 0. 0 0  0u  0? 096 0A	 0T0 0h	 0E 0	 0
 0' 09w 0Jq 0p 0N 0_n 0 0V	 0Z 0T 09 0 0 0H 0  08 0f 0' 0w3
 0. 0
 0] 0b 0 0
 0 0	 0K 0CZ 0CT 0l$ 0P\ 0_ 0ea 0( 1 14  10 1* 1	 1 1F 1 1G 18 1L 1 1 1: 1 1h3 1 1^ 1	 14 1J 1	 1, 1$ 1c 1D 1 17H 1} 1$K 1D 16 1 1K 1 1} 1Q 1}  1Jd	 1w 1K 13 1 1|/  11 1r	 1 1 1H 1	 1 . 1g 1[	 1
 1
 1T 1~w 1VL
 1 1 1 1e	 1:i 1	 1K  1>^ 1
 16o 1}B	 1 1Cm 14 1JI  1 1  1 1/K 1D 1S 1 1*>  1
 1 1> 1 1
 1e  1 1u 193 1Q 1EC 1' 1 1 1go 1 1
 1C 1q 1g 1 1 1"  1 1w 1S 1)x 1 1, 1	 1^ 2A 22 2g
 2J 2d 29 2v3 2A 2 2n 2S 2 2 2 25*  2  2Oz 2 2?@ 2o 2< 2 2Q	 2p* 2lY
 2 2 2 2  20\ 2;_ 2*S 2,T 2OA 2: 2b 2
; 2bX 2
 2d 2 2Q 2S
 2c 2D 2W 2< 2v 2W{	 2M_ 2 2W 2o 2 2o 2H  2> 2! 2
 2  2|C 2 2
 2e 2 2 2 2 2KP 2m 2  2 2 2#~ 2 2 2z 2(  2 2. 2 2  2L 2.	 2	 2 2}
 2) 2
 2y
 25 2 2&E 2) 2 2+ 2 2	 2 2E 2g 2	  2] 27b  2/ 2x 2'
 2 2 29 2	 2$ 2/ 2 2r 2s 27 2k 2 22 2f
 2y^ 2I4  2 3N 3 3b 3`g 3 3 3y 3 3	 3 3AQ 3n 3| 3P3 3A 30 3c 3cB	 3
 3d 3  3 3a 3i 3r 3 3<w 3; 3 3	 3} 3`@ 3 3	 3i
 39F 3	  3b 3% 3 3s 3
( 3b  3gs  3 3 35	 3a 3p 3E 3S	 3 3r 3K% 30 3L  3 3  3
 37a 3	 3A 3 3{ 3 3
 3j 3k 3@ 3 3 3h 35 3 3mQ 3G 3 3U
 3v 3^ 3q  3 3 33e 3b  3m 3L 3M 3 3 32
 32 3 3e
 3B 35i 3H 31 3m 3&E 3x 3 3B 3p/	 3  3E 3 3o 3Sm 34
 3Ox 3e 3 3 3 3I  3M
 3>
 3OX 3 3 3n  4K 4D  4 4 4 4 4  4( 45 4
 4{ 4 4F 4 4 4n 4 4 4>! 4
 4[ 4a 4W 4{ 4 4g 4 4W	 4Al 4. 4% 4 4D 4 4 4$5 4 4c_ 4*/ 4B 4? 4 4+" 4\ 4D 4![ 4g 4j 4 4U 4x	 4L 4p	 4  4? 4 4	 4  4-  4u
 4]H 4 4
 4w 4_ 4H 4H 4 4 4 4/% 4m 4:r 4 4 4 4D 4m 4z_ 4: 4N 4
 40 4 4G 4Q 4&a  4 4 4\ 4 4p 4| 4As	 4	 4!
 4+C 4l 4(	 42 4* 4= 4O	 4j 4 44 4e 4o 4c 46i 4?G 4 40m 4) 4G[ 4f 4 4 4p 4@k
 4 4d 4b	 4I 5,  5v 5 5N; 5e 5Yz 5v 5 5 5P 5" 59 5T 5 5N 5 5 50 5k'	 5	 55c	 5R
 5 5| 5 5&4 5 5  5& 5  5O 53< 5B  5R 5u  5 5E 5d
 5 5pB 56L 5` 5 5(B 5} 5J 5 5	G 5
 54} 51 5^ 5 5 5+  5u 5D 5f 5  5d|
 5- 5 5O 5 5( 5 5 5 56 5 5*r 5 5? 5 5q 5RJ 5Z 5 5t	 5Ug 52 5F 5`
 51 5	 5rM 5E, 5?	 5$ 5 5 5RB 5s	 5M 5 5v
 5] 57| 5b	 5<@ 5Y 5 5[ 5@	 5z 5] 5 5W 5 5	 5@Z 5	 5  5G 59L 5t	 5 5e 6
 6" 6?
 6 6\. 6`	 6  6=g 6,^ 6f 6 6	 6k 6I	 6F  6 6.)
 6 6 6 6 6
 6
 6#? 6Z	 6 6V 66 6 6s 6 6P	 6	 6G 6}: 6
 6  6 6 6 6Y	 60 6s 6Q
  6 6s  6 6C 6L 6e 67 6 6[ 6O% 6 6 6I 6A 6&O 6. 6k 6 6[ 6G
 6V 6 6~ 6W 6
 6z 675 6 6Q 6{ 6 6# 6Qk 6#  6(
 6 6R 6-  6( 6c
 6 6 6
 6; 6mV 6 6- 6 6`P 6 6 6 6k 6 	 6G 6	 6  6 6 6! 6 6d  6/ 6 60 6  6t 6n 6 6P 6V 6b 6k 6=  6dd 6  7 7ee	 7Y 7 7  7 7_ 7 7; 7@ 7 7N	 7 7?"
 74 7V 7 7
 7 7.> 7 7s 7k 7 7i 7p5 7> 7 7 7  7 7 7zL 7\ 7b 7	 7n 7#	 75	 7sJ 7vz 7f3	 7\	 7 7 7 7z
 7J 7 7	 7[ 76 7N 7<| 7d	 7 7z 7(	 7@ 7%	 7n 7u* 7, 7T  7 7[ 7.[  7  7  7d 70	 7> 7( 7b5 7	 7 70= 7| 74@ 7 7R 7L 76m 7# 7E  7Z	 72 7 7w 7J	 7E  7  7 78 7  7p  7^ 7b 7. 7~r 7 7t 7l9
 7' 7 7 7	 7F 7Qk  7	 8<'  8p 8A 8 8%Q
 8 8@ 8<
 87 8l 8wI	 8k 8 8Wf  8'
 8s 8 8I 8 85 82 8W 8z  8Aq 8W  8Q 8!1 8- 8 8n  8 8 89K  8 8v
 8 8	" 8W 8G 8 8zC 8T' 8< 8 8) 8 8D	 8\B 8 8 8a 8  8 8, 8 8E 8 8 8	 88, 8^  8
 8 8 8 8O: 8ks	 85 8[	 8 8? 8
 87
 8C 8@ 8 8lV 8	 8~ 8sn 8 8 8P 8	 8j 81o 80D 8| 8  8 88
 8  8  8@ 8%	 8n=  8#/ 8 8 8 8 8r 8 8b	 8b 8V 8J
 8@ 8 8<Y  8^ 8u 8~ 8UL 8! 9 9d9 9= 9 9D 9_ 9z  9( 9FQ 9	 92 9t 9z 9 9Z) 9}@ 9/n 9/	 9C 97 91 9 9	 9; 9; 9. 9=A 9E 9 9 9> 9 9_ 9S 9 9u 9N 9 9/ 9 9= 9d@
 9 9S, 9w 9k 9 9c4 9 92& 97&
 9< 9> 9 9	 9[V 9L 9b 9 9@ 9 9 9Y 9: 90 9 9u 9T 9 9 9  9B 9 9 9R
 9 9 9 9q  9x 9m 9wg 9+ 9' 92B	 9r3 9[(	 9	 9: 9e  9 96 9 9 9 9 9# 9 9o& 9 9| 9Kg 9 9? 9 9 9%
 9	g 9b 9  9H :6 : :u6 :8 :8 :tc : :[U :Z	 :
 :b
 :x :	 :; :R :.	 :t  :4 : :v :3 :~ :8~ :=  : : : :} :  :R :7 : : :OZ : :! :a
 :
  : :" :FM	 :,; :d	 :7o :e7	 : :  : :
  :Dp	 :_ :g :y :
 :% :2 : :\6 :Y	 :O :	 :3 :u  : :( :< : :j :	 :Ek :a  :, :>\  : :g :s :V : : :A :`  :+ :i :m( :,  :r  :+ :k	 :# :4 :i/ :;< :/A :;( :5 : :F! : : :Q :u	 :" :  :@ : 
 :k :
^ : : : ; ;

 ;	 ; ;0{ ;\
 ;	b ;p ; ;= ;h ; ; ;
 ; ;  ;1 ;W ; ; ;	 ; ; ;q ;
 ;
 ;O	 ;} ; ;. ;^c ;vx ;U ;#[	 ;< ; ;I	 ; ; ;  ;  ; ; ;z ; ;> ;
 ;E
 ;-V ;U  ; ;e
 ;
 ;x ;~ ;
D ; 	 ;o ;- ; ; ;A~ ;l ;7 ;0U ; ;+ ; ;	 ; ; ;{$  ;D ;,  ;x ; ; ;| ;5 ; ;s ;a ;}j ;
 ;K ;= ;u ; ;"	 ;I ;( ;	 ;3v ;  ; ; ;\ ;Q ;"s ;E> ;1 ; ;s ; ; ;W ; ; ;d < <5 <t <Q] < < <) < <5 < < <_t < <R <a <8A < < <i <2 < <<  <\c <`
 <
 <[9 <* <] </ <~b <A <.= <Jt <_ <S <x  <	 < <p < <M <g
	 <    <V < <N( <* <u < < < <2 < x	 < <d < <  <3
 <Y <2 <M <F	 < <a < <;
 <m	 <Pq <I <87 <x < <D < <	 <^  < <  <Ue <C <4
 <H < <i <L		 < <K	 <	 <0  <	 < < <C < <Z <U@ <T < < < <  <"	 <g  <'n <I < <  <& < <	 <	 <
 <F <: <- =)h =E = =	W = =8 =5 = =K = =3 = = =~ =? = = = =B	 = = = = = = =.x
 =  =Lj = =h  =& =+ =-  =  =p =B =_	 =]
 =3 =I  =k =] =
 ={ =j == =s =C# =P
 =) =ru
 =	 = = = =' =	 =i =v =pr = =
4 =9 = =b  =1 =L =-
 =F = =5 =F = =I
 =k == =r =:	 =		 =4 =yO =* =! =u	 = =5M = =q
  =t = =: =	 =Q =  = =g = = =c =# =I = >* >  >! >t >,% > >[
 > > > >H >KF >  >8 >= >
 > >Y >Jh >Q >2	 >Z >h >>s >|
 >
 >w >@ > >IX >
 >1 > > >g >? > >h >b > > > > >f >" >J% >u > >@ >O >:b >/ >w	 >b	 > > >P
 >) >p >@s >*%	 > >MV > >	 >k >
 > >y >7 >|C >y
 >
 > > > >1 >
P > >O
 > > >B >K
 >4 >h >;
 >*0 >
 >!o ><L > > >kv
 >), >D >	 > > >N > >2 >0	 >Ig >$ > ?l
 ? ?NA ?{ ?m ?bp ?` ?. ?{F ?) ?$P ?L ?1 ? ?Y
 ?4 ??=
 ?6 ? ?b	 ?U ? ? ?[ ?	 ? ?
 ?	 ? ?D ?0 ?|  ?2  ?@  ?< ? ?d> ?R ?8
 ? ? ?za ?f ?+]  ?o} ?0 ?
 ? ? ?, ? ?  ? ?z  ?m ?v	 ? ?3 ?3 ? ?@ ? ?t0	 ?  ?~ ?v3 ?k ? ? ?p ?! ?jv ?2	 ? ?
 ? ?W ?R ? ? ? ? ? ?o ?D7 ? ? ?t ?R$	 ? ?P ?l ?- ?N	 ?6 ?t ?t ? ?	 ? ?vP ?$ ?` ?"' ?X	 ?+{ ? ?g ? ? ?Z ? ?L ?u @.C @c @ @ @ @ @	 @ @ @ @?J @]n @*( @Y @ @ @, @  @ @ @h @ @F6 @ @7 @]
 @ @ @r  @ @S @	 @  @	 @lO @X= @ @B @\o	 @}
 @J
 @ @
 @ @m	 @p @se @H @D @ @*r @a @5W @ @ @< @ @| @Z @ @ @ij @q @] @ @ @ @ @f @)	 @k @  @% @ @V @- @ @P @	 @^ @"] @- @ @ @{ @	 @<) @}
 @a @ @s @G @} @l @V @ @- @] @Y @Er @yS @2 @
 @ @ @ @ @U) @z @S
 @; @ @ @ @/ @ @Y
 @ @^N  @U @C @ @  @V= AJA
 Aq A A< A A At1 Ax A AV A A AgL A	 Ab
 A A A'
 A;  Ao A AM A#f	 An A Ak= Av A( AX AL A
 A A A AL AG
 AK] A[ A8( AS Ada
 A4 A A;  A At	 Aw  A A%	 A A 
 AI  A[i AH A3
 A	 A Ax A A A AX A~v A A A A A[ AV A< A8	 A< Ah AN AW A$ A  A6 A? A A]0 Ar- A
 Ae Am A{ A,	 A A A+ A$
 Av A+c A3 AU A< An A A! A&	 A A	 A AC
 A A` A1
 AK A}
 A
 Az! A A|K A"	 A A	 AD0	 A A AE A A Ak6 A B@ BZ B1 B6 BD  B BB	 BL BT
 B B
 BG B B B>T B[
 B5 B( B Bl B>R B@	 B# BD B; B
  Bu B# B' B Bj B\ B B B  Bg B B
 B	 Be
 B B	 B6 B BK Bw B&  B B;	 B# Bx B\ BA  B B>q B B B	 B^	 BM#  B"L B;
 BH B B Bk BF Ba BbQ B B% B BQ B Bu  Bu Bz. B= B  B	 B3	 B   B
 B B Bh B B B6 B B B B.k  B BBe B  B Bc B B0 B	 B B Bf B B| B B	 B	 B B&R B B Bh Bl Bf B3 B-} B BE B BXN B B2 C	 C!  CX C CcW C#	 C
 C CFB  Cs C CIh  C CO C. Ck C&	 C6
 CI< C C! CT Cm0 CB) C Ct C  CZ/ C` CN
 CM CV C% C CJ	 C C
 C
 C0 C C$# C} C CS  CU	 CJ
 CP Ct C1 CUw Cv C C"L C	 CT CG Cl
 CO CN C  C CP CG C=#	 C= C3}  C C CN C' CXc CO C	 CD C= C C5  C@ C& CA C: C
 C Cj CX* CKj C%W C C CY C Cp6 C86 CT C!x Cu C Cr Cz< CU CT- C C	 CH
 C
 C	 Cw C)h Cv C<
 C7 Cvj  C- CO CC  C+n C4Y C CB  Cy Cpi C3 D:y D"X D D
 D
 D$b D D" Dr D Dct D De D%?	 D
 DTb D. DO. D:
 DC DsO D D D< D D.
 DO D0 DG D2 D
 DV8  D;T
 D[D  D Da D
 D2 D4t D Do De D DN` D DW D D<n D  D1	 D=	 D! D D D. D{ DC Dz DP D  D D
 D<	 D@ DyR DPA D DR D D D D6 D8 Dw
 D DI DY Df D		 D{ D@8 D&b DJ D	 D DE D{ D( D  D|  D  D De D D`	 DG D DgN	 D| Dn
 D DU DBd D Dh D@Q D D DZ D	 DB DyV D} D DY  D D9 DQO D D- D4
 D6 Ds ElI EX;
 E  E  E E- E= E	 Ecq	 EO
 E{
 Ej EO E- E E	 EU Eo E E EC E  EvL  E E{ E`! Ew E( EV
 E	 EWZ E  E	 E# E E	 E& E E)	 ED E
 E)	 E0z E; Eh Eb EV] E E#T
 ES E:
 EA E}S EF Eu[  EF E2 EM Ej
 E E- E E  E E? EY E/	 EU EHG E& E: EQ Er E E= E[ E	 E*O EuQ Ek E~d	 Ex Ebi
 Ev E E  Ev  E E E  E Ee3 EQq E	 Eef E3D	 E# E9 EW E~ E  E Ey E(_ E E
 EQ EF' EQ EQ EL
 E 	 E  E	 E	#	 E ET E0 E; E E
 EE ER E
 Ek E F F-
 F  F>Q FZ F F F	 F F Fd F&  F F FI	 F`M	 F F F F5 F> F F
 Fj F  F
 F F*x F FF F+
 F F FJ F@ FL F< F FA F	 FX	 F	 Fd	 FV F F
 FAj FJ F
 F FD F F^ FA F` F? Fij F) F  Fe F F. Fx Fg F F
 F{Q F  F Fg F
 Ff& F!? F FLC  Fki F F^ F< F Fg
 F F		 F^ F F
 F.  Fre
 Fb Ff  Fz F	 F <
 F F F F F F >
 Fw  Fq FL F]f	 F	 Fps
 F Fg F Fl Fw F  Fct  FP  F-  F# F?a F	 Fo F
 F,-	 F/
 FW G*  G G. GC G G Go	 G G"& G  G G G G, Gp G G^ G.	 GO Gxv	 G3 Gb G G*8  GTL G G	 G GR Gh G, G G}[ G GU	 G)  G Gi
 G
 G/] G Ga Gjj GX  G GN> G\H G G3
 G G G G&= GE  GX4 G Gm GI G	 GH/ Gqf G G@ GK G G" G:	 G]
 G4
 G[ G&	 GV G GK G G:B Gc GR G^ G G` G G0* G[ G G  G Gn Gf G G G#;  G G G	 G8 G[ G? Gh! G! Gl G@m	 G G2 G Gx Gt G G
 GF
 G0  G, G) G^ G*w
 Gv
 H Hr H  H? Hb Hf HX H  H  HDO HsC HL H H H HH HY H HE H: H: H H Hm H HQf H9 H Hn H& H	 H^* H& H H	 H H H$ H[ HC Ht Ho	 Hm Hq Hy
 H6
 H  H: H HW H H8 H0 H Hw H H| H  HY~ H1 H: HB H HA H H< Hg H H$q H. H(  H( H HH Hh HV  H\ Hz H1 H[ Hf6
 H? H
 H
 H3 H H H]
 H4
 Ha
 H`	 H H H HF He HP4 HM H!f Hj^
 H7S HF| HV H HJ H Hs	 H`U
 H=  Hb Ha H*  H9 H7  H"{	 IW II Iy	 I	 IJ I@  I8 Ib Iy I I	 I^	 I< I& I> I (  IG I I
# I Is.  I* I;t  I@ I3
 IXN I:& Iz  IEy I$ I I~
 I I#	 I I= I= I& I	 I IQ  I IQ$ I IS I Ix	 I Id I Ii Ii I' I?
 I I: I& II I I II ID ILW I
 Ip I(s Ig I\^ I Im	 Ie  I IE
 Id I I7k I IB I I'	 Ik} I*| I3 IP- I( I% I1 I	 I/ I  I
 I Iv I I	 I~ Ij I  I I	 I	 Ik  IB IK I5 I I I IY
 I I2Z IH I J J J 	 J
 J Jz J{ J JD JL J J JE J J  J J@U  J J\A	 J^ JU J J{  J`
 J JWG Jj J  J  J JP JW J JtC JIK J& J3Z	 J%_ J" JB J2c JC J
 J J(g	 J; Jx J J: JS
 Jd J J. JE JA J^ J JM  JoE J J J JE J
 J J J JT J3  J JT J> Jo J Jr JR1	 J4 J  J"	 J J
 J Jt J_+  J J Jk JH	 J
 J`
 J7 J? JEF J J J J Ji J"] JI Jm
 Jz J J	 JR JS J7 J8~ J JR  JG JR JtJ J9 J&  J K5	 K8 K K K,b KC Kl7 K	 K/ KU KW KQ  Kr K K& K( KL KS K3 K Km KQ K/ K" K6 K\ K  K/ K KE K KV  K(' K& KX K_R K@ KH> K K KLu K6
 K^ K K< Kh Kl K K	 K|)  KW	 KL KF K
 K8 K
 K K!
 K	 KmP
 Kt K K^
 K	 KV K` K K K; K. KY K:J K" K K` K K  K~
 K KdT K  KY Km K K8 Kq K* K{ K8 K K Kl K K5  K?c L; L L
 Lk Lx
 L4 L L Lu L	 L-
 L L> L^	 LEW Ly L	S  LQ   LT L
 L(  L  LMG Ld0 L  Ls L L LD  L L*X LiT L LJ LI L{ L  L L[N Ly L L} LV  L L Lz L L^ L L Lx	 L L L L+(  L|K L L L
 L`U	 LQ L8 L L& L?9 Ll L9 Lb^	 LRJ
 LjL L LM L L L=  L7 LD
 L LC L7+  L!
 Lr L- L LF	 Lg Lq L
 LS L L L L^:
 Lp  L= L  Lj LU L  Lz  L L L; LB L  L" L	 LN
 LA L L (	 L L  L? M MN	 M MN M+e M MN; M
Q Ml	 MJ MCc
 MR	 M+	 MZ
 M Mx M Mi M M M0	 Ma M M:v M M_v M M$ M }
 MD M	 M,e M	 M M  Mq M	 Mh M
 M Mqy Mc4 MZ M M/  Ml	 Mg  M M2
 MU Mr M	 M MS	 M> M6; ME M  M` 	 M M M' M Mz MEF MS M M M:h
 MH
 MR MZ M Mc Mx M M Met Mu M Mz	 M MC M Mv MP Mf2 M}X M	 Mj M MG M M<
 M. Ml MC M^ M6 MR M8 M\ M? M M[ M+ M M MK M
 M@ M M)
 M	: M M% M Mw NT Ng  N NI Nm N	 N N9 N N  NP Na N@y NZ N NA7	 N&  N Ni
 NbR N N NF  Nb N| NqI N" ND Nf
 N	 Nu NRm  N N N8 Nqe NHZ N
 N NZ( NG N Nk  N-  N%k N)n
 N Nw  N N~A  N{ N
 Nt N N? N	 N
 N5_ NW Nb N. N Nr| NB N N
 N= N+ N N N N N	 N!  N	 N- NB
 N4 N0 N  Nv N N	 N< N  NK8 Nf NG Na Ni N	 N3? NA NTa ON O O O	 Oq
 Oq/ O!, O O	 Op	 Ou& O[ O OM O& OP O O	 O9 O3 O/ O O_ O0  O O
^ O? O On
 O@	 O OJ OM	 O	 Og Ow# Ok OZ O  O O Ov	 OT O Oj O	 O3 O O O5 O 	 O OJr Oh  O/	 O { O= O- OMk OG O# Ow Oi  O O O O_x	 O O Og
 O OT O	 O  ON  O O Oe OW Of Or O OT	 OO O O OXN O{ O> O O
 Od O\7 O' O$ O0	 O O= Oq O5L	 O OS O4
 P t Pn P6>
 P` Pz PM  P8O P P* P%  P~ PF P{ P P? P PC PbF P	 P: PX P P P	 Pyo PI Pn P P  Ps P` P	 P	 P	 P# PUC	 P| PV| P P  PK	 PE[ P#  P
 P)J P	 P% Pp PC
 P P-E P7 P Pp Pl  P'	 PO P  PR P P
 P@	 P P P Pl P P PV_ P	 P P P P
 PSV P Pe P	 P P P PI. Po P PC PD P P4 P P`/ Pg Po P
 P PZ P Pe  P# P P PXi  P P P. P P	 Pc PE P P P PZ P( Pgl P@ Q Q!i QZ QM  Q{ Q1v Q3 Q` QD
 Q+ QA QL. Q Q
 Q Q:
 Q Q Q QU Q
 Q Q Q Q QF Q Q	 Q Q  Q? Q Q Q	 Qm7 Q= Q Q QG Q QZ Q Q Q_	 Q_	 Q- Q Qv Q Qj  Q
 Q! Q Q Q Q	 QQ Q Q Q Q  Q* QQ Q) Qij Q? Q Q QY Qo Qj Q2	 QK Q
 Q Q% Q Q7k QL
 QD Q  QG  Qj{ Q Q{q Q Q.  QH Q	 Q
 Q Q> Q Qez Q QVZ QF Q Q1
 QCe Q- Qem Q  Q3 Q Qn Q/ Q Q^ Q6B Q Qz
 QJ Q\S Ql Qx Q_ Q Q(	 QF Rs Rs Ro  RZ Rz6 R> R
 R RP R3 RS9 RI RN R R R R3 R: R; R R4 Rg R: Rsj
 R R RB RV R
 RQ R R> R  R R78 R R)H  Rm
 RE R
 Rb Ra	 R+
 RG R  R{D  Re
 R R	 R?  Ra R[ R7g Rr RJ R R7 Ro R@
 R-  R,L R R R^ Rb6	 R	 R R	
 R3 R RB	 R RTD R{ RPi
 R R
 Ri R
 RV%	 R RS R
 RY Rd RH	 R) R R Ru R R4  RJ R,R RC R R3 RA
 Rv R	 RP R RM  R R1 RyN RW R} R R  R S6 S So S SK  S{ S S__  S S S S
 SG S( SL S? SY[ S	 Sv Sn	 Sg
 S+ S_
 S S6 S{	 S	 S2 S S Sd
 SD S\ S% S S
 S S# S SA S$ S St
 S} Sn  S^  S  S S Sm+	 Sh Sk] S S Sl
 S  S  S6  S  SS S0 S\ SF Si Sk	 Sz S
 S S Sv S	 S/ S% SA Sz S Sr SHg S` S] S S S- S	 S SZ S S SFb S(l S@ SY Sv' SK
 S@ S2  S SO S	 S S 	 S' S Sb S5 S SZ	 S St Sp S  Sm S Sj S% Sj SH/  S3 S] S SW S` S&
 S	 T] T?J Ty TL Tl T` T T TT T T TID T  TU T, TK Tj T T T T T T	 T Tz\
 T& T T T6	 T T		 T  T6T T T= T
 TI T{ T' TD T	 T- TT T
 T T  T3 T=
 Te` Te  Tm T6  T Tx) TLW T
 T
 T  TA{ T T0I
 T s
 T? Tl	 Tg1 Tjw T	 T T+ T T T9  TC T T
 T{c T	=
 T'q TO T` T T$ T  T
 T% T? T Tn TG TN TW  TS TV TM T\ T"2 T< T8  T* T T T T8	 T T TG Te TQ TT
 T% T T^  T( T? T
 T T} T T	 Uv UZ	 UK
 U+l
 U U<
 U Un U;N U	 U
 U  UX Ux U;S U)/
 U5
 U~{ U3
 U U U	 UQ U U U*
 Uh<
 U(h  U Ud5 Ugg
 U U~ Ub U U? Uk9	 UeJ Us; U* Uh U1 UZ Un U4	 Ux U U>x U~ U^  UcU U U1 U U U U U
 Unj Ur# Uo U  Ux U Un
 Ul UK U U U}H
 UCC U
 U  U| U U U Uw UI
 U U	 U- U U  Ux Ugz  UI0 U7 Ub Ubq
 U U! U2 U( U	 Uk  U{ U Uto U US U U U] U` U U@  U UT Um U
 U UOw  Up U<  UVv UB VP V  V p Vq V5 V VM V V V#t V(  Vx Vc V V.  V  VJ  V_Y V Vn;  V: V{ V Vi VV VM Vp;	 V V
 Vy V VZ VX V V VJ+ V4 V  VQ
 V" V@ Vr V.
 V1 VY V
 V5 VG V
 V V VF V V( V1 V1 V VBd V V V VyY Vk] Vu	 V>E VX VzW	 V Vk V V	 V0 V* V! V` V3 V Vl Vr	 V  V V V V VY Vvw	 V V V`} V V}< V* V VK	 V	 VG	 V	 V(v V
 VIf
 V4 V V V8. V VC V V< Vd Vg"  V V[ V& V  W0 W_ Wh WQ
 W] W W	 W5 WD  WY  W W`	 W Wo W# W  W"g W4 WQ  WP W W? W,F W W| W) WV
 W W  WZ W' WZ
 W WW  Wf W#F W WI Wz W! W* W W Wg Wh W y Wy
 WN5 Wi Wv W Wi W W6c W+ WR W WF W W~I W W W- W/ W W
 W W[
 Wy W{  W] W	 W* W Wb Wo
 WzF W	 W+ W WU W W WU	 WC;
 WC W W  W;
 W)6
 W8  W9T  W  W(	 Wc W W\ WS Wo W\ W WIl  W Wx W W W; WkL W W9 WX W X
 X  X X Xf	 XE%
 X X` X XR X X|; X_  XMm X X X3* X|[ X X-	 XP X
 Xf  X*B X X'  X+	 Xx X X& Xb  X
 X XK9 X84 Xwy Xv
 X$ X X` X. X Xm X	 XG| X Xaf X*J X X-% X X5@  Xtr X< Xl XS X> X3
 X  X X X\ X) XE
 X  XI&  X(` XRH XI X	 X&
 X Xd X X< XA X, X8 X
 X	 XJ XwH X'; X1
 X X Xp^ X X	 X]
 X5 XM X XT X X# X XE X	 X XN X X X X X6 X1 X` X XO X? X= Xy9 Xe8 Xx X1 X Xm X	.	 X X0 Y  Y  Yg Y
 YN Y Y_ Y Y YV@ Y] Y1 YIk	 Y1 Y Y Y	 Yq YR Y1 Yb Yt Y
 Y Y Y~ Ysq Y	 Y Y Y  Y% Y Y Yz YN YS YL	 YW Y
 YB) Y	k Yc Y7 Yj Yu Y] Y4; YC	 Y	 Y Y
 Y  Y{B
 Y  Y& Y$q YI) Y
 YO
 Y
 YLx Y  YSY
 Y8	 Y
 Y8 Y	 Yy Y\` Y Y?Y Y
 YG Ykn YX Y	 YJ Y^E Y Y YX Yp Y. Y( Y. Y YKn Y Y Yu  YJ Y YN`  Y Y7C Y\ YN; Y YR3 Y Y'!	 Y Yg
 Y1 Y Y*y Y	 YO1 Yo	 Y	 Y`X  Y Y6 Y Y. Ya Y Yf? Yp~ Z
 Z Z Z Zi  Z  Z* ZY ZG; ZC Z	 Z? ZBm
 Za	 Zt Z^ ZX Z" ZG  Z Z Z^	 Zo ZZD
 Zl Z  ZX Z	 Z  Z Z Z*"  Zz Z Z[ Zg ZF Z Z Z
 Z >  ZeG Z	 ZFk Z1 Z
 Z ZME Z Z	 Z1 Zuz Z	 Z
 ZA Zz  ZI
 Z	 Zr
 Zc Z Z	] ZbP Z8u Z Z Zp Z  Z ZP Z ZUF Zq Z	 Z Z\  Z Z Z\, ZjB Z:	 Z  ZL Z Z ZI Z ZR Z@ ZH Zo Z
 Zq ZFP Z Z Zp Z$> Zf Z Z Ze  ZI Z3 Z ZG Z  Z Z Z1 Z/ Z ZW Z [3  [& [ [ [= [ [6{ [T 	 [y_ [	 [ [3v  [m- [1  [" [ [ [4  [T  [N [.5 [  [ [B	 [' [ [ [M [K [
! [v/ [S [ [+ [?
 [Wj
 [ [

 [
 [` [L [P [6 [ [@ [ [%A [d [ [
@ [/ [| [n [{ [	 [ [b
 [Y [ [f [_ [> [l [	 [ V [ [ [  [jH	 [4 [/ [o [8 [ [H  [+/ [<' [g
 [ [ [3
 [0W [F [ []#	 [ [7 [S  [;"	 [ [ [h [
 [E  [1 [	? [P [( [  [$n [ [^ [R@ [ [@ [s_ \nK \ \ \G \7,	 \X \ a \+v	 \w \$7 \	 \Z \ \ \+
 \ \{ \' \:
 \ \5 \8 \` \ \I	 \3 \	 \0 \DE \6 \9! \g
 \2h \Y	 \  \ \0 \w \  \a \ \'\ \u \  \' \ \C
 \v \o \) \] \ \;U \	 \  \@O	 \  \:A \  \
 \  \h \ \7 \  \%2 \&	 \ \c \L  \/ \( \~  \& \L \b  \d \ \j \D \u \^t \ \ \? ]&5 ] ];v
 ] ]p) ][	 ] ].	 ]z	 ]N ]a) ]  ]a ] ]8  ]~ ]PM ]H ]; ] ]h  ]O  ] ]
 ] ] ]a ]e ]  ]	 ]  ]8& ]c  ] ]R ] ] ] ]q ] ] ] ]l> ]X^ ]I
 ]n ]0t
 ]5  ]f ]O ] ] ] ]Ie ]w ] ] ] ] ]S ]	 ] ] ] ]z ] ] ] ]  ] ]3#  ] ]? ]X
 ] ]B ]@ ]] ]]t ] ]| ] ] ]L ]e ]a ]> ];S ] ]~C
 ]O ] ] ]	 ]7' ]k? ]Y ]?n ] ]' ] ] ]" ]i4 ]}z ] ] ] ]J
 ^, ^~ ^ ^;u ^ ^ ^6 ^Y ^B ^= ^! ^ ^ ^	 ^l ^Q ^_< ^C ^y ^Y ^ ^ ^@u ^	 ^,	 ^*	 ^e	 ^	 ^v9 ^k ^T ^& ^ ^ ^R ^ ^k ^Q ^ ^l
 ^_ ^? ^ ^'@	 ^/ ^a ^ ^ ^ ^^M ^ ^	 ^ ^ ^b? ^ ^8 ^w= ^O ^Y ^Y0 ^ ^0 ^ ^/ ^4 ^b
 ^ ^|  ^ ^p& ^. ^#8 ^O ^ ^X ^w  ^Z ^2i ^& ^n ^ ^=  ^  ^r ^  ^
 ^k ^ ^ ^9 ^1	 ^  ^ ^< ^ ^q?	 ^% ^  ^5 ^}
 ^ ^ 
 ^ ^_	 ^`	 ^7
 ^4 ^* ^! ^ ^~
 _	 _= _* _ _C  _: _ _J4 _' _7S _ _  _ _ _	 _Y  _ _/ _)	 _u _ _I _ _
 _ _ae _r	 _ _D _V` _w _  _ _ _} _. _ _
 _ _U _ _ _p _} _ _s	 _ _<
 _ _` _ _	 _ _ _h _
 _F _ __ _ _vz _l' _
 _:	 _w _ _?	 _ _4 _ _7 _;=	 _V _u _g _A _ _f _ _"
 _) _S _^C
 _ _o _L _ _	 _ _R _@	 _WO _ _e _ _1}	 _U _T _o _ _ _8 _ _vO _ _	 _X _x _
 _' _ _~ _K `D@ ` ` `T ``[ `' `j `T `  ` `z	 `ZQ ` ` `I ` `] `@  ` `# ` `n  `N ` ``	 ` `v ` ` `+l `:
 ` ` `_ `' `.  `u `" ` `E ` ` ` ` `m `_  `c `9 `ve `^ `:  `F)  `
 ` `r
 `"X	 `o `) `o   ` `:	 `N ` `u ` ` `I ` `- `
q
 `.
 `.A	 `  `v ` ` `W `{ `o `m ` `L `, ` `R-  `h= ` `7 `u `l `] `	 aE1 a
 a aa a+ a7	 aC
 a7 a` a a:o
 aZ aW aa aG a a a a  a a  a( a ak at
 a a a6 a a ab a, a aa a
 a
 a a= aF[ aO a5 a  ay	 a8 a	 a@ aRl a? a
 aP a a a>" a6I aE a a a8!
 a{ ai aG
 a a  arI
 aI a a a ah1 a a- a) af= aU a	 a~ a<Z a#
 ab
 ax< a
N aq a  a` a a( a$ aj a a  a  at a^# a aF aK  a a, a aM* as akq avX a	 aX  av^ a a a aK ax4 a a
 a1 a% a a a7 a b< bE b0  bKU b)b bTP b  b
 bz
 b bQ b( b{ ba@ b2 b	 bL b|
 b  b bB b2 bv	 b b_
 b+ b_t b b2 b2 bf b` bi bt b	 bmJ
 b b&
 b- b` bK bQ| b b br bc b" b	 b@	 b b b?  bO}  b5	 b be	 bD b2  b8B b"
 bi~ b bg bj
 bi bP b|y bO bq  b b| b bI b. b. b	 b b bT b&n	 bq b bd	 b! b b	 b	 bC b d b7 b> bk bD bH br bS? b	 b7 bbj b bJX  bF  bz b]  ba bCz b b= bM b b' b b  b cT  c}X cS c c?	 ce cN	 c  c2> ct	 c  cE cS c c  c c c c c c cq ca	 ci ce c
~ c
Q c c	. c$V
 cO c	 c c c c
 c_ c: cJ c] cn- c	 c c c c cu cQ cH cQ
 c
 c! cV c cy c cr c! c c1 c c,k cI c c	 c> c7 cJ/
 c c cPt
 c c	 cB cN\ c cv ct	 c' c
 c- ch	 c c c, c c6	 cS c  c)f c c3 c cc c c^ c]R ct	 c ch c cE	 c: d d9 d= d dO d d dA: dj	 d2 d d	 d/  d\
 dP
 d dTr d$b d] d dP dun dmM d d( dv d dCP d d d]
 d dZ d=Y da dW d  d dl dD
 d dQ dD dk d%	 d d/ d d  dRW d=D d d dW d
 d=a	 d	 df d4 di d.
 d d d d dV d dX dzJ dA} d dI d	 d?
 db	 dv  d+ d
 d5  d4\ d_ d) dL d% dE dS dT dc d d df dq d- dzs dF d" dD	 dek dG* e5  e
 e eZ e e  eR eoL e1 eEI e! ed e< ep
 e eO< e* e e_ e}" e\S e  e? e  eo e" es
 e eI/ e e]X e&	 e ei eX e} e` e eMJ ec eD ew eL  e	 e
 e e*z e* e	 e~ em e e9
 eZ e	 e e  eb eW exa e ea+ eBj e e e e  e-	 e% e/	 e ea e e ed e[K eF  ek  e` e- eX eU	 e| e. e e   e
 e eJc  eB e
 e e e eS e! f
 f8 f fj@ fB fK fd f fC f~ fu f f ff  f
 fl f\
 f f|  f fs fi  f fQ fG	 fI f f f fzx f fp f f f fkw fK fd fB4 fH
 f
 f,J f\  f f f0 fB f4` f f	 ftF fA f f fE fPU f f
 f7i f f fC fc
 fi&
 f
 f fF f& f fQ f\m f*	 f% f% fX fQ
 f f fu{ f+ f	 f/ f f-8 f f	 f| f	 fg  f f3  f f\ fF fB f3C g Y g g":	 gP g&K	 g*  g g g. gM g1 g g g(
 g g g&A gz gx g+ g{ g
 g g ga gn< g gpk g g	 g[ g"G g g,
 g  g g g g g3 gSc g g1 g1 gA; g g g	 gj g  ga g gn0  g gM{  g g| g g g g gM g
 g# g
 g. g g g g&Z gA g g  gq gw g? g@ g	 g g  g gm g_ gK g gL g gb g'
 g#  gu gs g gw gQ gt g+ g gX; g  g gND g:m g< g g g g	 g	 g gB| gx g g g	 h hw	 h? h# h ha h$m h h*  h4 h h h h huB h;  h
 h h
 h	 h) h  h( h	 h{ h hw h hA h hyF hp h, h h hx
 h& h| h5S  h( hrg h! h h h5 h h h h0 hKU h h>J h
 h h hH+ h> h h8 h h h  h h	 hX hl h
 hEm h h hN h	 h| h[ hS hs
 h h' hq  h8 h*U h h2 hM  h: hq hjZ h$ h) h6< h^ h5% hY h0 h h3 h htY  h hn  h=p
 h  h hx h hv: h hZ hP
 h[ h
 i9 i ir
 i i ijs i! i iV  i`5 i iu	 i i4 i i3( ig& i iw i ir i<  iu i^ iB	 iP io i  i i ip iFx
 i0 i iM i i i i$ i i i ix6 i ik i	 i8 il% i il  iS iA	 i i i iU i'u i i i~
 i ih il iY if i ipq i i
 i i ir	 i: i3V i	U i i' i\m i$E	 i~ i  i i: i i! ii	 is i i i ib! ii i
 i i
 i i i ikY i i i iE iU
 i&  i i i ig i i(m	 jT j j+@ jC jU  jl jv	 j j? ji
 j1A j% j j'. jm'
 jM j) j	 j  j4 jy4  j"	 jK j j j0 jN jx jAb j~  j4 j j%D j# j j jV j j  jN	 j jK
 j jD j jX j1 j/i jt j jU
 jV
 j j9 j< j jh j: j j jk( j/ jL9 jq	 j- j jnv jY_	 j	 j/ ju j^ jA j`  jp	 j[ j#j j% j	 jA  jc j'[ j~W jq  jp jY j jE j  jL j j j7 jo jBa j	 jv k& kv kJ k^M k kq kj. k/T k&# kn) kX  k k k( kY kv k_ k kc k k>	 k* k k ky	 k kL:	 k kJ  k	t  kT k!f kR k' k k  kVP k' k  k k
 kb k| k k. k k
 k*l kl kXn	 kN k kG  k k1 k=	 k*
 kZ3 kj k k? kn k ky k  k k5U k kb kp k4 k ki	 k2 ki k  k= kJ  k k
 kl  k
 kv k kN"	 k k@ ke kT k2 kAQ k k k, k2  k k|	 kJJ kH k5p k ke kK k6 kO k k ko
 k^ k k< k	 kld l/	 lH
 l lI l	 lX
 l;h l lN
 l^ l lX l"} lq lU  l$ l@	 l+	 l
 l l!	 l l  lM2 l l l l8 l,i lu l l l l lw(  l li
 l:
 l6i  ll
 lNq l ld~	 li l0	 l l l	 l l  l  lJ l lZ	 l l l l
 l# lJ l5 lx lz l l l{ l ls l l l l l, l l] l)- li l lY	 l lj l lSI l lk
 l l*  l&m l l> lTu l%
 l& lx
 l8 l ljF l9 l#Z l
 m( m m- m m
 m= mn m m) mC m mE m m
 m; mp m& m	 me m% m, mB m m	 m|%  m~F	 m_ m0 mg  m
 m;T m mJ m4 m_{ m1 m> mt4 m5N m} m m m m# mg.
 m9 mc m( m mB
 mc m m+	 m% mlI m	 m m8[ mf
 m  m mL ma m m m m0
 m  m m mn m{ mZ mZ mm	 mrh  mi
 m,	  m mw mr	 m m m/	 m m md  m mq mF mH m& mD	 m; mAQ  m m{
 mU  m| m
 m
\ m_ mVS ms	 mX  mmw m m m m]  m nN n	 n2& n) nY& n" n` nox nh. nL n np nC n>n n$N n
 n4 nX% n@_  n no+ n* n8 nS n
 nw&  n% n
 n n n  nP n n. n nm nE
 n7
 n n n
 n n n nk n~	 n` n|	 n n  n3  nw  no n2 n	 nh n&& n, n n n& n n n
 nK	 no n
 n3 n= nvb n< nq nCo n nx	 nim  n n[v n nj  n} nY n\ n nD ng
 nu
 n nc n  n  nu n nb nt2 n n7 n n n`f ni nV2  nZ% n@ n n n2 n nV nd n nw	 nF	 o% o od o op os	 o o  o
 o o	 ot o oE o o%? o! oB  o oq o% o
W
 o25 o o
 o7	 o o oR ov o^ oY oT o  o. ox| o? oK o}	 o? oX o o o\ o o:&	 o
 o o o` on opg o oZ ol o
 of  o o` oz
 o  o
 o- oy o:  o oM
 o	 o)J o om o7 oD o  o3 oj
 oc o o o o.F	 oC o  or o~ o
	 o6 o o	 o" o\ o$ o< os o o
 oX o
 oq o o| o.
 o om o o/ o$ oA
 oL oQ o	 o
 oE  o@0  on pI p	 pJ p2g p pv p p p8	 p p p	 pq pP
 p p p9 pNk p  p p p{
 pav  p p p p#  p	 pi
 p p	 p p p p
 pu p p p?  p  pL p[ pI p p p	 ph p p9 p	 pH pS p> p p
 pF
 p * p p p0 pr  p` ph^ p/ pZ p	 p
 pN6 pr
 p pX&	 p$ p  p^ p p, 
 p  pg p p` pt5 p p-	 p$ pY p6 pR	 p p  p
 p
 p[ p p p( p p) p	 p&C p p po pq" p_@	 p p p p pE p  p p= p pS p? q? q q4 qN qD q q& q* q! q qO qI qG% q4 q1 q q q+ q.	 qy qK
 q qY
 q,*	 q q2 qT q qT qK= q
  q qk
 q/ qp
 q q0 qb qT q qw qj q[ q q1 q q_
 q;N q qw q q  q q  q q}1 q
 q;  q q q q)
 qO q} q+ q
 q.c q q qK q! q q q6x  qW q
 qe qPM  q) qS q q3	 q q	> q q q q q q q q q qW q q
 q qEY q qz q  qpy qQ q3  qB	 qV
 qb q=H
 q/ q q q qk qG,
 q
 q q q{k	 q^	 q	E q" qg q q; rC> ra r. r	 rpc r r# r
 r$ r/
 ry r r~ rI r* rI ru r^ r	 rC1 r_  rA	 r+ r r" r? r r>H r/ rm5 r  ry r r r r(
 rN rM  rD r
 r r r rM" r! rW} r( ro  r\ r
 rb  r, r1j  r ru r
> r rr r r r  r r8r r: r r  ry r r)_	 r r r? r?X r, r<  rm r r rK r rJ r?  r  rS r I
 r! r<n r rF r r r1
 r	 r r r rE
 r3 rL r[ rS r'9
 r
 r*o r9 r>
 r rh sYO	 s) s
 s s$ st s3 s
 s sf sN s	 s'< sv sr s	 s  s s sq
 s sU  s,  su  s s s sl s
 sP  s sa sG s s  s\g sf s% s
 s s[ s sh
 sbx s* s<6	 s&
 s s sz6 s. s  s s s s s
 s s	 sB
 sI s` suc
 syD s@
 s sO  s s s
 sxs sK s s sL
 s4  s s sd sW s) s s
 s s7= s  sU sQ  s s( sI s_ sF s6 sc
 s`e  s/ s sw s sM s@ sI s8 s	 sN} so s s s sj s t t tK< t t t< t t t tk% t t to t; td tF t	 t@ thl t t	 t t\ t tw t+ t tx1	 t tx tu t t{K tY t(J
 t{ tq t tn t t6  t= t#	 tg* t t1P
 t% t t; t	 t3 t, t t~ t3
 t tM tM1 ta t t tF t\ tr t tE t t 	 t6 t t tn tF  t{ t
 t	 tAN
 t7 t tqD t$ t  t	 t t$
 tG	 tr ta t  t]m ty t>: t	 ta tEj tz t tO
 t  td t  tI tm tnA tl? t t3 t t~X
 t t$ t tU
 ta	 t u uk uzT	 u2	 u,P u.= ux  u0 u
 u6
 u`	 u, u u, u uCF  u u uy
 u5
 uD$ u u
 u u> u^ u u
 ul	 u1 u6)	 um u uol  un uu} uV ug u u uR  u% u u u[ u  u uY uX ui	 u uB u|U  u ug u uW u uY  u u u!` u  u! uM u u< u2[ uH	 u u  u u ue uL
 u2$ ug  ukm u u u u  u u	 u uU u
 uS~ uf u u{	 uaA u#g u uk u+H	 u' u  u uG u u  u}
 u] u uP4	 u u: u u5 u2
 u uo u uV
 vOX
 v5G	 v  v vE	 v vR v  v vg vO vg_ v vp	 v6 v vY v v vC v! v vZ v<
 vv v' v v0 vV vm v vm vh v> v vc
 v/  v- v
 vUC v' vN v
 v/ v
 vV va
 vd
 v v] v  v0z vE vL v$ vP v v4 vew
 v(Q v v	 vz v v8 v( v  v v vs v	 vP vA^  v
 v: v; v vE vi* vJ v v	 vH
 v0 vf v vu v1 vB v7
	 vA+ v v v v
 v vFz  v+	 v>G v= v v	 vB}
 v vL v5 v vb v= v v vt v v v vv
 v6
 vXx w} wlX w w5 w wd
 wl wT wFU wg w wy w w w w
 w w'
 w  w6 w= w w( w w\ w	 w w w w, w! w>Q wI> w w~ ww	 wDT w  w w w1*
 w  w w$	 w w?c wo2 w w wA, we w8 w w wV w w w
 w w@	 wS w w\
 w w  w	f  w w w^ w w&X wU w] wR  w w w w3 w w<7 w w wzY w(2  w w wYG w7 w.	 w w( wS	 w[ ws w~ wI w wh w7 wu	 w7 wU wV7 w wY w	 x x x^E
 xc	 x1 x  x| xZK x%	 xq[ xL{ x@F x x  x x xr  x   xe x( x# x x x<R
 x xmS x x x	 x  xI x xE
 x  x x' x xb xm xm xf xN xpK
 x
 xL x4 x. x x x3 yt y y"$ y1 y y yo  y y y  ye yk#
 yY y  z	 z\ z z z z z`v zm 
 z z {r {$
 {G  { { {2 { { {_ { {`s {Y  {J {b {C {m {\ { {0W  { {J  {~ {| {` {D	 {bo {+ { { {
 {@ { {/9  {	 { {^ | | |D |m
 |l | |	 |h | |Q | | |N |*
 | | |]3 |?
 |> |e | |h      Z2 s  J y n w    '2 4  5M$
 6 7 8
 A  B	 C&p D E F G H( I_ Jd KK L9 M NO O^ P% QJ  RA S{V  TZ UL V W	 XI Y` Z [Z \a
 ]e ^, _3= `
 a b\ cU	 d eDy  f g  h@ jo k">	 lp mR n o  p y=  	     
 O ~ 1	 o8 O U, #Q l5    )  p / h
   	 ` C M 	 Si   |  #    b	 j'   )  [ r- 5 %G R#  Q ]D C 
 3
  +z  e	 ) P `	 	 
  [  i
 a Z} =w  c Y <  |!  9 3	 ?
 S} x      ;
 
  }   H  N	  d0 w 	 1 Z
 X  f ? \ # 1  s   )q t  !s M	 k
   j= :  p |  zk | #\  I g
 	 H H    p   V E
 =	  e    B5    i 52	 %  x 	   m  , U 3]   z`  	 p mw q Ks  3E MF	     U	   {G ~	  L l| 5 %   u~    % L	 }M wE 3  
  z  PE  }   
 "I   2. 
 l<  I,  x( a"    c  3 f 	 f 	 
 w 9 'O  7 (q
  c  4  	 (  
    E L     _ =  W L =   N ; > [  S@  j  H	 g a%
 
   o 
 H 4 }2 9 2 T	 > 
 & A  tH ^      	 i* nM  	   Q6 " 
 
   b   _R 	 * 8 P    { ) b x  +%  c 
   g &  l
 ^d  4  `  Z  O	 0o 4
 u O	 PX , 0H  J&  )  K
   L x   ie ic 	  x   }	  C   0  j - TE	  A   "	 O Y %  6t V v tW 
 G
 Z 
W 
  a    
 `! v	  U P`	 m+ 4 b  7   	 Z N 	 $         +F " >N  [ '  O \  @W	 Q Bj x G H 	 Ce )  P$   4 V (|   J   {      F 	 oh f c    |   ~
 	 e9 Q :  5 R  K 	 ky	 Z  Wp   d 		  {   bN O  y N O 	 	 		 	A 	d 	m 	W 	 	# 	:! 	&
 	 	w% 	 	  	&	 	 	tr 	* 	 	Q  	G 	 	 	  	V 	  	/ 	' 		U 	Y
 	
 	Q 	y 	 	) 	 	?# 	c 	e 	 	  	^ 	) 	^  	2 	 	,
 	b 	 	{  	: 	6 	 	R  	@ 	k 
er 
7 

 
\	 
I 
J 

 
$ 
e[
 
b 
0 
k*  
P, 
 
]$ 
  
 
 
J 
 
 
zQ
 
 
6 
 
	 
 
"	 
? 
\
 
 
<j 
 
  

 
 
3 
9M 
B 
R	 
	 
Nq 
a  
6 
U 
 
 
 
fY 
T 
 
n8 
]h 
# 
[ 
Y	 

 

 
 
	 
F 
m
 
g 
v 
T 
 

 
o 
. 
{ 
u	 
*0 
 
 

 
h 
, 
 
 
 
? 

a 
t  
c 
H 
  
?d
 
 
p 
K 
0 
$ 
1 
4 
 8 s  5k $	 o	 f ?  + z  F Q   T 
 *  e  ^ F|   D   / @ M ~ 	  7 GB . g  h d  u	   4 
   :    O( | )     g  f q wG sT   c 6} -  _ s   ( f
 n a<  94 e
  d% &^ 9 W    o $
 (   F  @ 2i 1 + , 
  , {> #
   0  	   %. 	U NK	 a  
 hf ;W  5u	 q  1:  :-   ) < $ z	  '        # a    p	 2 _ : 6 ?+ T ]  9  !  qv +  :W  YQ  C ^
 y= P
 UH  ?H   [
    Z _b V  Sr
 ?, u @
 = U  U   ? t
 J   -  SN M< X xY	 ; + X   e
   F  T  ! l  f 
 9 g rH X j @  _i l p U ao  wG  } 4 - O er W 
 g wi b :  C	 jv 4	  G	 x M _ A ,  _ F
 >   , L  Y T   b	 } l ` \	 : H =`   ) "`  iQ 	      @  B # - F +D | G  
 5 N
 [  9(  K 2	   _ 	 y5
 v  9   a - K P   u2 x   	  c
 q{ *
  6 f A 4 1b w
  Z g     V>
 ; %
  T =      d q # o Q  N!    |
 O =   x $ 	  \  : X|   M  4{  1j L/ 
  r }	 U	 Q? u
   
  d / 
     d I	 I c O{ 2	  s 	 $w M Ce K   A/ I	 e  A  _ +    [	   i   c	 
 	 , 
  w	 Q h  XR   ~  h
 r (  h
  , j  r %  s        F_ M     Q 
  c NC z &  0  `    ^ ) `o
 	 >
  `b	 a ,  . R d,	  Y x o s\ H# 6 dW t  yT 7 } e  F U $ < Af  
    (Y	 P Rb d } * >Q
 x   r     !    y
 C b pu B y	  P  
 L}	 c R >	 R v ad    F    m  	 ?
 P  -  9 m\	 w 3w  ? QV 0i q #$ 1 Ef  |
 '+ {9 p G 	 T} L\
  j  |   #  j j= = P< G IR    < w
 p ^ 	 ou Zl CK 8   H(
 w V LH 	  R K Nb ] Q k <M s	 A gI h 
  5  
 3   3 j
 N 9
 rh  	  s	 
 ~ X |
 i   = ^	     3 x - x J
   	  N   5 L9  0o    e " j Y {
 S mk  e  5  
 l }K !  
    "	    W  Fs K m
  ^ 4 I _ + K ? b ,	 s  O  P l l |  <a x /   -l   	       0 | B    )
 
  ^ yd   (|     M 	 m 	 _    W@    q\  R	 
  
 9
 8^	 H }   	       m S  v  
 l ;] 9  	 Wg r *6  UN O b	  g
 p
 u	 G  	 T c  - 4 O   z ?3
 - `1 F5  8d 
 5 <. 7 f	 HV    #, c T
  o
 O  eb  ; b	   R M   	 l ' ] {N  >    - a 8 D 
 k} R\  ,  e"	 6 @ H! f =   

 6 UJ (^ ! 0O | ` {  g ' ^n ! 
  q S 5'	 
  58	 ! -
 (y
   D	 !  fO 
 	  
 s  F    Y uj	    	  p  u   ; ~ v O \y
   K  R:   3   # "p   @ R |
 :;   A ~
  6
 U    $N  * ( E   &
   {     Nz w
   . y  "  K 
  5 H%    B ) y  , } , 	 CO 	    |  
 <	 \	 sl    ]
 "    ;E / m 
 _ ;0  'U  + [c  2  
 ! 	 ]
 ,   d M sM '   	  < p v
  <t 3a ad e	   	   { ;   $  5	 c
 a c; L;	 U5 N 
  ~ d  4 l g ^    I	 x  Q  x xl )    R   n+ } 	  	 
  	 # y % r \  _ Sh L  Y
 nY 5  
 2Q  - ^ _O  {	 @ k }  S  / - [6   Z bm w
 I  0 -	 A
 ^E 7 F F V Y     f s u { +  w% N  * TL 	    p j	 L
 _  R c: A 	 t x  	 0$ W Uu     	 	 -   H :L c H  =  [    W(     < E  3l    f n
 	   
 p M 	 Q C	 jl  z  K  W	   c 8  9 ;   1 o  S  ~Z  k  K h v k ^	 	 H'  d   ~x	 ^T B $  h1 :
 X
 +  Gs 
  r	 k   ^0 !  xy    O	  }  t
 z   B e? ;   ! O Q	 ) L, 
 Q 
 l` 'f 8  t WM
 	  k  	   d (	 F V  	= 0  B#   ]a	 P   
   g> %	 9    T =
 M	 | /
     d s  (` 2! 6%	 9# <j  ? B.
 E| Ht K \    Mb Q	       A  1  
 } W
    |  ,6 -	O . 2p  3f 4 5 6 7X 8N 9v @) A B C E	 F G I6 L" e=e	 W k 	    3 !] "c	    J  t	    x    ~     \ d p	 
 }k   * a! #    /  0N 1 4l% 7 8- :% ;P <- = @g AL Bq LX O_e
 UN \ ]	 ib j nU? o p sk  v }b ~# '    c m 
 
 M :   ) o (  r  AD
 v
 [  7 T A       YP - % @:  bQ  K   	  	 @ X  G  ^& A      9 	  F / ,  LO g\ %7 O   
  c V9 (	 l      b 5 ~
 * B
 h  J m n  s I n )3 N 	 	 X <      ' (^ * 		 ^( 	 &     x 		 6] ~m  l
 ,  U zU	 po ~	 z	 E     h   
  
 * a! # ^ 7
    "; '$    Y
 #7 %a '] *Q
 ,> .l 0qB 2/	 4(  6j9 8 ;U =     }) q c 3    ~m  
 
 
U * a! # ^     [C 
 .     , H
 dZ jx/   I@ ~t	  K  	  rT  S1   rX
 { g	   3 ~ I S 
 VH L8    S N  ` 
 Z 	  N   }
 ]| OY U   )> Z ne fb     R ' v V    (9 <       d !Q &l    	
 
t jW  & s %
  C  9)P : ; <1    	  $b )o	 *Xw /9 < =Q > B[ Ko    ) .    = " * . 0 9 ;)
 < = >v\    E%4 F* J~ O XU \
 `( dP fa r't  w  |. }	  _    r 3 , 5' h  a 	 |_   
 O X hF 	      # & '	    $ %.> (	n + .
 / I_       3 	     Q  RL Sf T2 VS Wb X
T  Ywi  Z [ \*( ]v ^|? _e c	 fu gM rw_ s tt  vK {$   7  p	 T c	 2 B ) h  + Ts
 ; 	 |@  .  D  >   F s  
   > E 
    JR L5 NGk O*a Q f l]  xX  V	 m      &I~  2	 Q 5  )  N  l  
 	 4 x  Y xk 6 	    5  z Y " j 
  +
 \  	 -	 h @C   >8 `    8 e :+ '  
 = Y  l
 9: /  Y 6 	 ;d  ?J 8    B8 $    
 3$  i     *~ q.   "  L V Ry     L i c 	  ^
 N    O g F	 	  kk H  < d A      1"          
	    n	    ?
        &     L
  c      "V !M !R ! ! !  !  !p !\ !9 !! ! !| !* !V !2 !n	 ! !M{ ! !R !S !, ! ! !i !|p !2 !
	 ! !

 ! ! !V	 !X' ! !\ ! !'  ! ! !5
 ! !iE !E5 ! !r !# !F
 ! ! !f ! ! !- !J	 ! !} !i !8 !<- ! !CH !y ! "/ "W "c "f "eC "P~  "3 "d " "p "X ",	 "	 "Uz
 "
 "#1 " " " " "} "C	 "
 " " "H  "4P  "  "&  "t " "A "  "' " ": "O  " "% "$ "wp "v  "
 "< "a "A  " "V "(d "i #
 #>^ #e # # #w # #* # #V #) # #v #B
 #L # #5 # #5 #u #IC #	 # #	 #f #4 # #2 # #M #4m #[  # # #: #	C	 # #S	 #? # #X #  #5 #$ #@ # #2 # #	 #T\ #Q- #
 #?
 #B # #* #
 ## #e
 #b #	 #y
 #  #F #| # #M # #Z # # #  #' #R # # # #  # p  $  $C $9	 $Q $F
 $6 $ $N $  $W  $@ $
 $ $O $a $| $ $a  $ $ $K	 $ $0 $A $6x $4	 $|e $%  $_) $d $ $Y1 $U  $p $ $cP $	 $ $> $" $w $: $  $  $% $ $	 $ $' $3 $ $6 $( $IR $LT $1  $L $
 $* $ $4 $V	 $~ $	 ,  -< -\Q -~ .r . . /z /P 0 0 0d 00 0[
 0kZ 08 0  0a 0
 0 0 1
 1 1 1z' 1 1[ 4	 4 4}	 4L  4@ 4
 4h 4
 4
 4 4l 5v  5" 5	Y 5 5	 5u 5 5KU	 5a 5 5l 5\ 5 5,  5 5	 5 5]F 5} 6_ 6I 6 63 6< 6" 6+ 6 64Z 6 
 6 6r 6d 6" 6 7Sf    |&
 } ~  P| o _
  Z3 0 t  < b
 	  @   v 	 8
  Z    
  y	 p  0L R+ @$ d}
  v
 ;    I D	  [ j 
 l D
  + M |  ` + s ]y   ^ y + a	 	       q  9  "  E  u    1  L
    x  Q *k	 {h
   3 
 	 T e %K P    ; dA * ,+ Wu E %U
  $    U  ?  X
 0 2 py  9 X G+  f  	   
 y B^ j " 
 Y 5I R     %2 Z   " [ $ 	 xX     fl ` 8 * K   | v ]@   c 9 _   # :    ;	 k	 B _ m   s  B %
 G A ? _T  4 8  ~ ! [ * '	 	  ~ Z  $ ? @ 6 9	 
    K  Oq  3?   J 
     0  H   Ml
  )d m 7
    !	 h   k " |	 ~	 z	  . 	 =~ 5V _  #Y   5     w }M   }F 	 U  W
 q	 Oa  |  n )
 9	   H B 6p  [  	  1   S   I 
 i2  G    Y r!  	  v m    ` t  ( , y l  q   z o s 3   ; n L 	6 	 	g
 	X 	  	[ 	 	J 


 
 
Dh 
 
G 
 
 
 
 
v 
 
y 

  
L 
< 
 
MA 
 
w	 
Qd  
z 
a 
v 
'
 
:
 
 
e 
i 
C+
 

 
 
  
 
q	 
e   
 & ]	    { X     &  fb g  h i j  kE l m n o3	 p2 q  r sX
 tR u=	 v  xK =  Y= A 5V <  13  :  !   R#   :# }g   
 <
 s|     &09 3 9  -b !	 4 
 Qx tx
 uw 	 M p ' 5
 (	     / z
 E % l
 M Z 6 P 	 F
 :5
   	 1 D	 [ 	 O & 
 fj +  a    d i M 1i
  R j B     
       n } {
 ~L	    &  W ~  3  x9  L
   >    KK g   v ur B- T   w .z : 6  0 
 \ M D
 /W $  f
 1 M	 ^
   v w" % '{ S
   C ?   r~    V C!  >  Mv u  = (  ~ AC
 &F   O 2
  R8 j	 ) ~	 {g   Wh D /	 - 
  p
  O	 B \	    c      Nq N    Z  ]` )  1H , ]>     &F j l nP p9 r+9 {z |!	  
 q  c V {   = ;  d  Xw F ' de RS      	 F  R E s     `  Y  "   : C2
 $   P   7K D!  N	 F rG 	 W 	    	P 
    D
   m Q  X xz    	 7  	     &_   { M!  Y5
 l l	  Q 
     1 w
 n   C Z 1 7G 3u Ph &  ez	 A 

 !
 i h   h   w3  	  	  N  s   C/ 
 R |  3 	
 	  h; g	  > 
 !T _C g d:   a  
    +   c > | s	 
  7x i yi v  S   *
 s    [ E  i b	  5 Xo  i |2 1 y  j	 , 7" 
      	 \
  q 
 ) S s )  V 9 ~ /
 N"  V	 "y   2 	 W G . g 5  C  ^h )  c 
     &+ j  k lPo m niZ or pc
 xI
 y z {  +~  `	   \   v' q~   	 z T
 to  #  Z h V
  
 v	 v! /  =
  n	   l 5N   D h    &P
 ;
 | 9 z o J<  	  J $n   _ 	 + >
 oq  6  c 
  d  @  C Xt  G0 Q jm	 f    ! 5B
   ^' ^ W    k	  y   , 8t  ^c   S  , { ) ~|   W	 
 	 v !#  L   ]j m . 8 x    4 #   | C zN &W 
 s $ W . @B  s /o     k n ,	  =    &
 U ] ^  _w ` a?* ba)
 cV7 d  m n&_ o, pp qu r sm |x }q
 u j:	 O) n R
 f	 ; P u	  a	  D =5	 
 0/ e  %     h    &)
 B?I C Ky L>Y M
 Zq \zf ^  hG 
  g  Z 0  
 
  T Z_ 1 n dl ] '
 N  
  F  +        	 VT xx  yr G
  l ]
 P   $	 _"
     
    &5{  (  3D ` ] ,
 I   B  &	 
 v   W    .	 i 	  L  R   us  	 .x ;  c   U 5     
 _ u  	   K  @.	 q   J    ,  M 5T @p  o * & Kw	 wf  ' =  	 kW @ &  e   x 9  J    
 7  {U  v  r  9	 L t \  & (!  ^u  ~ @
 1   @ F
 { W|  6	  V( (   A? H>  ( r  5 j  z  	 p q `r 	 E \i  @P  B5 R   G \ D  R L 9 \; ` g
 + 	 M Z QS  8 sU 	 Y   G    gm f{ <  p`  ,h A?	 
 rr  FZ
  7     j  #Q >k 0) 
 H p   4	 = 	 z gA  	 &
 _  N f =      c  r F   z O *   ~  73  8 z ' ,1 t < S L& f 8t d $ G
  t r
 x t*	 n 8G    _]   \
 +    K   8 ' 7 /	 n H 0	 m! ,Z  
   
    :} QQ  :"  0 UO D < } I V[	 6   g H h i   l  9 :	 k 
 
     
  s    ke$ l  j    $2   C e J  2 ' V)  ,    D 0'
 x  	   9:     D  ^ 	 9   _   8 a	 e  d< s   zE '
 M 
8 ; q     & P 	 
 rL  ~  {	 %  *	 $	   4
 "
 ?3	 v  i   5v  }   B  V   	a  _ 'f
 .~  w zT VP  4 -	 > } C  )  Y    \ 1I   VC  t k s  c U  f a  cC  <     PD 5  '# #
 >z  i  &   - [ U3 W X \ @	   GG  M" 
  r <B qS b X  Vy 	2 d C[ x+ w  S  z #3 5@ HM  Ox      3N [	 E
  L k6   w	 	  d :  5 o  w  5  /
 	 X _ 
    % \ P  '    
 v]
 } 1V  @ 0 u	    	 0    	   g" 
  ( E 
  95 A  w
 n8 	  E  	 i  !      z 	 	
 !   	      * y  \ B  Db ,P     L 		  I  Z  O  s   NJ	 w ^) H     y
 A	 6 { )    Q 68 ! 	L
 	 	
 	_  	h_
 	 	 	F 	[	    &9  {i | } ~# K  
     3\ %     `  U < s JX ' W 
 ]    Zf 0 @  -  h	 T J Ou ]w      J   N- G & w
 a   ` H ,
 
 ~ 
    }y    &j  lY  M
  9  2 VW zs  ?    C
 
 
 Rs o X   ' L	 {o   0[ > m   [ e        {F  g 7"  I u J  < 
  \6   Y } 
   \
 6  ] r $K g xX  An V *   Z	  = M. r * J> 7~  ux x  (7  H  &y   G Wb       XV  Y Z)  [jl \ ]d ^ _7 `A a bT c&	 d eP f+  gt h  iT j1 kn
 lj
 m(y o[ pCb qd
 r,  sH4
 tH uN v  ww x  yn z	 {LY |2a } s ~"O
 c 	f E %X ] q  H\ f    +
     ' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # /f 0   9   
 ?  #!)G -  $ '{ (" /j  <5 
  #F 	  <   =$- >C% &= Y D' (' ) *#,
 &+#/   ; ,^ - . .` C O/k   10@  1 2  3 4& > 5  6 7 8&4  9 :  ;&	 3<] x = 
> P ? 
 $	         c' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # /f 0   9   
 ?  #!)G -  $ '{ (" /j  <5 
  #F 	  <   =$- >C% &= Y D' (' ) *#,
 &+#/   ; ,^ - . .` C O/k   10@  1 2  3 4& >  5 6 7 8&4  9 :  ;&	 3<] x = 
> P ? 
 $	   i"     r' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # /f 0   9   
 ?  #!)G -	  $	 '{ (" /j  <
5 	  #F   	<   =$- >	C% &= Y D' (' ) *#,
 &+#/   ; ,^ - . .` C O/k   10@  1 2   3& > 4 5 6 7 8&4  9 :  ;&	 3<] x = 
> P ? 
 $	    -     |' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # /f 0   9   
 ?  #!)G -	  $	 '{ (" /j  <
5 	  #F   	<   =$- >	C% &= Y D' (' ) *#,
 &+#/   ; ,^ - . .` C O/k   10@   1  2 3& > 4 5 6 7 8&4  9 :  ;&	 3<] x = 
> P ? 
 $	  z     ,    7     U' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # /f 0    9 ! 
 ?  #")G -
  $
 '{ (# /j  <5 
	  $F   
<   =%- >
C& '= Y D( )' * +#,
 &,#/   ; -^ . . /` C O0k   1@   1  2 3& > 4 5 6 7 8&4  9 :  ;&	 3<] x = 
> P ? 
 $	 i j k m n o   `B     )' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # /f 0   9   
 ?  #!)G -
  $
 '{ (" /j  <5 
	  #F   
<   =$- >
C% &= Y D' (' ) *#,
 &+#/   ; ,^ - . .` C O/k   1@  0 1  2 3& > 4 5 6 7 8&4  9 :  ;&	 3<] x = 
> P ? 
 $	   N     ' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # /f 0    !9 " 
 ?  ##)G -
  $
 '{ ($ /j  <5 
	  %F   
<   =&- >
C' (= Y D) *' + ,#,
 &-#/   ; .^ / . 0` C O1k   12@  3 4   5& > 6 7 8 9 :&4  ; <  &	 3] x = 
> P ? 
 $	   f_     ' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # /f 0    !9 " 
 ?  ##)G -	  $	 '{ ($ /j  <
5 	  %F   	<   =&- >	C' (= Y D) *' + ,#,
 &-#/   ; .^ / . 0` C O1k   12@  3 4   5& > 6 7 8 9 :&4  ; <  =&	 3>] x  
 P ? 
 $	   &x     b' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # /f 0    !9 " 
 ?  ##)G -	  $	 '{ ($ /j  <
5 	  %F   	<   =&- >	C' (= Y D) *' + ,#,
 &-#/   ; .^ / . 0` C O1k   12@  3 4   5& > 6 7 8 9 :&4  ; <  =&	 3>] x  
 P ? 
 $	   ,     ' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # /f 0    9 ! 
 ?  #")G -
  $
 '{ (# /j  <5 
	  $F   
<   =%- >
C& '= Y D( )' * +#,
 &,#/   ; -^ . . /` C O0k   11@  2 3   4& > 5 6 7 8 9&4  : ;  <&	 3=] x > 
? P  
 $	        ' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # /f 0   9   
 ?  #!)G -	  $	 '{ (" /j  <
5 	  #F   	<   =$- >	C% &= Y D' (' ) *#,
 &+#/   ; ,^ - . .` C O/k   10@  1 2  3 4& > 5 6 7 8 9&4  : ;  <&	 3] x = 
> P ? 
 $	   J     12 9         :> 1} 6' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # / f 0! " # $9 % 
 ?  #&)G -
  $
 '{ (' /j  <5 "
	  (F   
<   =)- >
C* += Y D, -' . /#,
 &0#/   ; 1^ 2 . 3` C O4k   15@  6 7  8 9& > : ; < = >&4  ? @  A&	 3B] x C 
D P E 
 $	 7F         
%    
    Gt H                  w     ;4 ;' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # /f 0   ! "9 # 
 ?  #$)G -	  $	 '{ (% /j  <
5  	  &F   	<   ='- >	C( )= Y D* +' , -#,
 &.#/   ; /^ 0 . 1` C O2k   13@  4 5   6& > 7 8 9 : ;&4  < =  &	 3] x > 
? P @ 
 $	 6    At G	 H M N P Qm R   1     13 8>  1} 6' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f   * !*   0&@ #  # /"f 0# $ % &9 ' 
 ?  #()G -	  $	 '{ () /j  <
5 $	  *F   	<   =+- >	C, -= Y D. /' 0 1#,
 &2#/   ; 3^ 4 . 5` C O6k   17@  8 9  : ;& > < = > ? @&4  A B  C&	 3D] x E 
F P G 
 $	 7H         
'    	    It J                92 9    ::3   Q     2#	  3"' .$%1
 +#  &X -'1 .    *j ,%	&
 i	 'J (  !    )    R   1  ** =+f  ,* -*   0&@ #  # "/.f 0 / 0 19 2 
 ?  #3)G -
  $
 '{ (4 /j  <5 /
	  5F   
<   =6- >
C7 8= Y D9 :' ; <#,
 &=#/   ; >^ ? . @` C OAk   1@   B   C& > !  D E F&4  G H  &	 3] x  
 P  
 $	 43 8>  I1} 7J         
2    
    Kt L                92 9    ::3 7 U> 
    M N' O9Pk> 
    {> :;. 2B    c ] c	    '!     z% 2  `" !! 4 5. 662 7O1 8* 9# G) H1 I JQ) Ks, L</ YJ  Z [* \_1 ]- ^[, l" m1 n( o' p  q t* uy v5* w_/ x. y. {=1 | }V+ ~" h+ $   # + , 3- ' # % ;" 2 1   0 ## k' F2  ) $  / t , '$ . / H 2 , 0 R'  ! . -    G " 2 `2 * $ '. & ~& &  * 2 ! k)    & 0 |2  " e* W ) k$ %%  b  0 &   p0 0 S* w1 % 4! z+ m +, "  1 + &  2 b& 9 }! ' N0 - "  - t  40 0 1   , 0 (  ( f% "2 ) 4 =) P$ % G, % 0 2 7 # 9 $  i!     Z %    #   / # N ( ! . + -  O-   =# / C. * F! - (   S ' +  d * ?+ \- W" 2 ( l.   * L% o # % y ) 9 q/ ! ,  K & + 3 $  +  3'  .  Y# W -  M #        52 9         :> 1} 6' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * = f  !* "*   0&@ #  # /#f 0$ % & '9 ( 
 ?  #))G -
  $
 '{ (* /j  <5 %
	  +F   
<   =,- >
C- .= Y D/ 0' 1 2#,
 &3#/   ; 4^ 5 . 6` C O7k   18@  9 :  ; <& > = > ? @ A&4  B C  &	 3D] x E 
F P G 
 $	 7         
(    
    Ht I                63 @\3 B3        2' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f   * !*   0&@ #  # /"f 0# $ % &9 ' 
 ?  #()G -
  $
 '{ () /j  <5 $
	  *F   
<   =+- >
C, -= Y D. /' 0 1#,
 &2#/   ; 3^ 4 . 5` C O6k   17@   8   9& >   : ; <&4  = >  &	 3] x  
? P  
 $	        "
' .%1
 +	    &X -'1 .    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # 
/f 0   9   
 ?  #!)G -  $ '{ (" /j  <	5   #F   <   =$- >C% &= Y D' (' ) *#,
 &+#/   ; ,^ - . .` C O/k   10@  1 2  3 4& >  5 6 7 8&4  9 :  ;&	 3<] x = 
> P ? 
 $	 $@$4        A    *j ,	
 i	 J   !        R   1  * =f  * *   0&@ #  # ' .%1
 +	    &X -'1 ./f 0   9  
 ?  # )G -	  $	 '{ (! /j  <
5 	  "F   	<   =#- >	C$ %= Y D& '' ( )#,
 &*#/   ; +^ , . -` C O.k   1/@  0 1  2 3& > 4 5 6 7 8&4  9 :  ;&	 3<] x = 
> P ? 
 $	 m4  '
   =        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_def.h   stm32f4xx_hal.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_can.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_sd.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h                     "K0!"!"!"!#2   05)g6q.    #\NN??2  < g  T /            $L1@t         ` /@> ?[      Y      Y            /      /      Y      Y      Y      Y      Y      Y      =      =      ===    A        ../Drivers/STM32F4xx_HAL_Driver/Src /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_can.c   cmsis_gcc.h   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_def.h   stm32f4xx_hal_can.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_sd.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h            8.C[?Z[M>   <M?Z[M>3BNB\B\B\B\B\1? 
X
f
f
f
ff           Y ;.L"~ 4 tgxMi1k!!-C!!-O<?	f1	fBw	 H.j!!-B!!-Xtz	  	 #$XL"[.?[?[[M>31      #$XL"[.[?[[M>3M?      .1?[12i         Y ;.M"s [      !1 Y ;.L"f.^n[x.L       Y ;,4Z&r   `	   Y ; .LA. Y >@??>!twBw Q.>!XL       Y ;.Ld.?\?\?\	<  T
  Y ;, l zX L$Lt.  
  Y ;)	.h&o        Y ;z. { .1  
 # Y ; .L".#[L1.0zgg[ggggYggi%5Q.[L.	X*\   	 Y ;) t &T      	 Y ;.L"t M      
 Y ;.L"t [                                                                                    
>/!!//1??0DA?t<k.'<Y.-X?LD?.?LD?<<	J?BJ	J?BJ .>?1A><?	X>?1A><?	X><><>? <@4 <@4 <@4 <?/~ @JJ@J
J@
J@+Jn/.]@	<[./'/#/ N>      > Y ;.q.^Mz.      !       Y ;	.L%t z.& 
   D        ../Drivers/STM32F4xx_HAL_Driver/Src /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_cortex.c   core_cm4.h   cmsis_gcc.h   stm32f446xx.h   _default_types.h   _stdint.h   system_stm32f4xx.h   stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stm32f4xx_hal_def.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_can.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_sd.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h     , /M;Mt   P  JYMuII 4t.N.      t      t      
.Iu<J.   O~.J/z<s       ~.[=      M Xu..      >.="p =!-0000000y       	v.      
 4-t2YLuX
.6f      	v      	v      	v      	v   4Zz       !/ m   A        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_dma.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx.h   stm32f4xx_hal_def.h   stm32f4xx_hal_dma.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_can.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_sd.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h      	"[1<10r.1      	x>6\w.      	#0zX
.vJ.pJ.<GJ.af&.ZJ,.TJ .L	  .4.34.      02<??[[[1 < #4=!/!/!+&C#111120J$?M1>J X1>       
.
X[?1111?1M#10!N 2 U       ' J >X?#l.?1?lX4  : $& J >X?$_.?1?MYZ0\]X	.      0"0Z1>- X.YZ0\[[[1?> i JM?>      Z/3?[!      [4[/=  <_?D!" .M> .f"[M#[M#[M.=.J1?>#.0J<M`.?M?>(M>      >/i"#Z[MMNZ[#NZ[#NZ[#[L1B1CMM14Z["X[L?`<YZ0\M?>> p<#J1CMM??150L?\][??11      % J >#X$>Y wv  #r  #n  #j  #f  #b  a 1,       $ J >,X$>P /#/#/#/#/#/#/!!!!!#X.5       /      ! 	   B        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_gpio.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx.h   stm32f4xx_hal_def.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_can.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_sd.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h      sJ < < / M / =L00!/L01!/L00!!L0 .M0>2 <3KuK2!gg# f/3!/K#!/Y$!!=$MYu J J J J 	J JX'      
v<&. < dJ?002w?M?uY < J J J 	J JJY?=N	      B#y   l &0z   x =      !B>0"00P"z.            "O/0 
   A        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_rcc.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_def.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_rcc.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_can.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_sd.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h               8<O g I. J <??ZZi.Z X*JQ Y I.???ZZ . f?ZZ.[ X>4.P1??ZZW.??ZZ!.??ZZ4	JZ#X < .??ZvU..[>ZZ 4 f?Zv(?h0.??ZZ.f??ZZ3??ZZ.}J } .!*      P =//!!M|U.=//!!M      =      =      w..KM"h
.r.p#    8.i@Z   N>[L\O	<<^i>v^.Z6Z.i@Z3MxM>.  K 
      "   "      1Z<Z5[L.Z6^0YKKuKE ZN
<
<Z@
<B      1[MM[Y            "`1>    D        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_rcc_ex.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_def.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_rcc.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_can.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_sd.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h     $  <Pq.<P0&POM.. .P.; PO"&6JMOPPP`PP
J . J <!}...[>ZZ2/ <[L=0#J f Xt?Zv 3.&.>>Z[	 J .=4=2 J J=R=3 JJ	J$>>h[a.g2%>>Z[	. J .=6@ JJ>>Z[o.@	      DgYuYZYYuZY[[[[[=[[[[[[^>z       =/q. fi.<[
YY/T [	YY/v [
tKuy &Y8hF.<[	vgi .[	thYy "Y8ZF..[	vgi .[	thYy ~ .. .y. .y. 
      4Zz       .?=Z[2 X  ?=Z[2      $?=Z[2!      .?=Z[) a ?=Z[2      $?=Z[2!   67 U.KM"h/#KM"L/\#1       $?[ZZ ~.[?1Zv3?[ZZ3?[ZZ4?[ZZ5?[ZZ6
<.NMNNMNNMM?v  $ BP g I 0 I. J <??ZZd._ X*JR Y I 0 I.???ZZ. f f?ZZ.` X>w.f.P1??ZZW.??ZZ!.??ZZ4	JZ#X < .??ZvU..[>ZZ 4 ?Zv4(?h3.??ZZ.f??ZZ36??ZZ.}J.!*      1Z<Z5[L.Z6^0YKKuKKD ZN
<
<Z@
<B }   @        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_sd.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_def.h   stm32f4xx_hal_dma.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_sd.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_can.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h      #Y   =3= .<=0r. "zK4KBMM@O.4 "zKBYBMMB2x.6.CC<      "?      2# 0 V  3?      2# 0 V  3?      [@zK0/$Y0/$=/////M=0/ 
  V  3#tthL.NNOZMvA>  .`JB22      [>?K .JYA=/////M=e<(.xfhLK	<PP
J>g;!-#g;!-$c 0$0$0l       =?lK4MY4kf!.:      =?lK4MY4kf!.:   #BY	.+Zs                   
.?1>/1n        w14XK"~<K30P?>>$Y1K==j K.=/////M01	X?KK=u 1 f V  2# .st[M
.KK=3 J0?/ `R
JZM .wKK=R K==	 =K=%=K=%=K= >>      w24XK"~<K30P?>>$Y
.01	X?KK=R K.K== 1f=///!/P ( V  2# .st[M
.KK=3 J0?/ `RM=K=a K==	 =K=%=K= >>      @^Z0P?>!3w>$=!////MY
.01	J#K== K	.K$.K== 1X"z.      @^Z0P?>!4w>$Y
.01	J#K== K	.K.K== 1X=!//!/L2"    @PZ0LKu.K.?A\??1w>>$=!////MY
.01	J#K==e K== 1X"z.	   	N^Z0P?B\??0>$Y
.01	J#K== K	.K".K== 1X[=!//!/L2"	      
UO04B?MKK=m K   K.
t>!$1K#K==h KK= K =	 >l.K==	 K==	 "      /      !              (   * !$<[L>=n =>=            $/$N[/#/M/\[/#/#=#/i![/?/Yj[/=1  n $!/=@@@?/1/Y?//===0LM!i!L=?===L=Z=YZK!<=M!Y?//==M!YK=M!KKKKKM!K>!..KK=g.!M0OyY  P  ??^<
<??KCYYY]iMg4A =5YYY|YfJ .  H! A/!!!!11?2?=0=<w.=0==#  ! .D??1#?l "o<#       O=.!@?/2M/#!i!\M!2@?!1!N@?!<K==  ! ///////1      R>>@B	 oX\0N0JM1K<s.///!//>  " ?L/0B  <" !# JMM[K=O?=y       !#02.o =/=Lh4@x       !#02.o =/=Lh4@x       
2ZB\L JL=6L= JL<~ =JML	J JNZ>qJ=>=JQ JMLLLLLLLN?[M10ZJ>A> <10hO/=M[=@      2\L1[0102==N2! d J\      2\L1[0/L20/L4.! S  J.p.==N0*`@    A        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_tim.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx.h   stm32f4xx_hal_def.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_can.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_sd.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_uart.h         %&M"#$0?01 <?002001##1!      %&M"#$010> <Q0>20>?##1!      &&M"#$1?0? <N0?##1!      (%!K#/1/#!!      (%K!#/1/?/M!!      (%K!#/1/1!!      (%K!#/#/?/M!!      )%K!#/1/?/M!!      )"0>!      )##1M!      &&10101#
 f ./K1/?!1
 \
 %X                  2? f XM??1      ?[@      ? f XM@      [\      [ f XN      $\Z&\??[[[! f 0z.      [ f XM@                  2? f XM??1                  2? f XM??1                  2? f XM??1                  2? f XM??1                  2? f XM??1      Cj?? ML?!.& zJ055??T ??$??$?? ??$??       A&<\R.>o >#>#>(>#>      Cj?? ML?!.& zJ055??T ??$??$?? ??$??       A&<\R.>o >#>#>(>#>       M ? 1 > ?r.       
 vJ 
J > >Dz
t1:X>?F m1km1km1kf         F 2 > B 0 K " [L   tL    L  ,fkZT  X>? k20" [L [L
 L$L         11##       & X > > 1 [ Z 0?o        & X > > 1 [ Z 0?o        # J >).=` 0	 0	 0R 05       !      %!">/      !      !      $!">@@@>t<.>/r @      !      $!">@@@>t<.>/r @      "      0ZM=1Z63ZL=0ZD2ZL=0ZD2ZL=0ZD2ZQZQZQZP /J=J=J=
J=R=R=R=?      %!">/      "      $!">/      "/      "/      "/      "/      "/      "/  " ## < < J J 
JM/1 < < J J 
J J J J J J JM/1#10 <M3/  T# .	<?M>!q 0s<       .	<?M>!q 0s<       .	<?M>!q 0s<       .	<?M>!q 0s<       <	<?M[M>!k 0r<!       z.<	J?w?1##1K\KYj/[#11>!J 0l<        #%K!# < < J J 
J J JQ/z</	 /?/?!!      ( f > > ..l[i>? l[ml[{l[Pf      #&M"#$1?0> <O0>20>?##1!       yJ 5 > ><>?d >&>&>\ .       ! f D >?[Y5X>?N ?[Yh&?[YZ&?[Yh       y.	. t > ? / / / / / 0<-<>D.L%L
 j[Y[YZ%j[Y[YZ "       %'?MK      3L JMN\      3L JQ f XNx. X X      2XL JMN\\.Z%Z%Z      2XL JQ f XN\.Z%Z%Z  X X      $\w& zJ0.??i9XZ JMN[!A ??iZ%??iZ%??iZ 	      2XL JQ f XM@Y.Z%Z%Z  X X      3L JMN\      3L JQ f XM@u. X X      	2XL JMN\\.Z%Z%Z      	2XL JQ f XN\.Z%Z%Z  X X      
$\w& zJ0.??i9XZ JMN[!A ??iZ%??iZ%??iZ 	      2XL JQ f XM@Y.Z%Z%Z  X X      3M\      3M f XN      2XM\c.Z%Z%Z      2XM f XNb.Z%Z%Z      %\tv& zJ0.??[9X[[!G ??[Z%??[Z%??[Z       3XM f XM@_.Z%Z%Z      .YZ JMO      
.YZ JQ f XNx. X X      .[ZYZ JMO      3[_YZ JQ f XNx. X X      3<YYt X\q.Y      4<YYt X f XNq.Y      4<YYYYp YX\m.YY      4'	.Y[Y\ f XM@b.[j[      Njt X.  & zJ0.??i[[?XC %?>w[[*XX %[?i?1w[Y[Z`z          4'	.Y[Y\ f XM@b.[j[    D        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_tim_ex.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx.h   stm32f4xx_hal_def.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_can.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_sd.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_uart.h         '?MK            *J?1MiZ[[Y[Y[/!/!!!0NY[>!F.:             2? f XM??1      4[\      4[ f XN      3\[\      4[[ f XN      $\Z&k[>?w[[! c 0z.      4\[ f XN      3M[\      3M f XM f XN      2X[M[\\.Z%Z%Z      2XMhN f XM f XNY.Z%Z%Z      $\w& zJ0.??i9X[[[!D ??iZ%??iZ%??iZ       2XM f XM f XM@\.Z%Z%Z      3M[\      3M f XM f XN      2X[M[\\.Z%Z%Z      2XMhN f XM f XNY.Z%Z%Z      $\w& zJ0.??i9X[[[!D ??iZ%??iZ%??iZ       	2XM f XM f XM@\.Z%Z%Z      
3M\      
4M f XM f XN      
3[[M\      
3[[M f XM f XN       E % >   ./1YNZYL>!m<        E % >   ./1YNZYMZ>!j<        E % >   ./1YNZYN>?Z>!d<   #  zJ & > ? Z [ Z Z 0 > !m.        J B ! K K K K K K ? 0 >l.        J 0 > >e.             !">/            / R   B        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_uart.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_def.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_uart.h   stm32f4xx_hal_rcc.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_can.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_sd.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h         [=      Y[=      ZJi[[Zh.!Y0NJ*&  # 
<111#1R#111#J XXV^  JJvXXV  ' v>  iYZ=1>3!        n' .D?[AY[[/=1d 0j<0       ,.D?[AY[[[/=1a 0s<*       ,<R?[AY[[YM[/=1] 0r</       ,JR?[AY[ZMYM[/=1[ 0q<2             
.?0//11m    ' O .4 J > / ? > / /%Y0s >KJwX.?>$"CJN..6      O .4 J > / ? > / 1%0yf^f>KJ>X?>$"<N..      Z  & L ! ! " / ? 1 Z2i.N       Z  & L ! ! " / ? 1 [ Z2f.N       $Z .4 f > ! ! " / ? ? ? ? 2 [ M 2 Z2"S N      2Z .4 t > ! " / ? ? ? ? 2 [ w 1 M \ Z2"N.N       J = K]KX> m.1 [1K[qf        J >]X>!m yf K[\>!h.      	./XKX eJ0M00 O0M00      0Y[ZM20AZM20A/##=1      	0[ZM20A1?      	0Y[ZM20A1?            !"Z2[`>      "[>1            #=            !"Z1Y\[>=      $ZJ0nXY.!0YNKJ[[>04"            #=            "#/_K^K= p<0/ O0/      //!&? <D . <? <>N <"N <"N <"N? <CK J%?ZM2/MJ=% !JPQ=C <C <Av =&=      !!/"/            	2Y]2Z62Z	.[M4>L<.<_<> ZM4></##=1J8...      !"?0.t /##=1      !"?0.t /##=1            
0[ZM21M<j.1?B1?      !"1?/            0Y[ZM21M<j.1?B1?      !"1?/       J > ? Z ? >t.        J > ? Z ? >t.        J > ? Z ? >t.        J > ? 1 1 1 " ? >k.        J > ? 1 1 1 " ? >k.       /1      !    B        ../Drivers/STM32F4xx_HAL_Driver/Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_ll_sdmmc.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx.h   stm32f4xx_hal_def.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_can.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_sd.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h     ( 3%?>x.	.  ( 
3%>P
J?o.020q..  D) 
3%>
J?u.0w..  ) 3%>RM1u.0v.<"  ) X>"""%w      /      ?  * 1      1  $* !  ,* 
1!""$w  P* !  V* !4>/  l* 	%A%>PL0x.0
JL2?L@2@@@@@@@@@@@@@@@@>< . 2@22@@@@@@@@@@@@@D	  + 
%3%>PL0x.0
XL2?LB@>v<0^.0.v D  `, 11!""$\      !      /      [  , A!///=?i  , A!///=?i  , A!///=?i  - A!///=?i  D- A!///=?i      A!///=?i      A!///=?i      A!///=?i      A!///=?i      A///!=?i  t- A///!=?[  - A!///=?i  - @/!!!=??  - 	<=///=??  ,. @!///=Bi  \. @Y///=??      @!///=?i      A///!=?i  . A///!=??  . A!///=??  . O///!=?[  / @!///=?i      @///!=?i      @!///=??      @!///=?i )	           ../Middlewares/Third_Party/FatFs/src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Inc /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  ff_gen_drv.c   integer.h   diskio.h   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stdlib.h   ff_gen_drv.h   ff.h   ffconf.h   stm32f4xx_hal.h 	  stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h 	  stm32f4xx_hal_def.h 	  stm32f4xx.h   stm32f446xx.h   stdint.h   stdint.h   features.h   _newlib_version.h   _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h   _ansi.h   newlib.h   config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h 	  stm32f4xx_hal_gpio.h 	  stm32f4xx_hal_gpio_ex.h 	  stm32f4xx_hal_dma.h 	  stm32f4xx_hal_dma_ex.h 	  stm32f4xx_hal_cortex.h 	  stm32f4xx_hal_can.h 	  stm32f4xx_hal_flash.h 	  stm32f4xx_hal_flash_ex.h 	  stm32f4xx_hal_flash_ramfunc.h 	  stm32f4xx_hal_pwr.h 	  stm32f4xx_hal_pwr_ex.h 	  stm32f4xx_hal_sd.h 	  stm32f4xx_ll_sdmmc.h 	  stm32f4xx_hal_tim.h 	  stm32f4xx_hal_tim_ex.h 	  stm32f4xx_hal_uart.h 	  bsp_driver_sd.h   stdlib.h   alloca.h     D/  8&YK=Y///!$o.   /  !=       >=ZY/wX<      !=      / 	   3        ../Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  bsp_driver_sd.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_def.h   stm32f4xx_hal_dma.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_sd.h   bsp_driver_sd.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stm32f4xx.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_can.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h                               1$      1$  / $v$  / $v$      #h$      !=      !K      !K  / !=  / "K            !/            !/        / !/  / !B/  0  #L&> 	           ../Src /media/filippo/DATA/Programmazione/STM/TEST/Middlewares/Third_Party/FatFs/src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Inc /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  fatfs.c   integer.h   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stdlib.h   ff.h   diskio.h   ff_gen_drv.h   sd_diskio.h 	  fatfs.h 	  ffconf.h 	  stm32f4xx_hal.h 
  stm32f4xx_hal_conf.h 	  main.h 	  stm32f4xx_hal_rcc.h 
  stm32f4xx_hal_def.h 
  stm32f4xx.h   stm32f446xx.h   stdint.h   stdint.h   features.h   _newlib_version.h   _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h   stdio.h   _ansi.h   newlib.h   config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h 
  stm32f4xx_hal_gpio.h 
  stm32f4xx_hal_gpio_ex.h 
  stm32f4xx_hal_dma.h 
  stm32f4xx_hal_dma_ex.h 
  stm32f4xx_hal_cortex.h 
  stm32f4xx_hal_can.h 
  stm32f4xx_hal_flash.h 
  stm32f4xx_hal_flash_ex.h 
  stm32f4xx_hal_flash_ramfunc.h 
  stm32f4xx_hal_pwr.h 
  stm32f4xx_hal_pwr_ex.h 
  stm32f4xx_hal_sd.h 
  stm32f4xx_ll_sdmmc.h 
  stm32f4xx_hal_tim.h 
  stm32f4xx_hal_tim_ex.h 
  stm32f4xx_hal_uart.h 
  bsp_driver_sd.h 	  stdlib.h   alloca.h      0 <"k        |   =	        ../Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Middlewares/Third_Party/FatFs/src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Inc /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  main.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_def.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_rcc.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_can.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_sd.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h   integer.h   stdlib.h 	  ff.h   diskio.h   ff_gen_drv.h   sd_diskio.h 
  fatfs.h 
  math.h 	  stdio.h 	  string.h 	  stm32f4xx_hal_cortex.h   stm32f4xx_hal.h   main.h 
  stm32f4xx_hal_conf.h 
  stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h   _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   ffconf.h 
  bsp_driver_sd.h 
  stdlib.h   alloca.h 	  xlocale.h 	  strings.h 	  string.h   inttypes.h 	    <0 =/!!!!"  \0 3iw//!!M=!!!L	  1 B!/!!0vJ  x.vX.i  `1 ?
XwJu!K  1   1 "==/!!/!!A  2 2==/=A/!]v<_  p2 2==/=A/!]v<_  2 "=//!==!!/!!!A  3 6/=/=/=!!!Q0//=>]=/!Q?g]<X`   4  
.55//////0=!!!!!!!/L>YK X W  2=/ > uv= = uvYLZ==Z / W  2Y.000000./K== / JL<'. =      K== /o.== =k== === =<== =k== === = 	           ../Src /media/filippo/DATA/Programmazione/STM/TEST/Middlewares/Third_Party/FatFs/src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Inc /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  sd_diskio.c   integer.h   diskio.h   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_sd.h   stdlib.h 	  ff_gen_drv.h   sd_diskio.h 
  bsp_driver_sd.h 
  stm32f4xx_hal.h   ff.h   ffconf.h 
  stm32f4xx_hal_conf.h 
  main.h 
  stm32f4xx_hal_rcc.h   stm32f4xx_hal_def.h   stm32f4xx.h   stm32f446xx.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h   stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_can.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h   stdlib.h   alloca.h 	    @7  !>>[/  d7 /?D/y 	  7 !/  7 >ByJ. ^  = <x>2=>vLb.   8 ><sJ- f  = <x>2=>vL[.  l8 TBj h.=/!$=/!$==!d #       =  8 = -	   $        ../Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_hal_msp.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal_def.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_can.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_sd.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_uart.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_tim_ex.h     8 ;3@hhhhhhk  h9  U	.=/!//Q       "Js ^_  9 U	<K/!//Z=!!!!Z/!!!!_      "Jn _LZQ  L: "J<o.      J<o tl  : U	./////Q	      "Js ^Q    1        ../Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  stm32f4xx_it.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx_hal.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_conf.h   main.h   stm32f4xx_hal_rcc.h   stm32f4xx_hal_def.h   stm32f4xx.h   stm32f446xx.h   stdint.h   stdint.h 	  features.h   _newlib_version.h 	  _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32_hal_legacy.h 
  stdio.h 	  _ansi.h 	  newlib.h 	  config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_can.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_sd.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h   stm32f4xx_it.h     : 3  :    :    :    :    :    ;   ;   ; $/2 n   #        ../Src /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/machine /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include/sys /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/CMSIS/Device/ST/STM32F4xx/Include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/lib/gcc/arm-none-eabi/7.2.1/include /home/filippo/Ac6/SystemWorkbench/plugins/fr.ac6.mcu.externaltools.arm-none.linux64_1.16.0.201807130628/tools/compiler/arm-none-eabi/include /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc /media/filippo/DATA/Programmazione/STM/TEST/Inc /media/filippo/DATA/Programmazione/STM/TEST/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy  system_stm32f4xx.c   _default_types.h   _stdint.h   core_cm4.h   system_stm32f4xx.h   stm32f446xx.h   lock.h   _types.h   stddef.h   reent.h   stm32f4xx.h   stdint.h   stdint.h   features.h   _newlib_version.h   _intsup.h   core_cmInstr.h   cmsis_gcc.h   core_cmFunc.h   core_cmSimd.h   stm32f4xx_hal.h   stm32f4xx_hal_conf.h 	  main.h 	  stm32f4xx_hal_rcc.h   stm32f4xx_hal_def.h   stm32_hal_legacy.h 
  stdio.h   _ansi.h   newlib.h   config.h   ieeefp.h   cdefs.h   stdarg.h   _types.h   types.h   endian.h   _endian.h   select.h   _sigset.h   _timeval.h   timespec.h   _timespec.h   _pthreadtypes.h   sched.h   types.h   stdio.h   stm32f4xx_hal_rcc_ex.h   stm32f4xx_hal_gpio.h   stm32f4xx_hal_gpio_ex.h   stm32f4xx_hal_dma.h   stm32f4xx_hal_dma_ex.h   stm32f4xx_hal_cortex.h   stm32f4xx_hal_can.h   stm32f4xx_hal_flash.h   stm32f4xx_hal_flash_ex.h   stm32f4xx_hal_flash_ramfunc.h   stm32f4xx_hal_pwr.h   stm32f4xx_hal_pwr_ex.h   stm32f4xx_hal_sd.h   stm32f4xx_ll_sdmmc.h   stm32f4xx_hal_tim.h   stm32f4xx_hal_tim_ex.h   stm32f4xx_hal_uart.h     ; x[1i1M
 >      LX=c !<hK_ =&/>?gK {    7         ../startup  startup_stm32f446xx.s     \;  1!#!!!#!!!!!!#!1!!#00/\ 54/26  ;   FMC_PMEM_MEMSET2_0 (0x01U << FMC_PMEM_MEMSET2_Pos) __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__)) CAN_F5R2_FB7 CAN_F5R2_FB7_Msk USB_OTG_PKTSTS_1 (0x2U << USB_OTG_PKTSTS_Pos) SYSCFG_EXTICR3_EXTI11_PD 0x3000U EXTI_EMR_EM20 EXTI_EMR_MR20 TIM_ETRPRESCALER_DIV8 (TIM_SMCR_ETPS) CAN_F9R2_FB29 CAN_F9R2_FB29_Msk RCC_CSR_PADRSTF RCC_CSR_PINRSTF USART_BRR_DIV_Mantissa USART_BRR_DIV_Mantissa_Msk RCC_APB1LPENR_TIM5LPEN_Msk (0x1U << RCC_APB1LPENR_TIM5LPEN_Pos) SDIO_RESPONSE_NO 0x00000000U EXTI_FTSR_TR22_Msk (0x1U << EXTI_FTSR_TR22_Pos) OVR_EVENT ADC_OVR_EVENT CAN_F11R1_FB2 CAN_F11R1_FB2_Msk __ARM_FEATURE_SAT 1 CAN_F10R2_FB23_Msk (0x1U << CAN_F10R2_FB23_Pos) CAN_FLAG_TME2 (0x0000051CU) MPU_REGION_NUMBER6 ((uint8_t)0x06) USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk USB_OTG_GINTMSK_GONAKEFFM_Pos (7U) IWDG_KR_KEY IWDG_KR_KEY_Msk __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE CAN_F7R1_FB24_Pos (24U) GPIO_AFRH_AFSEL10_2 (0x4U << GPIO_AFRH_AFSEL10_Pos) GPIO_BSRR_BR_10 GPIO_BSRR_BR10 CAN_FA1R_FACT19_Pos (19U) TIM_TS_TI1F_ED 0x00000040U HAL_MODULE_ENABLED  ADC_CR1_RES_0 (0x1U << ADC_CR1_RES_Pos) CAN_F11R1_FB25 CAN_F11R1_FB25_Msk ADC_CCR_ADCPRE_Pos (16U) USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE) FMC_SDTR1_TMRD_Pos (0U) __SPI2_IS_CLK_ENABLED __HAL_RCC_SPI2_IS_CLK_ENABLED CAN_RF1R_FMP1_Pos (0U) TIM_DMABase_OR TIM_DMABASE_OR RCC_MCO1 0x00000000U __ATOMIC_ACQ_REL 4 __HASH_CLK_ENABLE __HAL_RCC_HASH_CLK_ENABLE SDIO_ICR_CTIMEOUTC_Pos (2U) GPIO_IDR_ID3_Msk (0x1U << GPIO_IDR_ID3_Pos) __ETHMACPTP_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk __HAL_RCC_ADC2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET) FMC_BTR3_ACCMOD FMC_BTR3_ACCMOD_Msk ADC_SMPR1_SMP12_Msk (0x7U << ADC_SMPR1_SMP12_Pos) RTC_DR_MT_Pos (12U) SAI_xCR1_CKSTR_Pos (9U) __USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE CAN_F9R1_FB18 CAN_F9R1_FB18_Msk CAN_F11R2_FB9_Msk (0x1U << CAN_F11R2_FB9_Pos) SAI_xCR1_MODE_1 (0x2U << SAI_xCR1_MODE_Pos) CAN_F3R2_FB2_Pos (2U) CAN_F2R1_FB13 CAN_F2R1_FB13_Msk CAN_F7R1_FB18_Pos (18U) ADC_SQR2_SQ10_2 (0x04U << ADC_SQR2_SQ10_Pos) __thumb__ 1 USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk SDIO_STA_DATAEND_Pos (8U) __HAL_DBGMCU_UNFREEZE_TIM13() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM13_STOP)) DBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP ADC_CR1_DISCNUM_Pos (13U) __OPAMP_CSR_OPAXLPM OPAMP_CSR_OPAXLPM _CLOCK_T_DECLARED  EXTI_EMR_MR10_Pos (10U) SDMMC_ERROR_CID_CSD_OVERWRITE 0x00080000U CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk CAN_IT_RX_FIFO0_OVERRUN ((uint32_t)CAN_IER_FOVIE0) FLASH_CR_STRT FLASH_CR_STRT_Msk FMC_SDCR2_RBURST FMC_SDCR2_RBURST_Msk ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk FMC_BTR4_CLKDIV_1 (0x2U << FMC_BTR4_CLKDIV_Pos) __tm_min FMC_BTR4_ACCMOD_Msk (0x3U << FMC_BTR4_ACCMOD_Pos) DCMI_CWSIZE_CAPCNT_Msk (0x3FFFU << DCMI_CWSIZE_CAPCNT_Pos) DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE) FMC_BCR4_BURSTEN_Msk (0x1U << FMC_BCR4_BURSTEN_Pos) SPDIFRX_CR_VMSK SPDIFRX_CR_VMSK_Msk CAN_F6R2_FB10_Pos (10U) USB_OTG_HPTXSTS_PTXQSAV_2 (0x04U << USB_OTG_HPTXSTS_PTXQSAV_Pos) __FLT32_DENORM_MIN__ 1.4012984643248171e-45F32 SPDIFRX_CR_DRFMT_Msk (0x3U << SPDIFRX_CR_DRFMT_Pos) CAN_TSR_TXOK1_Msk (0x1U << CAN_TSR_TXOK1_Pos) _POSIX_C_SOURCE EXTI_EMR_MR3_Msk (0x1U << EXTI_EMR_MR3_Pos) USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_BIM_Pos) CAN_F10R1_FB11_Pos (11U) USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk GPIO_OSPEEDR_OSPEED13_0 (0x1U << GPIO_OSPEEDR_OSPEED13_Pos) GPIO_AFRH_AFRH5_1 GPIO_AFRH_AFSEL13_1 CAN_RDT1R_DLC_Pos (0U) RCC_PLLCFGR_PLLR_2 (0x4U << RCC_PLLCFGR_PLLR_Pos) CAN_F6R2_FB1_Pos (1U) FMC_BTR3_BUSTURN_0 (0x1U << FMC_BTR3_BUSTURN_Pos) CAN_F10R2_FB4 CAN_F10R2_FB4_Msk EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk USB_OTG_HPTXSTS_PTXQSAV_6 (0x40U << USB_OTG_HPTXSTS_PTXQSAV_Pos) RCC_DFSDM2CLKSOURCE_APB2 RCC_DFSDM2CLKSOURCE_PCLK2 RCC_CFGR_MCO1PRE_Pos (24U) stderr (_REENT->_stderr) CAN_MCR_TXFP CAN_MCR_TXFP_Msk CAN_FS1R_FSC20_Msk (0x1U << CAN_FS1R_FSC20_Pos) ADC_CR1_RES_Msk (0x3U << ADC_CR1_RES_Pos) FMC_PMEM_MEMHIZ2_2 (0x04U << FMC_PMEM_MEMHIZ2_Pos) IS_RCC_PLLSAIN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U)) QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk RCC_CSR_RMVF_Msk (0x1U << RCC_CSR_RMVF_Pos) CAN_F9R1_FB28_Pos (28U) TIM_TRIGGERPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 __FAST8  PHY_CONFIG_DELAY ((uint32_t)0x00000FFFU) CAN_FA1R_FACT9_Pos (9U) FMPI2C_ICR_ADDRCF_Pos (3U) ADC_SQR1_SQ13_0 (0x01U << ADC_SQR1_SQ13_Pos) HAL_PWR_PVDLevelConfig HAL_PWR_ConfigPVD RTC_BKP4R_Msk (0xFFFFFFFFU << RTC_BKP4R_Pos) tickstart QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk ETH_MMCRIR 0x00000104U CAN_F4R2_FB26_Msk (0x1U << CAN_F4R2_FB26_Pos) TIM_DMABURSTLENGTH_3TRANSFERS 0x00000200U GPIO_AF15_EVENTOUT ((uint8_t)0x0F) _h_errno FMC_BWTR2_ADDHLD_3 (0x8U << FMC_BWTR2_ADDHLD_Pos) CAN_F13R1_FB5 CAN_F13R1_FB5_Msk CAN_F6R1_FB22_Msk (0x1U << CAN_F6R1_FB22_Pos) USB_OTG_GRSTCTL_AHBIDL_Msk (0x1U << USB_OTG_GRSTCTL_AHBIDL_Pos) __PMT(args) args USART6_BASE (APB2PERIPH_BASE + 0x1400U) RCC_CSR_SFTRSTF_Pos (28U) RTC_CR_COE_Msk (0x1U << RTC_CR_COE_Pos) DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE) USART_CR2_LBCL_Msk (0x1U << USART_CR2_LBCL_Pos) USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__,__PLLM__,__PLLN__,__PLLP__,__PLLQ__,__PLLR__) (RCC->PLLCFGR = ((__RCC_PLLSource__) | (__PLLM__) | ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) | ((((__PLLP__) >> 1U) -1U) << RCC_PLLCFGR_PLLP_Pos) | ((__PLLQ__) << RCC_PLLCFGR_PLLQ_Pos) | ((__PLLR__) << RCC_PLLCFGR_PLLR_Pos))) CAN_F12R1_FB21_Pos (21U) TIM_CCR1_CCR1_Msk (0xFFFFU << TIM_CCR1_CCR1_Pos) FLASH_SECTOR_7 7U USB_OTG_HCINT_XFRC_Msk (0x1U << USB_OTG_HCINT_XFRC_Pos) __HAL_I2C_MEM_ADD_LSB I2C_MEM_ADD_LSB __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE RCC_APB2LPENR_ADC2LPEN RCC_APB2LPENR_ADC2LPEN_Msk USB_OTG_DIEPINT_BERR_Pos (12U) RTC_BKP18R_Msk (0xFFFFFFFFU << RTC_BKP18R_Pos) IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) HAL_DMA_ERROR_DME 0x00000004U ADC_SQR2_SQ12_1 (0x02U << ADC_SQR2_SQ12_Pos) CAN_F11R1_FB21 CAN_F11R1_FB21_Msk ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk GPIO_MODER_MODER5_1 (0x2U << GPIO_MODER_MODER5_Pos) __HAL_SMBUS_RESET_CR1 SMBUS_RESET_CR1 CAN_F1R1_FB9 CAN_F1R1_FB9_Msk CAN_F9R2_FB24_Msk (0x1U << CAN_F9R2_FB24_Pos) SYSCFG_EXTICR4_EXTI12_PF 0x0005U __ARM_PCS_VFP 1 DAC_WAVEGENERATION_NOISE DAC_WAVE_NOISE CAN_FILTER_FIFO1 (0x00000001U) _BLKSIZE_T_DECLARED  DfsdmClockSelection Dfsdm1ClockSelection USB_OTG_HCSPLT_HUBADDR_Msk (0x7FU << USB_OTG_HCSPLT_HUBADDR_Pos) CAN_F8R2_FB14_Pos (14U) EXTI_PR_PR11_Msk (0x1U << EXTI_PR_PR11_Pos) APSR_Z_Pos 30U PWR_MODE_IT_FALLING PWR_PVD_MODE_IT_FALLING HAL_CAN_ERROR_TX_TERR0 (0x00001000U) __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE RCC_AHB1ENR_DMA2EN_Msk (0x1U << RCC_AHB1ENR_DMA2EN_Pos) FMPI2C_CR1_SBC_Msk (0x1U << FMPI2C_CR1_SBC_Pos) USB_OTG_BCNT_Pos (4U) CAN_F12R1_FB15_Pos (15U) INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1) SDIO_FLAG_RXACT SDIO_STA_RXACT RCC_BDCR_BDRST_BB (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_BDRST_BIT_NUMBER * 4U)) DMA_SxM1AR_M1A_Msk (0xFFFFFFFFU << DMA_SxM1AR_M1A_Pos) __ADDR_4th_CYCLE ADDR_4TH_CYCLE USB_OTG_HCSPLT_PRTADDR_4 (0x10U << USB_OTG_HCSPLT_PRTADDR_Pos) EXTI_PR_PR19_Msk (0x1U << EXTI_PR_PR19_Pos) CAN_F1R2_FB5_Pos (5U) I2C_SR2_MSL I2C_SR2_MSL_Msk SPDIFRX_SR_RXNE_Msk (0x1U << SPDIFRX_SR_RXNE_Pos) _REENT_GETDATE_ERR_P(ptr) (&((ptr)->_new._reent._getdate_err)) USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U) _REENT_MBSRTOWCS_STATE(ptr) ((ptr)->_new._reent._mbsrtowcs_state) GPIO_MODER_MODE2_Pos (4U) __HAL_RCC_PLLSAI_CLEAR_IT() (RCC->CIR |= (RCC_CIR_PLLSAIRDYF)) USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk CAN_F3R2_FB0 CAN_F3R2_FB0_Msk RTC_BKP19R RTC_BKP19R_Msk SVCall_IRQn IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) || ((PIN) == PWR_WAKEUP_PIN2)) TIM9_BASE (APB2PERIPH_BASE + 0x4000U) RTC_ALRMBR_MNU_Msk (0xFU << RTC_ALRMBR_MNU_Pos) HAL_ADC_STATE_BUSY HAL_ADC_STATE_BUSY_INTERNAL TIM_CCx_ENABLE 0x00000001U GPIO_PUPDR_PUPD13_1 (0x2U << GPIO_PUPDR_PUPD13_Pos) PWR_CR_FISSR PWR_CR_FISSR_Msk SDIO_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFU << SDIO_RESP1_CARDSTATUS1_Pos) CAN_FM1R_FBM17 CAN_FM1R_FBM17_Msk WRPAREA_BANK1_AREAB OB_WRPAREA_BANK1_AREAB GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPD11 SDMMC_OCR_BAD_ERASE_PARAM 0x08000000U __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE VOLTAGE_RANGE_2 FLASH_VOLTAGE_RANGE_2 TIM_DMABURSTLENGTH_4TRANSFERS 0x00000300U CAN_F5R2_FB5_Msk (0x1U << CAN_F5R2_FB5_Pos) RCC_CR_PLLI2SON_Msk (0x1U << RCC_CR_PLLI2SON_Pos) RTC_SSR_SS_Msk (0xFFFFU << RTC_SSR_SS_Pos) HAL_StatusTypeDef RCC_CKGATENR_CM4DBG_CKEN_Pos (2U) CAN_F6R2_FB29_Msk (0x1U << CAN_F6R2_FB29_Pos) CAN_FM1R_FBM16_Msk (0x1U << CAN_FM1R_FBM16_Pos) CAN_F12R2_FB7 CAN_F12R2_FB7_Msk TIM_DIER_UDE_Msk (0x1U << TIM_DIER_UDE_Pos) SAI_xFRCR_FSDEF_Pos (16U) GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk CAN_F6R2_FB14 CAN_F6R2_FB14_Msk FLASH_OPTCR_RDP_1 (0x02U << FLASH_OPTCR_RDP_Pos) RCC_CIR_PLLSAIRDYF RCC_CIR_PLLSAIRDYF_Msk USB_OTG_GRSTCTL_TXFNUM_Pos (6U) CAN_F0R2_FB19 CAN_F0R2_FB19_Msk CAN_F13R2_FB27 CAN_F13R2_FB27_Msk ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100U FMC_BWTR4_DATAST_1 (0x02U << FMC_BWTR4_DATAST_Pos) CAN_TI0R_EXID CAN_TI0R_EXID_Msk CAN_F2R1_FB14_Msk (0x1U << CAN_F2R1_FB14_Pos) USB_FS_EXTI_LINE_WAKEUP USB_OTG_FS_WAKEUP_EXTI_LINE CAN_F0R1_FB21_Pos (21U) __TSC_IS_CLK_DISABLED __HAL_RCC_TSC_IS_CLK_DISABLED DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) __HAL_RCC_SPI3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN)) GPIO_PUPDR_PUPD6_1 (0x2U << GPIO_PUPDR_PUPD6_Pos) RTC_CR_WUCKSEL_0 (0x1U << RTC_CR_WUCKSEL_Pos) USB_OTG_GOTGCTL_DBCT_Msk (0x1U << USB_OTG_GOTGCTL_DBCT_Pos) TIM_CCER_CC3NP_Pos (11U) HAL_MspDeInit CAN_F2R2_FB2 CAN_F2R2_FB2_Msk QUADSPI_PSMKR_MASK_Pos (0U) ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000U FMC_BCR3_MWID_Msk (0x3U << FMC_BCR3_MWID_Pos) HAL_REMAPDMA_TIM1_DMA_CH6 DMA_REMAP_TIM1_DMA_CH6 TPI ((TPI_Type *) TPI_BASE ) CAN_MCR_RFLM_Pos (3U) __DBL_EPSILON__ ((double)2.2204460492503131e-16L) I2C_CCR_CCR_Pos (0U) EXTI_EMR_MR2_Pos (2U) PWR_CSR_UDSWRDY PWR_CSR_UDRDY ADC_SMPR2_SMP2_0 (0x1U << ADC_SMPR2_SMP2_Pos) USART_CR3_ONEBIT_Msk (0x1U << USART_CR3_ONEBIT_Pos) RCC_PLLI2SCFGR_PLLI2SN_6 (0x040U << RCC_PLLI2SCFGR_PLLI2SN_Pos) I2C_SR1_BTF_Pos (2U) DAC_WAVE_NONE 0x00000000U GPIO_BRR_BR4_Msk (0x1U << GPIO_BRR_BR4_Pos) SDIO_RESPCMD_RESPCMD_Pos (0U) CAN_F9R1_FB16_Pos (16U) PWR_CR_LPDS PWR_CR_LPDS_Msk __HAL_DBGMCU_FREEZE_TIM4() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM4_STOP)) HAL_REMAPDMA_TIM3_DMA_CH6 DMA_REMAP_TIM3_DMA_CH6 TIM_SR_CC4IF TIM_SR_CC4IF_Msk EXTI_IMR_MR12 EXTI_IMR_MR12_Msk CAN_TI0R_RTR_Pos (1U) __HAL_FMC_BANK __HAL_SYSCFG_FMC_BANK CAN_F7R1_FB12_Msk (0x1U << CAN_F7R1_FB12_Pos) WWDG_CFR_W6 WWDG_CFR_W_6 TIM_CR2_MMS_1 (0x2U << TIM_CR2_MMS_Pos) CAN_FM1R_FBM14_Pos (14U) GPIO_AF9_TIM12 ((uint8_t)0x09) QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk FMPI2C_ISR_BERR_Msk (0x1U << FMPI2C_ISR_BERR_Pos) __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT)) EXTI_PR_PR18_Pos (18U) CAN_F8R1_FB2_Msk (0x1U << CAN_F8R1_FB2_Pos) CAN_F3R1_FB3_Pos (3U) OPAMP_NONINVERTINGINPUT_VP0 OPAMP_NONINVERTINGINPUT_IO0 ADC_SMPR2_SMP0_1 (0x2U << ADC_SMPR2_SMP0_Pos) FMC_BWTR1_ACCMOD_Pos (28U) EXTI_PR_PR0_Pos (0U) USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) DCMI_ESUR_FEU_Msk (0xFFU << DCMI_ESUR_FEU_Pos) SDIO_DCTRL_DMAEN_Pos (3U) CAN_F2R1_FB31_Pos (31U) EXTI_SWIER_SWIER1_Pos (1U) CAN_F13R2_FB11_Pos (11U) CAN_F12R2_FB22 CAN_F12R2_FB22_Msk FMC_SDCR1_NB FMC_SDCR1_NB_Msk GPIO_AFRH_AFRH1_3 GPIO_AFRH_AFSEL9_3 DMA_SxNDT_11 (0x0800U << DMA_SxNDT_Pos) CAN_F13R2_FB0_Msk (0x1U << CAN_F13R2_FB0_Pos) I2C_CCR_DUTY I2C_CCR_DUTY_Msk RCC_APB1RSTR_FMPI2C1RST RCC_APB1RSTR_FMPI2C1RST_Msk __UINTMAX_C(c) c ## ULL SDIO_CMD_WAITRESP_Msk (0x3U << SDIO_CMD_WAITRESP_Pos) QUADSPI_SR_FLEVEL_3 (0x08U << QUADSPI_SR_FLEVEL_Pos) RCC_AHB1LPENR_GPIOGLPEN RCC_AHB1LPENR_GPIOGLPEN_Msk DMA_HIFCR_CDMEIF6_Pos (18U) CAN_F2R2_FB31 CAN_F2R2_FB31_Msk SYSCFG_MEMRMP_SWP_FMC_0 (0x1U << SYSCFG_MEMRMP_SWP_FMC_Pos) USB_OTG_HCINT_DTERR_Pos (10U) CAN_F10R1_FB3_Msk (0x1U << CAN_F10R1_FB3_Pos) USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk TIM_SMCR_ETF_3 (0x8U << TIM_SMCR_ETF_Pos) FMC_PATT_ATTSET2_2 (0x04U << FMC_PATT_ATTSET2_Pos) I2C_CR1_SWRST_Msk (0x1U << I2C_CR1_SWRST_Pos) __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER _REENT_ASCTIME_SIZE 26 CAN_F8R2_FB1_Pos (1U) RTC_CALR_CALM_4 (0x010U << RTC_CALR_CALM_Pos) __EXPORT  __HAL_RCC_TIM10_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN)) CoreDebug_DHCSR_S_HALT_Pos 17U USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk USB_OTG_GOTGINT_IDCHNG USB_OTG_GOTGINT_IDCHNG_Msk TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) CAN_F6R1_FB2_Pos (2U) RCC_APB2ENR_SAI2EN RCC_APB2ENR_SAI2EN_Msk CAN_F4R1_FB18_Pos (18U) RTC_CALR_CALW8_Pos (14U) DWT_LSUCNT_LSUCNT_Msk (0xFFUL ) ADC_CR2_CONT_Msk (0x1U << ADC_CR2_CONT_Pos) CAN_BS1_4TQ ((uint32_t)(CAN_BTR_TS1_1 | CAN_BTR_TS1_0)) CAN_F1R2_FB14_Pos (14U) FMPI2C_ISR_ADDR_Msk (0x1U << FMPI2C_ISR_ADDR_Pos) __SDADC1_IS_CLK_ENABLED __HAL_RCC_SDADC1_IS_CLK_ENABLED CAN_F0R2_FB27_Pos (27U) EXTI_EMR_MR17_Pos (17U) CAN_F5R2_FB28_Pos (28U) TIM_CCR2_CCR2_Pos (0U) DMA_LIFCR_CFEIF1_Pos (6U) RCC_APB1ENR_TIM5EN_Msk (0x1U << RCC_APB1ENR_TIM5EN_Pos) USB_OTG_GLPMCFG_BESL_Pos (2U) ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk CEC_IER_RXBRIE CEC_IER_RXBRIE_Msk GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH DAC1_CHANNEL_2 DAC_CHANNEL_2 PWR_CR_VOS PWR_CR_VOS_Msk RCC_PLLSAIP_DIV6 0x00000006U TIM_EVENTSOURCE_UPDATE TIM_EGR_UG SAI_xCR2_COMP_0 (0x1U << SAI_xCR2_COMP_Pos) USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk CAN_F2R1_FB20 CAN_F2R1_FB20_Msk __HAL_UART_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__)) CAN_F7R2_FB19_Msk (0x1U << CAN_F7R2_FB19_Pos) __HAL_UART_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((((__INTERRUPT__) >> 28U) == 1U)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & UART_IT_MASK)): (((__INTERRUPT__) >> 28U) == 2U)? ((__HANDLE__)->Instance->CR2 |= ((__INTERRUPT__) & UART_IT_MASK)): ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & UART_IT_MASK))) GPIO_BRR_BR0_Msk (0x1U << GPIO_BRR_BR0_Pos) GPIO_BSRR_BS3_Pos (3U) CAN_F3R1_FB5_Msk (0x1U << CAN_F3R1_FB5_Pos) RCC_APB1LPENR_FMPI2C1LPEN RCC_APB1LPENR_FMPI2C1LPEN_Msk CAN_F9R1_FB15_Msk (0x1U << CAN_F9R1_FB15_Pos) ADC_SMPR2_SMP3_Msk (0x7U << ADC_SMPR2_SMP3_Pos) RCC_MAX_FREQUENCY 180000000U __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE HAL_DMA_ERROR_TIMEOUT 0x00000020U RCC_APB1LPENR_SPDIFRXLPEN_Pos (16U) CAN_F5R2_FB27 CAN_F5R2_FB27_Msk __UART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET SDIO_CMD_SDIOSUSPEND SDIO_CMD_SDIOSUSPEND_Msk __generic(expr,t,yes,no) _Generic(expr, t: yes, default: no) DAC ((DAC_TypeDef *) DAC_BASE) ADC_SMPR1_SMP16_Msk (0x7U << ADC_SMPR1_SMP16_Pos) USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk GPIO_OSPEEDR_OSPEED7_Pos (14U) I2C_CR1_START_Pos (8U) __TIM1_IS_CLK_ENABLED __HAL_RCC_TIM1_IS_CLK_ENABLED RCC_PLLI2SCFGR_PLLI2SQ_Msk (0xFU << RCC_PLLI2SCFGR_PLLI2SQ_Pos) DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk GPIO_OSPEEDR_OSPEED2_Pos (4U) __NVIC_PRIO_BITS 4U TIM_CCMR2_OC3M_0 (0x1U << TIM_CCMR2_OC3M_Pos) __ARM_FEATURE_UNALIGNED 1 FLASH_VOLTAGE_RANGE_4 0x00000003U __NOR_ADDR_SHIFT NOR_ADDR_SHIFT CAN_F1R2_FB11_Pos (11U) FMC_SR_ILS_Pos (1U) USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk ITM_IRR_ATREADYM_Pos 0U __ORDER_PDP_ENDIAN__ 3412 FLASH_OPTCR1_nWRP_9 (0x200U << FLASH_OPTCR1_nWRP_Pos) CAN_F9R2_FB23 CAN_F9R2_FB23_Msk FMC_BTR1_DATAST_4 (0x10U << FMC_BTR1_DATAST_Pos) __UHQ_FBIT__ 16 EXTERNAL_CLOCK_VALUE ((uint32_t)12288000U) SDIO_READ_WAIT_MODE_DATA2 0x00000000U RTC_TSTR_PM_Msk (0x1U << RTC_TSTR_PM_Pos) DMA_SxPAR_PA_Msk (0xFFFFFFFFU << DMA_SxPAR_PA_Pos) IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PBURST_SINGLE) || ((BURST) == DMA_PBURST_INC4) || ((BURST) == DMA_PBURST_INC8) || ((BURST) == DMA_PBURST_INC16)) CAN_F12R2_FB5_Pos (5U) SDIO_MASK_RXFIFOEIE_Pos (19U) __HAL_RCC_GPIOB_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOBRST)) DMA_PBURST_INC16 ((uint32_t)DMA_SxCR_PBURST) RCC_FLAG_SFTRST ((uint8_t)0x7C) RCC_AHB1ENR_CRCEN_Pos (12U) ITM_TCR_TraceBusID_Pos 16U SDIO_CLKCR_WIDBUS_Pos (11U) CAN_F8R2_FB9_Pos (9U) RTC_CR_FMT_Msk (0x1U << RTC_CR_FMT_Pos) __HAL_RCC_TIM5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET) GPIO_MODER_MODE2_Msk (0x3U << GPIO_MODER_MODE2_Pos) I2C_SR2_SMBDEFAULT I2C_SR2_SMBDEFAULT_Msk __HAL_RCC_RNG_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST)) CAN_F2R1_FB2_Msk (0x1U << CAN_F2R1_FB2_Pos) RCC_CR_HSICAL_4 (0x10U << RCC_CR_HSICAL_Pos) GPIO_PUPDR_PUPD8_Pos (16U) HAL_GetREVID __pure2 __attribute__((__const__)) __predict_false(exp) __builtin_expect((exp), 0) CAN_F7R2_FB13 CAN_F7R2_FB13_Msk GPIO_PUPDR_PUPDR13_0 GPIO_PUPDR_PUPD13_0 CAN_F5R1_FB13 CAN_F5R1_FB13_Msk UART4 ((USART_TypeDef *) UART4_BASE) EXTI_PR_PR10 EXTI_PR_PR10_Msk CAN_F1R2_FB18 CAN_F1R2_FB18_Msk USB_OTG_DCTL_CGONAK_Msk (0x1U << USB_OTG_DCTL_CGONAK_Pos) CAN_F10R1_FB3 CAN_F10R1_FB3_Msk GPIO_AFRH_AFSEL11_2 (0x4U << GPIO_AFRH_AFSEL11_Pos) SPDIFRX_IMR_OVRIE SPDIFRX_IMR_OVRIE_Msk ADC_SMPR2_SMP1_Pos (3U) ITM_RxBuffer CAN_F12R1_FB19 CAN_F12R1_FB19_Msk GPIO_ODR_OD11_Msk (0x1U << GPIO_ODR_OD11_Pos) RCC_CKGATENR_RCC_CKEN_Msk (0x1U << RCC_CKGATENR_RCC_CKEN_Pos) GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk RCC_AHB1ENR_GPIOGEN RCC_AHB1ENR_GPIOGEN_Msk EXTI_FTSR_TR5_Pos (5U) PWR_CSR_PVDO_Msk (0x1U << PWR_CSR_PVDO_Pos) TPI_FIFO0_ETM_ATVALID_Pos 26U RTC_BKP2R RTC_BKP2R_Msk CAN_F11R1_FB21_Msk (0x1U << CAN_F11R1_FB21_Pos) __ADDR_2nd_CYCLE ADDR_2ND_CYCLE FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) _WCHAR_T_DEFINED_  CAN_F12R2_FB29 CAN_F12R2_FB29_Msk FMC_BCR2_WREN_Msk (0x1U << FMC_BCR2_WREN_Pos) ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk DMA_FLAG_FEIF2_6 0x00010000U USB_OTG_DIEPCTL_EPTYP_0 (0x1U << USB_OTG_DIEPCTL_EPTYP_Pos) __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE QUADSPI_PIR_INTERVAL_Pos (0U) SPI_CR1_DFF_Msk (0x1U << SPI_CR1_DFF_Pos) FLASH_SR_BSY FLASH_SR_BSY_Msk USART_CR1_IDLEIE_Msk (0x1U << USART_CR1_IDLEIE_Pos) CAN1_TX_IRQn DMA1_Stream5_BASE (DMA1_BASE + 0x088U) CAN_F13R1_FB28 CAN_F13R1_FB28_Msk CAN_FS1R_FSC10_Pos (10U) __HAL_RCC_OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET RTC_ALRMBR_ST_1 (0x2U << RTC_ALRMBR_ST_Pos) RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk __ADC1_RELEASE_RESET __HAL_RCC_ADC1_RELEASE_RESET __HAL_RCC_TIM10_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET) RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk __HAL_RCC_USART2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_USART2RST)) DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk ADC_SQR1_SQ14_2 (0x04U << ADC_SQR1_SQ14_Pos) FMC_SDCR1_WP_Msk (0x1U << FMC_SDCR1_WP_Pos) ADC_DR_DATA ADC_DR_DATA_Msk GPIO_OSPEEDR_OSPEED8_0 (0x1U << GPIO_OSPEEDR_OSPEED8_Pos) IS_TIM_OSSI_STATE(STATE) (((STATE) == TIM_OSSI_ENABLE) || ((STATE) == TIM_OSSI_DISABLE)) ADC_SQR2_SQ7_Pos (0U) USART_CR1_M USART_CR1_M_Msk USART_SR_CTS_Msk (0x1U << USART_SR_CTS_Pos) TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) SDMMC_CMD_STOP_TRANSMISSION ((uint8_t)12) FMC_BCR4_MBKEN_Msk (0x1U << FMC_BCR4_MBKEN_Pos) CAN_F1R2_FB3_Pos (3U) _RAND48_MULT_0 (0xe66d) SDIO_ICR_TXUNDERRC_Pos (4U) SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) RCC_APB1ENR_SPI3EN_Msk (0x1U << RCC_APB1ENR_SPI3EN_Pos) EXTI_RTSR_TR5_Msk (0x1U << EXTI_RTSR_TR5_Pos) __ACCUM_IBIT__ 16 CAN_F5R2_FB31_Pos (31U) GPIO_BSRR_BR_11 GPIO_BSRR_BR11 SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk CAN_FM1R_FBM6_Msk (0x1U << CAN_FM1R_FBM6_Pos) CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk TPI_FIFO0_ETM0_Msk (0xFFUL ) CAN_F12R1_FB17 CAN_F12R1_FB17_Msk USB_OTG_GINTSTS_DISCINT_Msk (0x1U << USB_OTG_GINTSTS_DISCINT_Pos) RCC_APB1ENR_TIM13EN_Pos (7U) __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET RCC_AHB1RSTR_DMA1RST_Pos (21U) USB_OTG_GINTMSK_DISCINT_Msk (0x1U << USB_OTG_GINTMSK_DISCINT_Pos) ETH_MAC_TXFIFO_FULL 0x02000000U GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2 CAN_F10R1_FB14_Msk (0x1U << CAN_F10R1_FB14_Pos) RCC_CFGR_PPRE1_Msk (0x7U << RCC_CFGR_PPRE1_Pos) CAN_BS1_9TQ ((uint32_t)CAN_BTR_TS1_3) __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2 OPAMP_PGACONNECT_NO OPAMP_PGA_CONNECT_INVERTINGINPUT_NO CR_PLLSAION_BB RCC_CR_PLLSAION_BB __HAL_RCC_CRC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST)) __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi) __HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET __HAL_RCC_TIM8_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET) TIM_TS_ITR3 0x00000030U GPIO_AFRH_AFRH1_2 GPIO_AFRH_AFSEL9_2 __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE EWUP_BIT_NUMBER PWR_CSR_EWUP_Pos RTCEN_BITNUMBER RCC_RTCEN_BIT_NUMBER USB_OTG_GOTGCTL_SRQSCS_Msk (0x1U << USB_OTG_GOTGCTL_SRQSCS_Pos) CAN_F4R2_FB2_Pos (2U) CAN_F7R2_FB18_Pos (18U) HAL_PWREx_EnableSDADCAnalog HAL_PWREx_EnableSDADC CAN_F5R2_FB25_Pos (25U) USB_OTG_GLPMCFG_L1DSEN_Pos (12U) USB_OTG_DIEPCTL_EPDIS_Msk (0x1U << USB_OTG_DIEPCTL_EPDIS_Pos) __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE USB_OTG_DOEPINT_OTEPDIS_Msk (0x1U << USB_OTG_DOEPINT_OTEPDIS_Pos) LSEON_BitNumber RCC_LSEON_BIT_NUMBER SDIO_CCCC_ERASE 0x00000020U PWR_CR_FISSR_Msk (0x1U << PWR_CR_FISSR_Pos) TIM_EGR_CC2G TIM_EGR_CC2G_Msk CAN_F11R1_FB19_Pos (19U) ADC_CDR_DATA1_Pos (0U) RTC_BKP0R RTC_BKP0R_Msk CoreDebug_DEMCR_MON_REQ_Pos 19U __HAL_RCC_SPI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN)) __SERR 0x0040 RTC_TAFCR_ALARMOUTTYPE_Pos (18U) RTC_DR_MT_Msk (0x1U << RTC_DR_MT_Pos) __HAL_RCC_TIM1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) != RESET) SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk ADC_SR_OVR_Msk (0x1U << ADC_SR_OVR_Pos) CAN_F4R1_FB29 CAN_F4R1_FB29_Msk TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk FMPI2C_OAR1_OA1EN_Pos (15U) CAN_F12R1_FB6 CAN_F12R1_FB6_Msk USB_OTG_HCCHAR_EPNUM_1 (0x2U << USB_OTG_HCCHAR_EPNUM_Pos) USART_CR3_NACK USART_CR3_NACK_Msk __HAL_RCC_SPI3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN)) CAN_F13R1_FB28_Msk (0x1U << CAN_F13R1_FB28_Pos) CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk ALL_CHANNELS ADC_ALL_CHANNELS CAN_F13R2_FB5 CAN_F13R2_FB5_Msk TIM_CCMR2_CC3S_Msk (0x3U << TIM_CCMR2_CC3S_Pos) PWR_CSR_VOSRDY_Pos (14U) __HASH_FORCE_RESET __HAL_RCC_HASH_FORCE_RESET IS_CEC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CEC) LITTLE_ENDIAN _LITTLE_ENDIAN RCC_APB1LPENR_I2C2LPEN_Msk (0x1U << RCC_APB1LPENR_I2C2LPEN_Pos) FMC_BCR3_EXTMOD FMC_BCR3_EXTMOD_Msk CAN_F6R2_FB26 CAN_F6R2_FB26_Msk TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) SPI_CR1_DFF_Pos (11U) RTC_ALRMBR_HU_0 (0x1U << RTC_ALRMBR_HU_Pos) CAN_F6R1_FB10 CAN_F6R1_FB10_Msk CAN_RDH1R_DATA7_Pos (24U) SDIO_ICR_CMDSENTC_Pos (7U) _add TIM_CLOCKSOURCE_TI2 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2) GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk FMC_BTR1_CLKDIV_0 (0x1U << FMC_BTR1_CLKDIV_Pos) char +0 TIM_CCMR1_IC1PSC_0 (0x1U << TIM_CCMR1_IC1PSC_Pos) USB_OTG_HCCHAR_LSDEV_Pos (17U) CAN_F2R1_FB29_Msk (0x1U << CAN_F2R1_FB29_Pos) CAN_F2R2_FB22 CAN_F2R2_FB22_Msk DCMI_CR_CROP DCMI_CR_CROP_Msk UINT_FAST32_MAX (__UINT_FAST32_MAX__) SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX)) __HAL_UART_MASK_COMPUTATION UART_MASK_COMPUTATION __HAL_TIM_MOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE)) DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk FMC_BCR2_MWID_Pos (4U) CAN_F10R2_FB19_Msk (0x1U << CAN_F10R2_FB19_Pos) GPIO_LCKR_LCK9_Pos (9U) CAN_FFA1R_FFA1_Msk (0x1U << CAN_FFA1R_FFA1_Pos) __FLITF_CLK_ENABLE __HAL_RCC_FLITF_CLK_ENABLE CAN_FFA1R_FFA22_Msk (0x1U << CAN_FFA1R_FFA22_Pos) SYSCFG_EXTICR4_EXTI15_PE 0x4000U FMC_BWTR1_DATAST_3 (0x08U << FMC_BWTR1_DATAST_Pos) __GPIOJ_CLK_SLEEP_DISABLE __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE CAN_RF1R_FOVR1_Msk (0x1U << CAN_RF1R_FOVR1_Pos) ETH_MAC_TXFIFO_READ 0x00100000U __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE GPIO_MODER_MODE4_Msk (0x3U << GPIO_MODER_MODE4_Pos) SDIO_FLAG_TXFIFOHE SDIO_STA_TXFIFOHE __HAL_LOCK(__HANDLE__) do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0U) RCC_BDCR_LSEBYP_Msk (0x1U << RCC_BDCR_LSEBYP_Pos) USB_OTG_HCINTMSK_XFRCM_Pos (0U) DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE) RCC_APB1LPENR_DACLPEN_Msk (0x1U << RCC_APB1LPENR_DACLPEN_Pos) HAL_SMBUS_Slave_Listen_IT HAL_SMBUS_EnableListen_IT __LACCUM_FBIT__ 31 DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk USB_OTG_GOTGCTL_EHEN_Pos (12U) RCC_APB1ENR_SPDIFRXEN_Msk (0x1U << RCC_APB1ENR_SPDIFRXEN_Pos) USB_OTG_GINTMSK_RSTDEM USB_OTG_GINTMSK_RSTDEM_Msk RTC_CR_COSEL_Msk (0x1U << RTC_CR_COSEL_Pos) __daddr_t_defined  TIM_DMABase_OR3 TIM_DMABASE_OR3 CAN_F6R1_FB15 CAN_F6R1_FB15_Msk RTC_ALRMBR_DU_0 (0x1U << RTC_ALRMBR_DU_Pos) __HAL_HRTIM_SetCompare __HAL_HRTIM_SETCOMPARE TIM_DCR_DBL TIM_DCR_DBL_Msk CAN_F7R1_FB27_Msk (0x1U << CAN_F7R1_FB27_Pos) FMC_BWTR1_BUSTURN_0 (0x1U << FMC_BWTR1_BUSTURN_Pos) EXTI_SWIER_SWIER10_Msk (0x1U << EXTI_SWIER_SWIER10_Pos) LSI_VALUE ((uint32_t)32000U) SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) ADC_SMPR2_SMP9_1 (0x2U << ADC_SMPR2_SMP9_Pos) __HAL_RCC_UART4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN)) EXTI_EMR_MR10 EXTI_EMR_MR10_Msk UART_DIVMANT_SAMPLING8(_PCLK_,_BAUD_) (UART_DIV_SAMPLING8((_PCLK_), (_BAUD_))/100U) CAN_TDL0R_DATA0_Msk (0xFFU << CAN_TDL0R_DATA0_Pos) __FPU_USED 1U SAI_xCR1_SYNCEN_0 (0x1U << SAI_xCR1_SYNCEN_Pos) ADC_CR2_EXTSEL_0 (0x1U << ADC_CR2_EXTSEL_Pos) SYSCFG_EXTICR3_EXTI11_PG 0x6000U CAN_TDH1R_DATA4_Pos (0U) SAI_xCR2_MUTECNT_Pos (7U) CAN_RI0R_STID_Msk (0x7FFU << CAN_RI0R_STID_Pos) OPAMP_SEC_NONINVERTINGINPUT_VP2 OPAMP_SEC_NONINVERTINGINPUT_IO2 __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1 CoreDebug_DCRSR_REGSEL_Pos 0U RCC_BDCR_BYTE0_ADDRESS (PERIPH_BASE + RCC_BDCR_OFFSET) DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk FLASH_OPTCR1_nWRP_Pos (16U) MPU_ACCESS_NOT_CACHEABLE ((uint8_t)0x00) RTC_TSDR_DU_Pos (0U) SYSCFG_EXTICR2_EXTI4_PJ 0x0009U CAN_F11R2_FB8 CAN_F11R2_FB8_Msk USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk CAN_F12R2_FB30_Pos (30U) RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk CAN_F3R1_FB21 CAN_F3R1_FB21_Msk FMC_BCR3_WAITCFG_Pos (11U) __GNU_VISIBLE 0 USB_OTG_GAHBCFG_DMAEN_Pos (5U) CAN_F10R2_FB22_Pos (22U) FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) GPIO_AFRH_AFSEL13_3 (0x8U << GPIO_AFRH_AFSEL13_Pos) USB_OTG_HCCHAR_DAD_2 (0x04U << USB_OTG_HCCHAR_DAD_Pos) APB2FZ ADC_CR1_SCAN ADC_CR1_SCAN_Msk DMA_FLAG_HTIF3_7 0x04000000U TIM_CR2_CCPC_Pos (0U) __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET QUADSPI_CCR_DHHC_Pos (30U) ADC_SQR3_SQ2_0 (0x01U << ADC_SQR3_SQ2_Pos) RCC_APB2LPENR_TIM9LPEN_Pos (16U) GPIO_PUPDR_PUPDR14_0 GPIO_PUPDR_PUPD14_0 DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos) FMC_SDCR1_MWID_1 (0x2U << FMC_SDCR1_MWID_Pos) __HAL_RCC_I2C2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C2RST)) USART_GTPR_PSC USART_GTPR_PSC_Msk RCC_AHB1RSTR_GPIODRST_Pos (3U) __SMBF 0x0080 ADC_SMPR1_SMP10_2 (0x4U << ADC_SMPR1_SMP10_Pos) CAN_F7R1_FB8_Msk (0x1U << CAN_F7R1_FB8_Pos) SYSCFG_EXTICR4_EXTI13_PD 0x0030U ADC_CSR_STRT1_Pos (4U) CAN_F1R1_FB29_Pos (29U) USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFU << USB_OTG_HAINTMSK_HAINTM_Pos) GPIO_ODR_OD10_Msk (0x1U << GPIO_ODR_OD10_Pos) RCC_APB1RSTR_TIM14RST_Msk (0x1U << RCC_APB1RSTR_TIM14RST_Pos) _VA_LIST_DEFINED  _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL 1 RCC_CR_HSICAL_Pos (8U) GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPD0 FMC_BCR3_MTYP_1 (0x2U << FMC_BCR3_MTYP_Pos) __size_t  SYSCFG_EXTICR3_EXTI10_PF 0x0500U __GNUCLIKE_CTOR_SECTION_HANDLING 1 CAN_F4R2_FB11_Msk (0x1U << CAN_F4R2_FB11_Pos) __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE RTC_DR_DT_Msk (0x3U << RTC_DR_DT_Pos) USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U) TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk CAN_F12R1_FB11 CAN_F12R1_FB11_Msk SCB_CPUID_REVISION_Pos 0U RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET RCC_CR_HSIRDY_Pos (1U) USB_OTG_PCGCR_GATEHCLK_Pos (1U) CAN_MSR_SLAK_Pos (1U) CAN_FM1R_FBM6_Pos (6U) CAN_F0R2_FB21_Pos (21U) __HAL_RCC_TIM1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM1EN)) FMC_BCR3_CBURSTRW_Msk (0x1U << FMC_BCR3_CBURSTRW_Pos) __STM32F4xx_CMSIS_VERSION ((__STM32F4xx_CMSIS_VERSION_MAIN << 24) |(__STM32F4xx_CMSIS_VERSION_SUB1 << 16) |(__STM32F4xx_CMSIS_VERSION_SUB2 << 8 ) |(__STM32F4xx_CMSIS_VERSION)) SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE UINT64_C(x) __UINT64_C(x) CR_PSIZE_MASK 0xFFFFFCFFU RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk CAN_F1R1_FB4_Pos (4U) __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_BKPSRAMLPEN)) HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode SysTick_VAL_CURRENT_Pos 0U FMC_BCR2_CBURSTRW_Pos (19U) _PTR void * CAN_F7R2_FB20 CAN_F7R2_FB20_Msk CAN_F8R1_FB1_Msk (0x1U << CAN_F8R1_FB1_Pos) TIM_OR_TI1_RMP_Msk (0x3U << TIM_OR_TI1_RMP_Pos) __HAL_RCC_GPIOA_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOARST)) FMC_BTR3_DATAST_0 (0x01U << FMC_BTR3_DATAST_Pos) TIM_CCMR1_CC2S_1 (0x2U << TIM_CCMR1_CC2S_Pos) EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk GPIO_MODER_MODER8_Pos (16U) ADC_CSR_STRT2_Pos (12U) CAN_F12R1_FB10 CAN_F12R1_FB10_Msk SDIO_RESP3 0x00000008U USB_OTG_PKTSTS_0 (0x1U << USB_OTG_PKTSTS_Pos) FMC_BWTR1_ACCMOD_Msk (0x3U << FMC_BWTR1_ACCMOD_Pos) CAN_RI1R_IDE_Msk (0x1U << CAN_RI1R_IDE_Pos) CAN_BS1_10TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_0)) CAN_TDT1R_TGT_Pos (8U) EXTI_RTSR_TR1_Msk (0x1U << EXTI_RTSR_TR1_Pos) FLASH_CR_EOPIE_Msk (0x1U << FLASH_CR_EOPIE_Pos) CAN_F0R2_FB15_Pos (15U) CAN_F6R1_FB5_Msk (0x1U << CAN_F6R1_FB5_Pos) USART_SR_CTS USART_SR_CTS_Msk _BLKCNT_T_DECLARED  I2C_CCR_FS_Msk (0x1U << I2C_CCR_FS_Pos) GPIO_AFRH_AFRH1_1 GPIO_AFRH_AFSEL9_1 _IONBF 2 OB_WDG_HW OB_IWDG_HW __HAL_ADC_CR2_EOCSelection ADC_CR2_EOCSelection CAN_F8R1_FB17_Msk (0x1U << CAN_F8R1_FB17_Pos) CAN_F4R1_FB3_Pos (3U) USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) SDMMC_OCR_WRITE_PROT_VIOLATION 0x04000000U RTC_ALRMBR_DU_Pos (24U) FMC_BWTR1_ADDHLD_0 (0x1U << FMC_BWTR1_ADDHLD_Pos) GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk DMA_HISR_FEIF4_Pos (0U) SYSCFG_EXTICR1_EXTI3_PE 0x4000U RTC_CALR_CALM_2 (0x004U << RTC_CALR_CALM_Pos) USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk CAN_F4R2_FB25_Msk (0x1U << CAN_F4R2_FB25_Pos) __UART7_CLK_SLEEP_DISABLE __HAL_RCC_UART7_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_OTGHRST)) RCC_PLLI2SCFGR_PLLI2SM_0 (0x01U << RCC_PLLI2SCFGR_PLLI2SM_Pos) USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk CAN_IER_TMEIE CAN_IER_TMEIE_Msk GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk __have_longlong64 1 FMC_SR_IFEN FMC_SR_IFEN_Msk USB_OTG_GINTSTS_CIDSCHG_Pos (28U) CAN_TI1R_TXRQ_Msk (0x1U << CAN_TI1R_TXRQ_Pos) USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U) IS_FLASH_TYPEERASE(VALUE) (((VALUE) == FLASH_TYPEERASE_SECTORS) || ((VALUE) == FLASH_TYPEERASE_MASSERASE)) CAN_F12R1_FB8_Msk (0x1U << CAN_F12R1_FB8_Pos) ADC_EXTERNALTRIG_EDGE_RISING ADC_EXTERNALTRIGCONVEDGE_RISING ADC_SQR2_SQ8_2 (0x04U << ADC_SQR2_SQ8_Pos) SPI2 ((SPI_TypeDef *) SPI2_BASE) TIM_DMA_ID_UPDATE ((uint16_t)0x0000) CAN_F3R2_FB11 CAN_F3R2_FB11_Msk GPIO_MODER_MODE6_Msk (0x3U << GPIO_MODER_MODE6_Pos) USB_OTG_HCINTMSK_BBERRM_Pos (8U) RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk FMC_BTR1_ACCMOD_Msk (0x3U << FMC_BTR1_ACCMOD_Pos) CAN_FS1R_FSC23_Msk (0x1U << CAN_FS1R_FSC23_Pos) QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk RTC_TR_SU_3 (0x8U << RTC_TR_SU_Pos) __STM32F4xx_LL_SDMMC_H  TIM_SMCR_ETPS_Msk (0x3U << TIM_SMCR_ETPS_Pos) DMA_LISR_TEIF0_Pos (3U) __TIM13_IS_CLK_ENABLED __HAL_RCC_TIM13_IS_CLK_ENABLED CAN_F9R2_FB7 CAN_F9R2_FB7_Msk HAL_TIM_DMACaptureCplt TIM_DMACaptureCplt GPIO_BSRR_BR6_Msk (0x1U << GPIO_BSRR_BR6_Pos) CAN_F2R2_FB25_Pos (25U) SDMMC_OCR_CID_CSD_OVERWRITE 0x00010000U GPIO_MODER_MODE1_1 (0x2U << GPIO_MODER_MODE1_Pos) SYSCFG_EXTICR4_EXTI13_PA 0x0000U SPDIFRX_CR_SPDIFEN SPDIFRX_CR_SPDIFEN_Msk HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 I2C_FASTMODEPLUS_PA10 GPIO_IDR_IDR_1 GPIO_IDR_ID1 SDIO_MASK_RXFIFOEIE_Msk (0x1U << SDIO_MASK_RXFIFOEIE_Pos) CAN_F0R1_FB5 CAN_F0R1_FB5_Msk CAN_FA1R_FACT14_Pos (14U) CAN_F5R1_FB2_Msk (0x1U << CAN_F5R1_FB2_Pos) DMA_HIFCR_CHTIF6_Pos (20U) DMA_LISR_HTIF0_Pos (4U) CAN_F10R2_FB20_Msk (0x1U << CAN_F10R2_FB20_Pos) __HAL_RCC_SPI4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN); UNUSED(tmpreg); } while(0U) CAN_TDL0R_DATA2_Msk (0xFFU << CAN_TDL0R_DATA2_Pos) DMA_FLAG_TEIF0_4 0x00000008U CAN_F13R2_FB12_Msk (0x1U << CAN_F13R2_FB12_Pos) CAN_F7R1_FB14 CAN_F7R1_FB14_Msk FMC_BWTR2_ACCMOD_1 (0x2U << FMC_BWTR2_ACCMOD_Pos) SAI_xCR1_MCKDIV_1 (0x2U << SAI_xCR1_MCKDIV_Pos) PWR_CSR_SBF_Pos (1U) CAN_F1R1_FB19 CAN_F1R1_FB19_Msk GPIO_AF12_SDIO ((uint8_t)0x0C) __HAL_ADC_CFGR_REG_DISCCONTINUOUS ADC_CFGR_REG_DISCCONTINUOUS __STM32F4xx_HAL_GPIO_H  RCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk TIM_BDTR_DTG_6 (0x40U << TIM_BDTR_DTG_Pos) ADC_SMPR2_SMP7_2 (0x4U << ADC_SMPR2_SMP7_Pos) RTC_TAMPER1_2_3_INTERRUPT RTC_ALL_TAMPER_INTERRUPT HAL_UART_MODULE_ENABLED  CAN_F10R2_FB6_Pos (6U) RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk TIM_OCMODE_INACTIVE (TIM_CCMR1_OC1M_1) CAN_F2R2_FB19_Pos (19U) SDIO_MASK_RXDAVLIE_Pos (21U) SAI_xCR2_FFLUSH_Msk (0x1U << SAI_xCR2_FFLUSH_Pos) TIM6 ((TIM_TypeDef *) TIM6_BASE) CAN_F7R1_FB13_Pos (13U) CAN_FA1R_FACT15_Msk (0x1U << CAN_FA1R_FACT15_Pos) CAN_F5R1_FB20_Pos (20U) TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk DMA_FLAG_TEIF1_5 0x00000200U GPIO_BRR_BR10_Msk (0x1U << GPIO_BRR_BR10_Pos) FLASH_ERROR_OPERATION HAL_FLASH_ERROR_OPERATION FMC_SDCR1_CAS_Pos (7U) DMA_SxFCR_FS DMA_SxFCR_FS_Msk FLASH_OPTCR_DB1M_Msk (0x1U << FLASH_OPTCR_DB1M_Pos) USB_OTG_GOTGINT_HNGDET_Pos (17U) FLASH_OPTCR_RDP_5 (0x20U << FLASH_OPTCR_RDP_Pos) ADC_CCR_VBATE_Msk (0x1U << ADC_CCR_VBATE_Pos) CAN_F13R2_FB19 CAN_F13R2_FB19_Msk USB_OTG_GINTMSK_LPMINTM_Pos (27U) GPIO_AFRL_AFRL3_0 GPIO_AFRL_AFSEL3_0 GPIO_PUPDR_PUPD13_Msk (0x3U << GPIO_PUPDR_PUPD13_Pos) USB_HS_EXTI_LINE_WAKEUP USB_OTG_HS_WAKEUP_EXTI_LINE CAN_F7R1_FB20_Msk (0x1U << CAN_F7R1_FB20_Pos) RTC_ALRMBR_SU_2 (0x4U << RTC_ALRMBR_SU_Pos) CAN_F10R1_FB6_Msk (0x1U << CAN_F10R1_FB6_Pos) CAN_F6R2_FB19_Msk (0x1U << CAN_F6R2_FB19_Pos) FMC_PCR_PBKEN_Pos (2U) FMC_BWTR4_DATAST_3 (0x08U << FMC_BWTR4_DATAST_Pos) __HAL_RCC_I2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET) FLASH_OPTCR1_nWRP_1 (0x002U << FLASH_OPTCR1_nWRP_Pos) USB_OTG_HPTXSTS_PTXQTOP_7 (0x80U << USB_OTG_HPTXSTS_PTXQTOP_Pos) __lock_acquire_recursive(lock) __retarget_lock_acquire_recursive(lock) CAN_F9R2_FB9_Pos (9U) __HAL_ADC_IS_CONVERSION_ONGOING ADC_IS_CONVERSION_ONGOING GPIO_IDR_ID14_Msk (0x1U << GPIO_IDR_ID14_Pos) CEC_CR_CECEN CEC_CR_CECEN_Msk IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON)) QUADSPI_SR_FLEVEL_5 (0x20U << QUADSPI_SR_FLEVEL_Pos) EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk CAN_F4R2_FB29_Pos (29U) __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE __SIZEOF_WCHAR_T__ 4 IS_TIM_DEADTIME(DEADTIME) ((DEADTIME) <= 0xFFU) __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN)) USB_OTG_GOTGCTL_BSESVLD_Pos (19U) __SLBF 0x0001 CAN_F7R1_FB30_Pos (30U) __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE USART_SR_ORE_Msk (0x1U << USART_SR_ORE_Pos) FMC_BWTR3_DATAST_7 (0x80U << FMC_BWTR3_DATAST_Pos) SYSCFG_EXTICR3_EXTI9_PE 0x0040U QUADSPI_FCR_CTOF_Msk (0x1U << QUADSPI_FCR_CTOF_Pos) FMC_SDCR1_MWID_Msk (0x3U << FMC_SDCR1_MWID_Pos) TIM_SR_BIF_Pos (7U) USB_OTG_CID_PRODUCT_ID_Pos (0U) IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8)) SAI_xCR1_PRTCFG_0 (0x1U << SAI_xCR1_PRTCFG_Pos) SDIO_MASK_DTIMEOUTIE_Pos (3U) CAN_F6R1_FB7 CAN_F6R1_FB7_Msk RCC_CR_HSICAL_Msk (0xFFU << RCC_CR_HSICAL_Pos) FLASH_FLAG_PGSERR FLASH_SR_PGSERR _BSD_SIZE_T_  SYSCFG_EXTICR3_EXTI8_PE 0x0004U SAI_xCR1_PRTCFG_Msk (0x3U << SAI_xCR1_PRTCFG_Pos) GPIO_PIN_11 ((uint16_t)0x0800) TIM_DMABurstLength_10Transfers TIM_DMABURSTLENGTH_10TRANSFERS CAN_F7R2_FB2 CAN_F7R2_FB2_Msk IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6)) EXTI_IMR_MR17_Msk (0x1U << EXTI_IMR_MR17_Pos) USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk CAN_F2R2_FB24 CAN_F2R2_FB24_Msk __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE ADC_SQR3_SQ1_Msk (0x1FU << ADC_SQR3_SQ1_Pos) TIM_DMABase_EGR TIM_DMABASE_EGR __HAL_DBGMCU_UNFREEZE_TIM5() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM5_STOP)) TPI_FIFO1_ITM0_Pos 0U __HAL_RCC_UART4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN); UNUSED(tmpreg); } while(0U) ___int8_t_defined 1 CAN_F2R2_FB2_Msk (0x1U << CAN_F2R2_FB2_Pos) CAN_F9R1_FB17_Pos (17U) ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING DAC_SR_DMAUDR2_Msk (0x1U << DAC_SR_DMAUDR2_Pos) __HAL_RCC_GPIOF_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); UNUSED(tmpreg); } while(0U) __TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLED SDMMC_CMD_SDMMC_SEN_OP_COND ((uint8_t)5) ADC_SQR3_SQ2_Msk (0x1FU << ADC_SQR3_SQ2_Pos) RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE()) TIM_CCMR1_OC2PE_Msk (0x1U << TIM_CCMR1_OC2PE_Pos) __HAL_RCC_FMC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); UNUSED(tmpreg); } while(0U) /media/filippo/DATA/Programmazione/STM/TEST/Debug CAN_FA1R_FACT24 CAN_FA1R_FACT24_Msk RCC_APB1ENR_WWDGEN_Msk (0x1U << RCC_APB1ENR_WWDGEN_Pos) ADC_RESOLUTION12b ADC_RESOLUTION_12B SAI_xCR1_DS_1 (0x2U << SAI_xCR1_DS_Pos) TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk RTC_CALR_CALM_8 (0x100U << RTC_CALR_CALM_Pos) EXTI_RTSR_TR1_Pos (1U) CAN_F2R2_FB23_Msk (0x1U << CAN_F2R2_FB23_Pos) SDIO_STA_CCRCFAIL_Msk (0x1U << SDIO_STA_CCRCFAIL_Pos) CAN_F5R1_FB9 CAN_F5R1_FB9_Msk __FLT32_HAS_INFINITY__ 1 CAN_F2R2_FB3_Pos (3U) DMA_SxNDT_1 (0x0002U << DMA_SxNDT_Pos) FMPI2C_ICR_PECCF_Pos (11U) INT64_MIN (-__INT64_MAX__ - 1) CAN_F4R2_FB9 CAN_F4R2_FB9_Msk __DMA2D_CLK_DISABLE __HAL_RCC_DMA2D_CLK_DISABLE CAN_F12R1_FB10_Pos (10U) USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1U << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) FLASH_ERROR_PG HAL_FLASH_ERROR_PROG USART_CR1_UE USART_CR1_UE_Msk DCMI_CR_BSM_0 0x00010000U __null_sentinel __attribute__((__sentinel__)) GPIO_MODER_MODE8_Msk (0x3U << GPIO_MODER_MODE8_Pos) __HAL_RCC_GET_I2S_APB2_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_I2S2SRC)) FMC_BCR2_MTYP FMC_BCR2_MTYP_Msk __HAL_RCC_RTC_DISABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE) CAN_F11R1_FB7 CAN_F11R1_FB7_Msk FMPI2C_CR2_ADD10_Msk (0x1U << FMPI2C_CR2_ADD10_Pos) GPIO_AFRH_AFRH1_0 GPIO_AFRH_AFSEL9_0 CAN_F7R2_FB4_Msk (0x1U << CAN_F7R2_FB4_Pos) FMC_SDCR2_MWID_Pos (4U) I2C_FLTR_DNF_Pos (0U) FMPI2C_OAR1_OA1MODE_Msk (0x1U << FMPI2C_OAR1_OA1MODE_Pos) _REENT_SMALL_CHECK_INIT(ptr)  MPU_INSTRUCTION_ACCESS_DISABLE ((uint8_t)0x01) __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE CAN_F8R1_FB0 CAN_F8R1_FB0_Msk SCB_CCR_STKALIGN_Pos 9U CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk CAN_F7R2_FB21_Msk (0x1U << CAN_F7R2_FB21_Pos) CAN_F7R2_FB0 CAN_F7R2_FB0_Msk CEC_CFGR_SFTOPT_Pos (8U) DAC_CR_WAVE1_0 (0x1U << DAC_CR_WAVE1_Pos) RCC_APB1LPENR_TIM7LPEN_Msk (0x1U << RCC_APB1LPENR_TIM7LPEN_Pos) GPIO_AFRL_AFSEL1_Msk (0xFU << GPIO_AFRL_AFSEL1_Pos) SDIO_DATABLOCK_SIZE_4096B (SDIO_DCTRL_DBLOCKSIZE_2|SDIO_DCTRL_DBLOCKSIZE_3) __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__)) TPI_FIFO1_ITM1_Pos 8U IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8)) SDIO_STA_TXFIFOF_Pos (16U) RCC_PLLSOURCE_HSE RCC_PLLCFGR_PLLSRC_HSE _UINT32_T_DECLARED  RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk RCC_APB1RSTR_I2C3RST_Pos (23U) RTC_CR_ADD1H RTC_CR_ADD1H_Msk CAN_F6R1_FB29_Msk (0x1U << CAN_F6R1_FB29_Pos) FMPI2C_CR1_PECEN FMPI2C_CR1_PECEN_Msk CEC_ISR_SBPE_Msk (0x1U << CEC_ISR_SBPE_Pos) USB_OTG_HCCHAR_MC_1 (0x2U << USB_OTG_HCCHAR_MC_Pos) SAI_xCR2_FTH_Pos (0U) ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk __I2C1_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLED __FLT_MAX__ 3.4028234663852886e+38F USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk LPTIM_TRIGSAMPLETIME_8TRANSISTIONS LPTIM_TRIGSAMPLETIME_8TRANSITIONS __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__) ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD) __TIM19_CLK_ENABLE __HAL_RCC_TIM19_CLK_ENABLE EXTI_PR_PR9_Pos (9U) TIM_RESET_CAPTUREPOLARITY(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) : ((__HANDLE__)->Instance->CCER &= (uint16_t)~TIM_CCER_CC4P)) __HAL_RCC_GPIOH_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) == RESET) DMA_HISR_TEIF6_Msk (0x1U << DMA_HISR_TEIF6_Pos) __HAL_RCC_RNG_IS_CLK_ENABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET) EXTI_IMR_MR13_Pos (13U) SDIO_STA_SDIOIT SDIO_STA_SDIOIT_Msk __HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk CAN_F6R2_FB2 CAN_F6R2_FB2_Msk __returns_twice __attribute__((__returns_twice__)) FMC_BCR2_MWID_Msk (0x3U << FMC_BCR2_MWID_Pos) FLASH_CR_PSIZE_0 (0x1U << FLASH_CR_PSIZE_Pos) ADC_SQR3_SQ5_Pos (20U) I2C_CR2_FREQ_3 (0x08U << I2C_CR2_FREQ_Pos) __FLT_MANT_DIG__ 24 DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk SDIO_CMD_CPSMEN_Pos (10U) DMA_HISR_TCIF5_Msk (0x1U << DMA_HISR_TCIF5_Pos) CAN_F8R2_FB20_Pos (20U) USB_OTG_DOEPINT_XFRC_Msk (0x1U << USB_OTG_DOEPINT_XFRC_Pos) _BSD_PTRDIFF_T_  CAN_F9R2_FB7_Pos (7U) MPU_REGION_SIZE_128MB ((uint8_t)0x1A) CAN_F9R2_FB0_Pos (0U) __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE __SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLED CAN_F0R1_FB10_Pos (10U) ADC_SMPR1_SMP14_2 (0x4U << ADC_SMPR1_SMP14_Pos) CAN_F10R1_FB7_Pos (7U) CAN_F0R1_FB11_Msk (0x1U << CAN_F0R1_FB11_Pos) __DEC64_MAX__ 9.999999999999999E384DD CoreDebug_DEMCR_VC_NOCPERR_Pos 5U GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk RTC_ALRMAR_MNT_1 (0x2U << RTC_ALRMAR_MNT_Pos) CAN_F10R2_FB9 CAN_F10R2_FB9_Msk SDIO_IT_CMDACT SDIO_STA_CMDACT GPIO_AFRL_AFRL0_2 GPIO_AFRL_AFSEL0_2 ADC_SR_EOC ADC_SR_EOC_Msk RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE IS_GPIO_AF(AF) (((AF) == GPIO_AF0_RTC_50Hz) || ((AF) == GPIO_AF9_TIM14) || ((AF) == GPIO_AF0_MCO) || ((AF) == GPIO_AF0_TAMPER) || ((AF) == GPIO_AF0_SWJ) || ((AF) == GPIO_AF0_TRACE) || ((AF) == GPIO_AF1_TIM1) || ((AF) == GPIO_AF1_TIM2) || ((AF) == GPIO_AF2_TIM3) || ((AF) == GPIO_AF2_TIM4) || ((AF) == GPIO_AF2_TIM5) || ((AF) == GPIO_AF3_TIM8) || ((AF) == GPIO_AF4_I2C1) || ((AF) == GPIO_AF4_I2C2) || ((AF) == GPIO_AF4_I2C3) || ((AF) == GPIO_AF5_SPI1) || ((AF) == GPIO_AF5_SPI2) || ((AF) == GPIO_AF9_TIM13) || ((AF) == GPIO_AF6_SPI3) || ((AF) == GPIO_AF9_TIM12) || ((AF) == GPIO_AF7_USART1) || ((AF) == GPIO_AF7_USART2) || ((AF) == GPIO_AF7_USART3) || ((AF) == GPIO_AF8_UART4) || ((AF) == GPIO_AF8_UART5) || ((AF) == GPIO_AF8_USART6) || ((AF) == GPIO_AF9_CAN1) || ((AF) == GPIO_AF9_CAN2) || ((AF) == GPIO_AF10_OTG_FS) || ((AF) == GPIO_AF10_OTG_HS) || ((AF) == GPIO_AF11_ETH) || ((AF) == GPIO_AF12_OTG_HS_FS) || ((AF) == GPIO_AF12_SDIO) || ((AF) == GPIO_AF13_DCMI) || ((AF) == GPIO_AF15_EVENTOUT) || ((AF) == GPIO_AF5_SPI4) || ((AF) == GPIO_AF12_FMC) || ((AF) == GPIO_AF6_SAI1) || ((AF) == GPIO_AF3_CEC) || ((AF) == GPIO_AF4_CEC) || ((AF) == GPIO_AF5_SPI3) || ((AF) == GPIO_AF6_SPI2) || ((AF) == GPIO_AF6_SPI4) || ((AF) == GPIO_AF7_UART5) || ((AF) == GPIO_AF7_SPI2) || ((AF) == GPIO_AF7_SPI3) || ((AF) == GPIO_AF7_SPDIFRX) || ((AF) == GPIO_AF8_SPDIFRX) || ((AF) == GPIO_AF8_SAI2) || ((AF) == GPIO_AF9_QSPI) || ((AF) == GPIO_AF10_SAI2) || ((AF) == GPIO_AF10_QSPI)) DAC_CR_MAMP1_Msk (0xFU << DAC_CR_MAMP1_Pos) __PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLED PWR_PVDLEVEL_1 PWR_CR_PLS_LEV1 RCC_PLLMUL_32 RCC_PLL_MUL32 CAN_F12R2_FB23_Msk (0x1U << CAN_F12R2_FB23_Pos) TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERS DMA_HISR_DMEIF6_Msk (0x1U << DMA_HISR_DMEIF6_Pos) __HAL_RCC_ADC1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN)) MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_AVALOVAL_Pos) CAN_FM1R_FBM22 CAN_FM1R_FBM22_Msk FMC_SDTR1_TRC_Pos (12U) UART_FLAG_IDLE ((uint32_t)USART_SR_IDLE) CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREA CAN_RDH1R_DATA4_Pos (0U) CAN_F10R1_FB26 CAN_F10R1_FB26_Msk SAI_xCR2_FFLUSH_Pos (3U) CAN_IT_RX_FIFO1_FULL ((uint32_t)CAN_IER_FFIE1) FMC_BCR2_ASYNCWAIT FMC_BCR2_ASYNCWAIT_Msk __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN)) DAC_CR_WAVE1_1 (0x2U << DAC_CR_WAVE1_Pos) CAN_F3R2_FB13_Msk (0x1U << CAN_F3R2_FB13_Pos) FMC_BTR4_DATLAT_3 (0x8U << FMC_BTR4_DATLAT_Pos) ADC_CR2_EOCS ADC_CR2_EOCS_Msk RCC_CIR_HSIRDYF_Pos (2U) IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) || ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) || ((PCLK) == RCC_HCLK_DIV16)) QUADSPI_CR_PRESCALER_3 (0x08U << QUADSPI_CR_PRESCALER_Pos) __HAL_RCC_GPIOE_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST)) __HAL_DBGMCU_UNFREEZE_RTC() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_RTC_STOP)) EXTI_RTSR_TR15_Pos (15U) FMPI2C_OAR2_OA2MSK_Pos (8U) CAN_F13R1_FB6_Pos (6U) CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk DWT_CTRL_EXCEVTENA_Pos 18U USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk SPI_CR1_BIDIMODE_Pos (15U) DCMI_DR_BYTE3_Pos (24U) HAL_LTDC_Relaod HAL_LTDC_Reload CAN_F12R1_FB10_Msk (0x1U << CAN_F12R1_FB10_Pos) __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL ADC_SQR1_SQ16_Pos (15U) CAN_F2R1_FB20_Pos (20U) SAI_xFRCR_FSALL_5 (0x20U << SAI_xFRCR_FSALL_Pos) SDMMC_CMD_SD_APP_SET_CER_RN1 ((uint8_t)45) PHY_BCR ((uint16_t)0x0000U) CAN_F1R1_FB26 CAN_F1R1_FB26_Msk CAN_IT_RQCP0 CAN_IT_TME __FLT64_HAS_INFINITY__ 1 DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk __HAL_RCC_SPI3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN); UNUSED(tmpreg); } while(0U) __ELF__ 1 RCC_APB1ENR_DACEN_Msk (0x1U << RCC_APB1ENR_DACEN_Pos) RCC_AHB1ENR_GPIOGEN_Msk (0x1U << RCC_AHB1ENR_GPIOGEN_Pos) CAN_MODE_NORMAL (0x00000000U) ADC_SMPR2_SMP7_Msk (0x7U << ADC_SMPR2_SMP7_Pos) CAN_F0R2_FB1_Pos (1U) SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) __HAL_FLASH_DISABLE_IT(__INTERRUPT__) (FLASH->CR &= ~(uint32_t)(__INTERRUPT__)) DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk CAN_F8R2_FB11_Msk (0x1U << CAN_F8R2_FB11_Pos) USB_OTG_PCGCR_PHYSUSP_Msk (0x1U << USB_OTG_PCGCR_PHYSUSP_Pos) PWR_PVDLEVEL_7 PWR_CR_PLS_LEV7 FMPI2C_TIMINGR_SCLL_Pos (0U) GPIO_PIN_4 ((uint16_t)0x0010) USART_GTPR_GT USART_GTPR_GT_Msk EXTI_IMR_MR5_Pos (5U) __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE TPI_DEVID_NrTraceInput_Msk (0x1FUL ) CAN_F1R2_FB6 CAN_F1R2_FB6_Msk __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1 SPDIFRX_CR_CBDMAEN SPDIFRX_CR_CBDMAEN_Msk __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOALPEN)) CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) MPU_REGION_SIZE_256B ((uint8_t)0x07) CAN_F0R2_FB18_Msk (0x1U << CAN_F0R2_FB18_Pos) SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) FMPI2C_TIMEOUTR_TEXTEN FMPI2C_TIMEOUTR_TEXTEN_Msk _LITTLE_ENDIAN 1234 CAN_F2R1_FB14_Pos (14U) __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN)) CAN_FM1R_FBM20_Pos (20U) GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk RCC_SSCGR_SSCGEN_Pos (31U) RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE CAN_F1R2_FB29_Pos (29U) CAN_F3R1_FB2 CAN_F3R1_FB2_Msk CEC_CFGR_RXTOL_Pos (3U) CAN_F12R1_FB15 CAN_F12R1_FB15_Msk CAN_F13R1_FB4_Msk (0x1U << CAN_F13R1_FB4_Pos) __HAL_FLASH_INSTRUCTION_CACHE_ENABLE() (FLASH->ACR |= FLASH_ACR_ICEN) CEC_CFGR_RXTOL_Msk (0x1U << CEC_CFGR_RXTOL_Pos) MPU_REGION_SIZE_64KB ((uint8_t)0x0F) RCC_AHB1ENR_GPIOCEN_Msk (0x1U << RCC_AHB1ENR_GPIOCEN_Pos) CAN_F4R1_FB30_Pos (30U) SDIO_CLKCR_CLKEN_Pos (8U) RCC_APB2ENR_USART6EN_Pos (5U) __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE ADC_SMPR1_SMP18_Pos (24U) __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET) USB_OTG_HPRT_PSPD_Msk (0x3U << USB_OTG_HPRT_PSPD_Pos) HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finish ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk TIM_SR_CC2OF_Pos (10U) CAN_F3R1_FB12 CAN_F3R1_FB12_Msk CAN_F7R2_FB24_Msk (0x1U << CAN_F7R2_FB24_Pos) __ARM_SIZEOF_MINIMAL_ENUM 1 SCB_HFSR_VECTTBL_Pos 1U DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL ) GPIO_LCKR_LCK1_Msk (0x1U << GPIO_LCKR_LCK1_Pos) CAN_F5R2_FB16_Msk (0x1U << CAN_F5R2_FB16_Pos) USB_OTG_HCCHAR_EPTYP_Msk (0x3U << USB_OTG_HCCHAR_EPTYP_Pos) GPIO_AFRL_AFSEL3_Msk (0xFU << GPIO_AFRL_AFSEL3_Pos) CAN_F2R1_FB4_Pos (4U) FMC_PATT_ATTWAIT2_5 (0x20U << FMC_PATT_ATTWAIT2_Pos) _SYS__TYPES_H  FLASH_SR_PGSERR_Pos (7U) PWR_CR_DBP_Pos (8U) TPI_SPPR_TXMODE_Msk (0x3UL ) CAN_TI1R_RTR_Msk (0x1U << CAN_TI1R_RTR_Pos) __HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT CAN_FFA1R_FFA22_Pos (22U) TIM_BDTR_DTG_Pos (0U) CAN_FFA1R_FFA18_Msk (0x1U << CAN_FFA1R_FFA18_Pos) AES_FLAG_RDERR CRYP_FLAG_RDERR CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk I2C_CR1_ENGC_Pos (6U) CAN_F8R2_FB21 CAN_F8R2_FB21_Msk __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE CAN_F4R1_FB24_Pos (24U) CAN_FM1R_FBM21_Msk (0x1U << CAN_FM1R_FBM21_Pos) __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET __UTA_FBIT__ 64 GPIO_MODER_MODER8_1 (0x2U << GPIO_MODER_MODER8_Pos) CAN_F1R2_FB4 CAN_F1R2_FB4_Msk RTC_TR_HT_Msk (0x3U << RTC_TR_HT_Pos) CAN_F11R1_FB25_Msk (0x1U << CAN_F11R1_FB25_Pos) __BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLE SPI_CR2_ERRIE_Msk (0x1U << SPI_CR2_ERRIE_Pos) HAL_NVIC_SetPriorityGrouping I2C_SR2_BUSY I2C_SR2_BUSY_Msk EXTI_IMR_IM10 EXTI_IMR_MR10 CAN_FFA1R_FFA0_Msk (0x1U << CAN_FFA1R_FFA0_Pos) CAN_F2R1_FB31_Msk (0x1U << CAN_F2R1_FB31_Pos) IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW)) __PKHBT(ARG1,ARG2,ARG3) ({ uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); __RES; }) RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk CAN_BTR_SJW_1 (0x2U << CAN_BTR_SJW_Pos) USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U) CAN_F11R1_FB10 CAN_F11R1_FB10_Msk FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZE SAI_xCR1_SYNCEN_Pos (10U) __HAL_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR |= (__INTERRUPT__))) DMA_HIFCR_CTCIF4_Pos (5U) ADC_JOFR4_JOFFSET4_Msk (0xFFFU << ADC_JOFR4_JOFFSET4_Pos) TIM_DMABURSTLENGTH_16TRANSFERS 0x00000F00U ADC_CCR_MULTI_1 (0x02U << ADC_CCR_MULTI_Pos) TIM_DMA_COM (TIM_DIER_COMDE) __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE CAN_TDT0R_TGT_Msk (0x1U << CAN_TDT0R_TGT_Pos) __COPYRIGHT(s) struct __hack TIM_DIER_COMIE_Pos (5U) USB_OTG_HCCHAR_MPSIZ_Pos (0U) CAN_F10R2_FB6_Msk (0x1U << CAN_F10R2_FB6_Pos) SDIO_ICR_CTIMEOUTC_Msk (0x1U << SDIO_ICR_CTIMEOUTC_Pos) __DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8 USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLE __TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLED FMC_BCR1_WREN_Msk (0x1U << FMC_BCR1_WREN_Pos) CAN_F1R1_FB6 CAN_F1R1_FB6_Msk GPIO_IDR_IDR_12 GPIO_IDR_ID12 GPIO_IDR_ID9_Pos (9U) RCC_CFGR_HPRE_2 (0x4U << RCC_CFGR_HPRE_Pos) RCC_APB2ENR_USART6EN_Msk (0x1U << RCC_APB2ENR_USART6EN_Pos) CAN_F0R2_FB6 CAN_F0R2_FB6_Msk EXTI_IMR_IM14 EXTI_IMR_MR14 TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk CAN_F6R2_FB5_Msk (0x1U << CAN_F6R2_FB5_Pos) RCC_CKGATENR_RCC_CKEN RCC_CKGATENR_RCC_CKEN_Msk OPTIONBYTE_USER 0x00000004U GPIO_AFRH_AFSEL9_0 (0x1U << GPIO_AFRH_AFSEL9_Pos) RCC_PLLI2SCFGR_PLLI2SN_Pos (6U) DAC_DHR12R2_DACC2DHR_Msk (0xFFFU << DAC_DHR12R2_DACC2DHR_Pos) SYSCFG_EXTICR2_EXTI4_PF 0x0005U USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) SPI_CR2_SSOE_Pos (2U) RTC_PRER_PREDIV_S_Msk (0x7FFFU << RTC_PRER_PREDIV_S_Pos) RTC_DR_WDU_0 (0x1U << RTC_DR_WDU_Pos) RTC_TSDR_WDU_Msk (0x7U << RTC_TSDR_WDU_Pos) TIM_TRGO_RESET 0x00000000U TIM_IT_TRIGGER (TIM_DIER_TIE) __HAL_RCC_USART6_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART6EN)) RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk USB_OTG_DCFG_NZLSOHSK_Pos (2U) CAN_F11R1_FB30_Msk (0x1U << CAN_F11R1_FB30_Pos) __HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALER CAN_TSR_ALST0 CAN_TSR_ALST0_Msk APSR_Q_Msk (1UL << APSR_Q_Pos) NVIC ((NVIC_Type *) NVIC_BASE ) USB_OTG_DOEPCTL_SODDFRM_Pos (29U) GPIO_AFRL_AFSEL1_1 (0x2U << GPIO_AFRL_AFSEL1_Pos) CAN_F8R1_FB4_Pos (4U) CEC_ISR_BRE_Pos (3U) HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6 SDMMC1_IRQHandler SDIO_IRQHandler _MODE_T_DECLARED  SDIO_FLAG_TXFIFOE SDIO_STA_TXFIFOE __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIR & (__INTERRUPT__)) == (__INTERRUPT__)) GPIO_BRR_BR7_Pos (7U) CEC_ISR_RXBR_Pos (0U) CEC_IER_ARBLSTIE_Pos (7U) __DEQUALIFY(type,var) ((type)(__uintptr_t)(const volatile void *)(var)) TIM_DMABase_CCR4 TIM_DMABASE_CCR4 __SSAT16(ARG1,ARG2) ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) RCC_APB1RSTR_SPDIFRXRST_Pos (16U) EXTI_PR_PR9 EXTI_PR_PR9_Msk IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) FMC_BCR2_MWID FMC_BCR2_MWID_Msk __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET CAN_F11R2_FB6_Pos (6U) USB_OTG_HOST_PORT_BASE 0x440U RCC_PLLCFGR_PLLSRC_HSI 0x00000000U CAN_FLAG_ALST2 (0x00000512U) RCC_CLOCKTYPE_PCLK2 0x00000008U GPIO_AFRL_AFSEL1_Pos (4U) SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULL __UINT_LEAST32_MAX__ 0xffffffffUL TIM_DMABURSTLENGTH_6TRANSFERS 0x00000500U GPIO_AFRH_AFSEL13_0 (0x1U << GPIO_AFRH_AFSEL13_Pos) CAN_F8R1_FB20 CAN_F8R1_FB20_Msk FMC_BWTR3_DATAST_6 (0x40U << FMC_BWTR3_DATAST_Pos) DAC_DHR8R2_DACC2DHR_Msk (0xFFU << DAC_DHR8R2_DACC2DHR_Pos) CAN_F2R1_FB25 CAN_F2R1_FB25_Msk CAN_F5R2_FB20_Pos (20U) PWR_CR_MRUDS PWR_CR_MRLVDS DWT_LSUCNT_LSUCNT_Pos 0U RTC_TSTR_SU RTC_TSTR_SU_Msk IS_ALARM_MASK IS_RTC_ALARM_MASK CAN_F5R2_FB2_Msk (0x1U << CAN_F5R2_FB2_Pos) RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk __STM32F4xx_HAL_TIM_EX_H  __HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE WWDG_CR_T_Pos (0U) CAN_F0R2_FB21 CAN_F0R2_FB21_Msk RCC_PLLSAICFGR_PLLSAIM_3 (0x08U << RCC_PLLSAICFGR_PLLSAIM_Pos) DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFU << USB_OTG_GLPMCFG_BESLTHRS_Pos) CAN_FS1R_FSC4_Msk (0x1U << CAN_FS1R_FSC4_Pos) __HAL_RCC_UART5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN)) FLASH_OPTCR1_nWRP_11 (0x800U << FLASH_OPTCR1_nWRP_Pos) CAN_F1R2_FB8_Msk (0x1U << CAN_F1R2_FB8_Pos) USB_OTG_NPTXFD_Pos (16U) SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) RCC_APB2RSTR_TIM1RST_Pos (0U) TIM_OR_TI4_RMP_Msk (0x3U << TIM_OR_TI4_RMP_Pos) __HAL_RCC_SDMMC1_IS_CLK_DISABLED __HAL_RCC_SDIO_IS_CLK_DISABLED CEC_CR_TXSOM CEC_CR_TXSOM_Msk __HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE RCC_CKGATENR_SPARE_CKEN_Msk (0x1U << RCC_CKGATENR_SPARE_CKEN_Pos) ADC_CR1_DISCEN_Msk (0x1U << ADC_CR1_DISCEN_Pos) CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk __HAL_UNLOCK(__HANDLE__) do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0U) PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISING RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk __HAL_RCC_CRC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); UNUSED(tmpreg); } while(0U) CAN_SJW_4TQ ((uint32_t)CAN_BTR_SJW) ETH_TX_BUF_SIZE ETH_MAX_PACKET_SIZE CEC_IER_SBPEIE_Msk (0x1U << CEC_IER_SBPEIE_Pos) CAN_F6R2_FB2_Pos (2U) RCC_PLLI2SCFGR_PLLI2SM_2 (0x04U << RCC_PLLI2SCFGR_PLLI2SM_Pos) CAN_F5R2_FB14_Pos (14U) CAN_F3R1_FB21_Msk (0x1U << CAN_F3R1_FB21_Pos) CAN_FFA1R_FFA5_Msk (0x1U << CAN_FFA1R_FFA5_Pos) IS_SDIO_RESPONSE(RESPONSE) (((RESPONSE) == SDIO_RESPONSE_NO) || ((RESPONSE) == SDIO_RESPONSE_SHORT) || ((RESPONSE) == SDIO_RESPONSE_LONG)) _HAVE_STDC  RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSI _POINTER_INT long __GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLED __SIG_ATOMIC_MAX__ 0x7fffffff I2C_CR2_ITERREN I2C_CR2_ITERREN_Msk I2C_SR2_TRA_Msk (0x1U << I2C_SR2_TRA_Pos) __int_fast16_t_defined 1 FMC_BCR3_EXTMOD_Pos (14U) FMC_BTR3_ADDHLD FMC_BTR3_ADDHLD_Msk FMC_BCR2_EXTMOD FMC_BCR2_EXTMOD_Msk FMC_BTR1_DATAST_1 (0x02U << FMC_BTR1_DATAST_Pos) CEC_CFGR_BREGEN_Pos (5U) FMPI2C_ICR_NACKCF FMPI2C_ICR_NACKCF_Msk DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk DAC_DOR1_DACC1DOR_Msk (0xFFFU << DAC_DOR1_DACC1DOR_Pos) SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk CAN_F4R1_FB11 CAN_F4R1_FB11_Msk SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLE CAN_F11R1_FB31_Pos (31U) RTC_CR_ALRBIE_Msk (0x1U << RTC_CR_ALRBIE_Pos) CAN_FFA1R_FFA15_Pos (15U) USB_OTG_DOEPCTL_EPTYP_Msk (0x3U << USB_OTG_DOEPCTL_EPTYP_Pos) ITM_TCR_ITMENA_Msk (1UL ) I2C_CR2_ITEVTEN_Pos (9U) __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL USB_OTG_GOTGCTL_SRQ_Msk (0x1U << USB_OTG_GOTGCTL_SRQ_Pos) PWR_REGULATOR_VOLTAGE_SCALE3 PWR_CR_VOS_0 DAC_CR_BOFF2 DAC_CR_BOFF2_Msk ADC_SR_AWD_Pos (0U) __HAL_RCC_I2C3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN); UNUSED(tmpreg); } while(0U) SCB_CPUID_REVISION_Msk (0xFUL ) USART_CR1_M_Pos (12U) SPDIFRX_IMR_IFEIE_Pos (6U) RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk RCC_CFGR_MCO1PRE_1 (0x2U << RCC_CFGR_MCO1PRE_Pos) __HAL_RCC_QSPI_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_QSPILPEN)) CAN_F10R1_FB8 CAN_F10R1_FB8_Msk _REENT_RAND_NEXT(ptr) ((ptr)->_new._reent._rand_next) CAN_F2R2_FB4 CAN_F2R2_FB4_Msk CAN_F0R2_FB5_Msk (0x1U << CAN_F0R2_FB5_Pos) _UINT64_T_DECLARED  ADC_JSQR_JL_0 (0x1U << ADC_JSQR_JL_Pos) GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk __LARGEFILE_VISIBLE 0 __UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE RCC_APB1LPENR_TIM13LPEN_Msk (0x1U << RCC_APB1LPENR_TIM13LPEN_Pos) GPIO_AFRH_AFRH3_2 GPIO_AFRH_AFSEL11_2 CAN_F7R2_FB24_Pos (24U) RCC_CFGR_SWS_HSI 0x00000000U SPI_I2SCFGR_I2SMOD_Pos (11U) __STM32F4xx_HAL_DMA_H  __HAL_RCC_PLL_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE) HAL_ResumeTick CEC_IER_LBPEIE CEC_IER_LBPEIE_Msk CAN_F13R1_FB18_Pos (18U) ADC_SR_JEOC_Pos (2U) SPI_CR1_CRCNEXT_Pos (12U) GPIO_OSPEEDR_OSPEED7_0 (0x1U << GPIO_OSPEEDR_OSPEED7_Pos) CAN_RTR_REMOTE (0x00000002U) SDMMC_CMD_READ_MULT_BLOCK ((uint8_t)18) INT32_C(x) __INT32_C(x) CAN_F3R2_FB30 CAN_F3R2_FB30_Msk RCC_PLLI2SCFGR_PLLI2SP_Msk (0x3U << RCC_PLLI2SCFGR_PLLI2SP_Pos) TIM_CCMR1_IC1F_Pos (4U) SPI_CR2_FRF_Pos (4U) USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) QUADSPI_CR_SMIE_Msk (0x1U << QUADSPI_CR_SMIE_Pos) GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPD1 CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk I2C_SR1_ADD10 I2C_SR1_ADD10_Msk SDMMC_ERROR_LOCK_UNLOCK_FAILED 0x00000800U TIM_CCER_CC1NP_Pos (3U) QUADSPI_CR_PMM_Msk (0x1U << QUADSPI_CR_PMM_Pos) SDIO_MASK_CMDSENTIE_Pos (7U) TIM_OCPOLARITY_LOW (TIM_CCER_CC1P) ETH_MAC_RXFIFO_EMPTY 0x00000000U IS_SPDIFRX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPDIFRX) CAN_F3R2_FB28_Msk (0x1U << CAN_F3R2_FB28_Pos) CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk EXTI_EMR_EM4 EXTI_EMR_MR4 GPIO_OTYPER_OT1_Pos (1U) _SYS__TIMEVAL_H_  FLASH_LATENCY_6 FLASH_ACR_LATENCY_6WS __DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16 CoreDebug_DHCSR_C_DEBUGEN_Pos 0U USB_OTG_GAHBCFG_TXFELVL_Msk (0x1U << USB_OTG_GAHBCFG_TXFELVL_Pos) __HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNEL __HAL_DBGMCU_FREEZE_CAN2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN2_STOP)) __HAL_RCC_AHB1_RELEASE_RESET() (RCC->AHB1RSTR = 0x00U) RCC_RTCCLKSOURCE_HSE_DIV2 0x00020300U RTC_TSTR_ST_Pos (4U) __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET SAI_xCR1_DS_Pos (5U) __HAL_RCC_HSE_CONFIG(__STATE__) do { if ((__STATE__) == RCC_HSE_ON) { SET_BIT(RCC->CR, RCC_CR_HSEON); } else if ((__STATE__) == RCC_HSE_BYPASS) { SET_BIT(RCC->CR, RCC_CR_HSEBYP); SET_BIT(RCC->CR, RCC_CR_HSEON); } else { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } } while(0U) USB_OTG_DCFG_NZLSOHSK_Msk (0x1U << USB_OTG_DCFG_NZLSOHSK_Pos) xPSR_Z_Msk (1UL << xPSR_Z_Pos) PWR_CSR_WUF_Pos (0U) FMC_SDTR1_TXSR_0 (0x1U << FMC_SDTR1_TXSR_Pos) __HAL_RCC_CAN1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST)) EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk FMC_BCR2_EXTMOD_Msk (0x1U << FMC_BCR2_EXTMOD_Pos) ADC_SQR1_L_2 (0x4U << ADC_SQR1_L_Pos) RCC_AHB1LPENR_DMA1LPEN_Msk (0x1U << RCC_AHB1LPENR_DMA1LPEN_Pos) xPSR_Q_Msk (1UL << xPSR_Q_Pos) CAN_F1R1_FB24_Pos (24U) USB_OTG_FRMNUM_3 (0x8U << USB_OTG_FRMNUM_Pos) DMA_LISR_HTIF2_Pos (20U) __HAL_RCC_TIM6_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST)) __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12 RTC_WPR_KEY_Msk (0xFFU << RTC_WPR_KEY_Pos) APSR_V_Pos 28U FMC_BTR1_DATAST_0 (0x01U << FMC_BTR1_DATAST_Pos) GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEED13_0 CAN_F10R2_FB11_Pos (11U) SPDIFRX_CR_CUMSK_Msk (0x1U << SPDIFRX_CR_CUMSK_Pos) RCC_CFGR_PPRE1_Pos (10U) RTC_CR_REFCKON RTC_CR_REFCKON_Msk _SYS_SIZE_T_H  TIM_SMCR_SMS_0 (0x1U << TIM_SMCR_SMS_Pos) DMA1_Stream1_BASE (DMA1_BASE + 0x028U) CAN_F7R2_FB1_Pos (1U) FMC_BTR4_DATAST_Msk (0xFFU << FMC_BTR4_DATAST_Pos) UART_PARITY_ODD ((uint32_t)(USART_CR1_PCE | USART_CR1_PS)) ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFU << USB_OTG_DTHRCTL_TXTHRLEN_Pos) RCC_PLLI2SCFGR_PLLI2SP_0 (0x1U << RCC_PLLI2SCFGR_PLLI2SP_Pos) USB_OTG_GRXSTSP_DPID_Pos (15U) CAN_F4R1_FB11_Msk (0x1U << CAN_F4R1_FB11_Pos) ADC_SQR1_SQ16_1 (0x02U << ADC_SQR1_SQ16_Pos) MPU_REGION_SIZE_1GB ((uint8_t)0x1D) TIM11 ((TIM_TypeDef *) TIM11_BASE) EXTI_FTSR_TR2_Msk (0x1U << EXTI_FTSR_TR2_Pos) RCC_CR_HSICAL_2 (0x04U << RCC_CR_HSICAL_Pos) GPIO_AFRL_AFSEL4_3 (0x8U << GPIO_AFRL_AFSEL4_Pos) GPIO_AF7_SPI2 ((uint8_t)0x07) CAN_F9R2_FB28_Pos (28U) I2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk __HAL_RCC_SPI2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI2RST)) FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080U) RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk GPIO_BSRR_BS_7 GPIO_BSRR_BS7 SDIO_DLEN_DATALENGTH_Pos (0U) RTC_TSDR_DU_2 (0x4U << RTC_TSDR_DU_Pos) CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) FMPI2C_CR2_HEAD10R FMPI2C_CR2_HEAD10R_Msk HAL_FLASH_ERROR_NONE 0x00000000U USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk CAN_BTR_SJW CAN_BTR_SJW_Msk __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET CAN_TSR_CODE_Msk (0x3U << CAN_TSR_CODE_Pos) CAN_F0R2_FB29_Msk (0x1U << CAN_F0R2_FB29_Pos) FMC_PATT_ATTWAIT2_3 (0x08U << FMC_PATT_ATTWAIT2_Pos) __SDIO_DISABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->MASK &= ~(__INTERRUPT__)) FMPI2C_ISR_TC_Msk (0x1U << FMPI2C_ISR_TC_Pos) CAN_F11R1_FB21_Pos (21U) FMC_BWTR1_DATAST_1 (0x02U << FMC_BWTR1_DATAST_Pos) IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTER IS_CAN_BS2(BS2) (((BS2) == CAN_BS2_1TQ) || ((BS2) == CAN_BS2_2TQ) || ((BS2) == CAN_BS2_3TQ) || ((BS2) == CAN_BS2_4TQ) || ((BS2) == CAN_BS2_5TQ) || ((BS2) == CAN_BS2_6TQ) || ((BS2) == CAN_BS2_7TQ) || ((BS2) == CAN_BS2_8TQ)) CAN_TDH0R_DATA6_Msk (0xFFU << CAN_TDH0R_DATA6_Pos) USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk __FRACT_MIN__ (-0.5R-0.5R) RTC_ALRMAR_MSK3_Msk (0x1U << RTC_ALRMAR_MSK3_Pos) SPDIFRX_CR_VMSK_Msk (0x1U << SPDIFRX_CR_VMSK_Pos) CAN_MSR_TXM_Msk (0x1U << CAN_MSR_TXM_Pos) CAN_F11R1_FB7_Pos (7U) CRC_DR_DR CRC_DR_DR_Msk RCC_APB1LPENR_UART4LPEN RCC_APB1LPENR_UART4LPEN_Msk __HAL_RCC_SPI2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI2RST)) SYSCFG_EXTICR3_EXTI10_PE 0x0400U DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67 CAN_F7R2_FB9 CAN_F7R2_FB9_Msk CAN_F4R2_FB2_Msk (0x1U << CAN_F4R2_FB2_Pos) __HAL_RCC_ADC3_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET) RCC_PLLSAIDIVR_8 0x00020000U RCC_PLLI2SCFGR_PLLI2SP RCC_PLLI2SCFGR_PLLI2SP_Msk FMC_PMEM_MEMWAIT2_3 (0x08U << FMC_PMEM_MEMWAIT2_Pos) DCMI_ESCR_FSC_Msk (0xFFU << DCMI_ESCR_FSC_Pos) CAN_F1R1_FB16_Msk (0x1U << CAN_F1R1_FB16_Pos) RCC_SPDIFRXCLKSOURCE_PLLR 0x00000000U USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk USB_OTG_NPTXFD_Msk (0xFFFFU << USB_OTG_NPTXFD_Pos) CAN_F2R2_FB17 CAN_F2R2_FB17_Msk RTC_DR_MT RTC_DR_MT_Msk SPDIFRX_SR_SYNCD SPDIFRX_SR_SYNCD_Msk GPIO_ODR_OD12 GPIO_ODR_OD12_Msk CAN_FS1R_FSC27_Msk (0x1U << CAN_FS1R_FSC27_Pos) GPIO_AFRL_AFSEL7_Msk (0xFU << GPIO_AFRL_AFSEL7_Pos) SDMMC_OCR_ERRORBITS 0xFDFFE008U __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FMCLPEN)) SYSCFG_EXTICR1_EXTI3_PH 0x7000U TIM11_BASE (APB2PERIPH_BASE + 0x4800U) RCC_HCLK_DIV16 RCC_CFGR_PPRE1_DIV16 CAN_F3R1_FB28_Pos (28U) HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32 GPIO_MODER_MODE5_1 (0x2U << GPIO_MODER_MODE5_Pos) CAN_TI0R_STID CAN_TI0R_STID_Msk TIM_DMAR_DMAB_Pos (0U) CAN_F11R1_FB6_Msk (0x1U << CAN_F11R1_FB6_Pos) FLASH_FLAG_PGPERR FLASH_SR_PGPERR IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET SPDIFRX_DR1_DRNL1_Pos (16U) CAN_F10R2_FB24_Msk (0x1U << CAN_F10R2_FB24_Pos) HAL_SD_ERROR_BUSY SDMMC_ERROR_BUSY CAN_F4R2_FB18_Msk (0x1U << CAN_F4R2_FB18_Pos) CEC_IER_RXBRIE_Pos (0U) CAN_F13R2_FB16_Msk (0x1U << CAN_F13R2_FB16_Pos) ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk CAN_F6R1_FB14_Msk (0x1U << CAN_F6R1_FB14_Pos) ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONE CAN_F9R1_FB10_Pos (10U) WWDG_CFR_W_Pos (0U) RTC_ALRMAR_MNU_3 (0x8U << RTC_ALRMAR_MNU_Pos) __has_builtin(x) 0 SDIO_STA_RXOVERR_Msk (0x1U << SDIO_STA_RXOVERR_Pos) GPIO_OSPEEDR_OSPEED9_0 (0x1U << GPIO_OSPEEDR_OSPEED9_Pos) EXTI_EMR_MR15 EXTI_EMR_MR15_Msk USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk __GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLED IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8)) __HAL_CAN_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER) & (__INTERRUPT__)) FMC_PMEM_MEMHOLD2_7 (0x80U << FMC_PMEM_MEMHOLD2_Pos) USB_OTG_GINTSTS_SRQINT_Msk (0x1U << USB_OTG_GINTSTS_SRQINT_Pos) USB_OTG_HCCHAR_DAD_Msk (0x7FU << USB_OTG_HCCHAR_DAD_Pos) INJECTED_GROUP ADC_INJECTED_GROUP RCC_APB1LPENR_TIM7LPEN_Pos (5U) MPU_RBAR_REGION_Pos 0U __INTMAX_C(c) c ## LL __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE GPIO_MODER_MODER6_0 (0x1U << GPIO_MODER_MODER6_Pos) RTC_CR_DCE_Msk (0x1U << RTC_CR_DCE_Pos) CAN_F10R1_FB11_Msk (0x1U << CAN_F10R1_FB11_Pos) FLASH_OPTCR1_nWRP_2 (0x004U << FLASH_OPTCR1_nWRP_Pos) ADC_CCR_ADCPRE_1 (0x2U << ADC_CCR_ADCPRE_Pos) NOR_ERROR HAL_NOR_STATUS_ERROR CAN_F9R2_FB16_Msk (0x1U << CAN_F9R2_FB16_Pos) RCC_APB1LPENR_UART5LPEN_Msk (0x1U << RCC_APB1LPENR_UART5LPEN_Pos) __HAL_RCC_DCMI_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_DCMIEN)) CAN_F2R2_FB14_Pos (14U) IS_OB_WRP_SECTOR(SECTOR) ((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U)) CAN_F11R2_FB2_Msk (0x1U << CAN_F11R2_FB2_Pos) SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) RCC_AHB1LPENR_FLITFLPEN_Pos (15U) RTC_WPR_KEY_Pos (0U) GPIO_BRR_BR12_Pos (12U) CAN_FFA1R_FFA8_Pos (8U) DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BB FMC_BCR3_BURSTEN_Pos (8U) FLASH_OPT_KEY2 0x4C5D6E7FU __UINTPTR_TYPE__ unsigned int NOR_StatusTypedef HAL_NOR_StatusTypeDef __IMPORT  SAI_xCR1_PRTCFG_1 (0x2U << SAI_xCR1_PRTCFG_Pos) FMC_SDTR1_TRP_Msk (0xFU << FMC_SDTR1_TRP_Pos) FMPI2C_CR1_STOPIE_Msk (0x1U << FMPI2C_CR1_STOPIE_Pos) TIM_CCMR2_IC3F_0 (0x1U << TIM_CCMR2_IC3F_Pos) USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFU << USB_OTG_DIEPTXF_INEPTXFD_Pos) FMPI2C_ISR_PECERR FMPI2C_ISR_PECERR_Msk CAN_FM1R_FBM26 CAN_FM1R_FBM26_Msk RCC_APB1LPENR_TIM14LPEN_Pos (8U) __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SYSCFGRST)) DMA_PRIORITY_HIGH ((uint32_t)DMA_SxCR_PL_1) CAN_F9R2_FB5_Msk (0x1U << CAN_F9R2_FB5_Pos) TIM_SMCR_SMS_1 (0x2U << TIM_SMCR_SMS_Pos) SDIO_ICR_RXOVERRC_Pos (5U) RCC_CR_PLLSAION_Pos (28U) CAN_F6R1_FB31_Msk (0x1U << CAN_F6R1_FB31_Pos) GPIO_PUPDR_PUPD14_0 (0x1U << GPIO_PUPDR_PUPD14_Pos) GPIO_AFRL_AFSEL0_3 (0x8U << GPIO_AFRL_AFSEL0_Pos) SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 GPIO_AFRL_AFSEL2_1 (0x2U << GPIO_AFRL_AFSEL2_Pos) USB_OTG_PCGCCTL_PHYSUSP_Pos (4U) FMPI2C_CR2_SADD FMPI2C_CR2_SADD_Msk USB_OTG_DEVICE_BASE 0x800U SPI_I2SCFGR_CKPOL_Pos (3U) USART_SR_TXE USART_SR_TXE_Msk CAN_FA1R_FACT1_Pos (1U) CAN_F6R1_FB12_Msk (0x1U << CAN_F6R1_FB12_Pos) __HAL_RCC_I2C3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST)) _REENT_STDIO_STREAM(var,index) &(var)->__sf[index] PWR_CR_ADCDC1_Msk (0x1U << PWR_CR_ADCDC1_Pos) SAI_xCLRFR_CLFSDET_Msk (0x1U << SAI_xCLRFR_CLFSDET_Pos) ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk __HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENT __HAL_RCC_GPIOF_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET) CAN_F4R2_FB24_Pos (24U) DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) CAN_F2R2_FB31_Pos (31U) QUADSPI_SR_TOF_Msk (0x1U << QUADSPI_SR_TOF_Pos) ADC_CCR_ADCPRE_0 (0x1U << ADC_CCR_ADCPRE_Pos) RTC_TR_HU_Msk (0xFU << RTC_TR_HU_Pos) SPI_I2SCFGR_I2SE_Pos (10U) I2C_CR1_START_Msk (0x1U << I2C_CR1_START_Pos) RCC_CFGR_OFFSET (RCC_OFFSET + 0x08U) GPIO_OSPEEDR_OSPEED6_1 (0x2U << GPIO_OSPEEDR_OSPEED6_Pos) CAN_FA1R_FACT20_Pos (20U) USART_CR1_PS USART_CR1_PS_Msk I2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk UART_LINBREAKDETECTLENGTH_10B 0x00000000U SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk FMC_BCR1_MTYP_Msk (0x3U << FMC_BCR1_MTYP_Pos) AHB1ENR __ARM_ASM_SYNTAX_UNIFIED__ 1 __UINT_FAST32_TYPE__ unsigned int DCMI_CR_OUTEN_Msk (0x1U << DCMI_CR_OUTEN_Pos) TIM_CCMR2_OC4M_0 (0x1U << TIM_CCMR2_OC4M_Pos) DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFU << USB_OTG_DAINTMSK_IEPM_Pos) FMC_BCR2_FACCEN_Msk (0x1U << FMC_BCR2_FACCEN_Pos) HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode USB_OTG_GOTGCTL_AVALOEN_Msk (0x1U << USB_OTG_GOTGCTL_AVALOEN_Pos) USART_GTPR_PSC_7 (0x80U << USART_GTPR_PSC_Pos) EXTI_PR_PR0 EXTI_PR_PR0_Msk __HAL_RCC_GET_SAI1_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SAI1SRC)) __HAL_RCC_TIM2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN)) USART_CR1_RWU_Msk (0x1U << USART_CR1_RWU_Pos) CAN_F8R2_FB2_Msk (0x1U << CAN_F8R2_FB2_Pos) FLASH_SCALE2_LATENCY1_FREQ 30000000U DMA_HIFCR_CTEIF4_Msk (0x1U << DMA_HIFCR_CTEIF4_Pos) CAN_FM1R_FBM14 CAN_FM1R_FBM14_Msk CAN_F7R1_FB2_Pos (2U) CAN_FS1R_FSC3_Pos (3U) CAN_F4R2_FB18_Pos (18U) FMC_SDCR1_RPIPE_0 (0x1U << FMC_SDCR1_RPIPE_Pos) GPIO_OSPEEDR_OSPEED10_Msk (0x3U << GPIO_OSPEEDR_OSPEED10_Pos) SPI_CR1_CRCEN_Msk (0x1U << SPI_CR1_CRCEN_Pos) CAN_F12R1_FB18_Msk (0x1U << CAN_F12R1_FB18_Pos) DCMI_RIS_OVR_RIS_Pos (1U) __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET RCC_PLLON_BIT_NUMBER 0x18U DBGMCU_CR_TRACE_MODE_1 (0x2U << DBGMCU_CR_TRACE_MODE_Pos) RCC_APB1LPENR_FMPI2C1LPEN_Msk (0x1U << RCC_APB1LPENR_FMPI2C1LPEN_Pos) __GNUC_PATCHLEVEL__ 1 GPIO_OSPEEDR_OSPEED3_Msk (0x3U << GPIO_OSPEEDR_OSPEED3_Pos) CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk SYSCFG_EXTICR1_EXTI0_PJ 0x0009U MPU_REGION_SIZE_32B ((uint8_t)0x04) SDIO_MASK_DCRCFAILIE_Pos (1U) CAN_F11R2_FB29_Pos (29U) __SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESET _mult __USQ_FBIT__ 32 ADC_SMPR1_SMP10_0 (0x1U << ADC_SMPR1_SMP10_Pos) IS_TIM_IC_FILTER(ICFILTER) ((ICFILTER) <= 0x0FU) DMA_IT_DME ((uint32_t)DMA_SxCR_DMEIE) __TA_FBIT__ 63 __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE SDIO_FLAG_RXFIFOHF SDIO_STA_RXFIFOHF SYSCFG_EXTICR4_EXTI12_Msk (0xFU << SYSCFG_EXTICR4_EXTI12_Pos) CAN_TI2R_IDE_Pos (2U) TIM_ICPSC_DIV8 (TIM_CCMR1_IC1PSC) __HAL_RCC_TIM1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM1RST)) SPI_SR_RXNE_Msk (0x1U << SPI_SR_RXNE_Pos) FLASH_ACR_BYTE2_ADDRESS FLASH_ACR_BYTE2_ADDRESS_Msk feof(p) __sfeof(p) RCC_CIR_LSIRDYC_Pos (16U) SYSCFG_EXTICR1_EXTI1_PC 0x0020U CAN_IER_FOVIE0_Pos (3U) USART_CR2_LBCL_Pos (8U) ADC_CCR_DELAY ADC_CCR_DELAY_Msk CEC_RXDR_RXD_Pos (0U) CAN_F3R2_FB16 CAN_F3R2_FB16_Msk __HAL_TIM_CLEAR_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__)) CAN_F9R1_FB9 CAN_F9R1_FB9_Msk __UART_MASK_COMPUTATION UART_MASK_COMPUTATION OB_PCROP_STATE_ENABLE 0x00000001U CARD_SECURED 0x00000003U __INT32_TYPE__ long int __HAL_RCC_WWDG_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_WWDGEN)) CAN_F8R2_FB9 CAN_F8R2_FB9_Msk RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk GPIO_OTYPER_OT1_Msk (0x1U << GPIO_OTYPER_OT1_Pos) EXTI_IMR_IM6 EXTI_IMR_MR6 I2C_OAR1_ADD7_Pos (7U) PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISING __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE RTC_CR_POL_Pos (20U) SAI_xSLOTR_NBSLOT_2 (0x4U << SAI_xSLOTR_NBSLOT_Pos) __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN)) CAN_F6R1_FB28_Pos (28U) CAN_F10R2_FB25 CAN_F10R2_FB25_Msk CAN_F6R2_FB28_Pos (28U) MPU_REGION_SIZE_16MB ((uint8_t)0x17) ADC_CR1_JEOCIE_Msk (0x1U << ADC_CR1_JEOCIE_Pos) USB_OTG_HCCHAR_ODDFRM_Pos (29U) QUADSPI_CR_FSEL_Pos (7U) __HAL_DBGMCU_FREEZE_TIM2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM2_STOP)) USB_OTG_PKTSTS_Pos (17U) PWR_CSR_EWUP1_Pos (8U) USART_CR3_DMAT_Msk (0x1U << USART_CR3_DMAT_Pos) SPDIFRX_IMR_CSRNEIE_Msk (0x1U << SPDIFRX_IMR_CSRNEIE_Pos) EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk GPIO_BSRR_BR_14 GPIO_BSRR_BR14 RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk SYSCFG_EXTICR2_EXTI5_PD 0x0030U CAN_FA1R_FACT16 CAN_FA1R_FACT16_Msk CAN_F0R2_FB20_Msk (0x1U << CAN_F0R2_FB20_Pos) TIM_DMABASE_EGR 0x00000005U PWR_CR_PLS_LEV4 0x00000080U GPIO_ODR_ODR_1 GPIO_ODR_OD1 RCC_PLLSAICFGR_PLLSAIM_5 (0x20U << RCC_PLLSAICFGR_PLLSAIM_Pos) CAN_F3R2_FB5_Msk (0x1U << CAN_F3R2_FB5_Pos) USART_SR_NE USART_SR_NE_Msk __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER __SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLED DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk FLASH_ACR_PRFTEN_Pos (8U) IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODE INT_LEAST8_MAX (__INT_LEAST8_MAX__) __NEWLIB_PATCHLEVEL__ 0 CAN_F3R1_FB9_Pos (9U) __HAL_RCC_I2C2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN); UNUSED(tmpreg); } while(0U) INTPTR_MIN (-__INTPTR_MAX__ - 1) __FLT64_DIG__ 15 TIM_TS_ITR1 0x00000010U CAN_MSR_RXM_Pos (9U) TIM_CR1_DIR_Pos (4U) __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() CLEAR_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD) FMC_BTR2_DATLAT_Pos (24U) SDIO_IT_CEATAEND SDIO_STA_CEATAEND FMC_BTR3_CLKDIV_2 (0x4U << FMC_BTR3_CLKDIV_Pos) SAI_xCR1_SYNCEN_Msk (0x3U << SAI_xCR1_SYNCEN_Pos) FMPI2C_ICR_TIMOUTCF_Pos (12U) __LFRACT_FBIT__ 31 SysTick_LOAD_RELOAD_Pos 0U RTC_BKP12R RTC_BKP12R_Msk SAI_xSLOTR_NBSLOT_Msk (0xFU << SAI_xSLOTR_NBSLOT_Pos) CAN_F9R1_FB23_Pos (23U) UART_STATE_DISABLE 0x00000000U RCC_APB1LPENR_TIM3LPEN_Pos (1U) SDIO_IT_TXFIFOE SDIO_STA_TXFIFOE EXTI_IMR_MR1_Msk (0x1U << EXTI_IMR_MR1_Pos) CoreDebug_DHCSR_C_MASKINTS_Pos 3U TIM_CCMR2_OC3PE_Pos (3U) ADC_SMPR1_SMP13_Pos (9U) ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk CF_CARD_HEAD ATA_CARD_HEAD TIM_DMABASE_CCER 0x00000008U DMA_LISR_DMEIF0_Msk (0x1U << DMA_LISR_DMEIF0_Pos) USART_SR_IDLE_Msk (0x1U << USART_SR_IDLE_Pos) DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk RTC_ALRMAR_MNU_Msk (0xFU << RTC_ALRMAR_MNU_Pos) CAN_BTR_TS2_Msk (0x7U << CAN_BTR_TS2_Pos) __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2 EXTI_EMR_MR7_Msk (0x1U << EXTI_EMR_MR7_Pos) __TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLED CAN_F12R2_FB27_Msk (0x1U << CAN_F12R2_FB27_Pos) USB_OTG_HCINTMSK_AHBERR_Pos (2U) ADC_SMPR2_SMP3_0 (0x1U << ADC_SMPR2_SMP3_Pos) CAN_F4R1_FB26_Msk (0x1U << CAN_F4R1_FB26_Pos) CAN_F12R2_FB14 CAN_F12R2_FB14_Msk __HQ_FBIT__ 15 QUADSPI_CCR_DCYC_4 (0x10U << QUADSPI_CCR_DCYC_Pos) RCC_PLLSAICFGR_PLLSAIM_1 (0x02U << RCC_PLLSAICFGR_PLLSAIM_Pos) CAN_F8R1_FB24 CAN_F8R1_FB24_Msk __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET TIM_CR1_CMS_1 (0x2U << TIM_CR1_CMS_Pos) OB_WRP_SECTOR_2 0x00000004U RCC_PLLCFGR_PLLN_3 (0x008U << RCC_PLLCFGR_PLLN_Pos) CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLE __Long long __WCHAR_T__  SDMMC_CMD_WRITE_DAT_UNTIL_STOP ((uint8_t)20) TIM_EGR_UG TIM_EGR_UG_Msk CAN_F12R2_FB4 CAN_F12R2_FB4_Msk __ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLE FMPI2C_CR1_SMBDEN FMPI2C_CR1_SMBDEN_Msk ADC_SMPR1_SMP14_1 (0x2U << ADC_SMPR1_SMP14_Pos) _unspecified_locale_info TIM_DCR_DBA_Msk (0x1FU << TIM_DCR_DBA_Pos) __USACCUM_IBIT__ 8 GPIO_BSRR_BR_2 GPIO_BSRR_BR2 USART_CR1_RWU USART_CR1_RWU_Msk __SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET USART_SR_NE_Pos (2U) FPU_FPDSCR_DN_Pos 25U CAN_F12R1_FB14_Msk (0x1U << CAN_F12R1_FB14_Pos) SPI_CR1_CPOL_Msk (0x1U << SPI_CR1_CPOL_Pos) FMPI2C_TIMEOUTR_TIMEOUTB_Pos (16U) USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk CAN_F6R1_FB27 CAN_F6R1_FB27_Msk RCC_CIR_CSSC_Msk (0x1U << RCC_CIR_CSSC_Pos) _SYS__TIMESPEC_H_  __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg))) CAN_F9R1_FB24_Msk (0x1U << CAN_F9R1_FB24_Pos) FMC_SDCMR_CTB2_Pos (3U) CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk __INT64_MAX__ 0x7fffffffffffffffLL CAN_F13R2_FB0 CAN_F13R2_FB0_Msk EXTI_EMR_MR22 EXTI_EMR_MR22_Msk USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERR SDIO_DCTRL_DBLOCKSIZE_2 (0x4U << SDIO_DCTRL_DBLOCKSIZE_Pos) CAN_F10R1_FB14_Pos (14U) RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk CAN_F11R2_FB25_Pos (25U) IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM12)) CAN_F2R2_FB29 CAN_F2R2_FB29_Msk USB_OTG_GINTSTS_ESUSP_Pos (10U) SCB_CPUID_PARTNO_Pos 4U CAN_RF1R_FMP1_Msk (0x3U << CAN_RF1R_FMP1_Pos) SDIO_IT_TXFIFOHE SDIO_STA_TXFIFOHE USART_CR1_TCIE_Pos (6U) FMC_BTR3_DATAST_7 (0x80U << FMC_BTR3_DATAST_Pos) DMA_HIFCR_CTEIF6_Msk (0x1U << DMA_HIFCR_CTEIF6_Pos) _REENT_CHECK_MP(ptr)  __TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLE IS_I2S_APB1_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || ((INSTANCE) == SPI3)) SAI_xIMR_OVRUDRIE_Pos (0U) FMC_BTR4_DATAST FMC_BTR4_DATAST_Msk __SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE TICK_INT_PRIORITY ((uint32_t)0U) FMC_BWTR4_BUSTURN_Pos (16U) UART5_IRQn __thumb2__ 1 FLASH_OPTCR_nRST_STDBY_Pos (7U) DAC_CR_MAMP1_Pos (8U) USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk RCC_PLLSAICFGR_PLLSAIN_3 (0x008U << RCC_PLLSAICFGR_PLLSAIN_Pos) CAN_F10R2_FB31_Pos (31U) FMC_BWTR2_ADDSET_2 (0x4U << FMC_BWTR2_ADDSET_Pos) __OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE TIM_LOCKLEVEL_3 (TIM_BDTR_LOCK) USB_OTG_GLPMCFG_SLPSTS_Pos (15U) _LONG_DOUBLE long double RCC_APB1ENR_I2C2EN_Pos (22U) __HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUM RCC_AHB1ENR_DMA1EN_Msk (0x1U << RCC_AHB1ENR_DMA1EN_Pos) PWR_PVDLEVEL_6 PWR_CR_PLS_LEV6 CAN_F1R2_FB10_Msk (0x1U << CAN_F1R2_FB10_Pos) ADC_JSQR_JSQ2_1 (0x02U << ADC_JSQR_JSQ2_Pos) FMC_SDTR2_TRP_Pos (20U) USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk _REENT_SIGNGAM(ptr) ((ptr)->_new._reent._gamma_signgam) FMC_SDTR1_TRC_Msk (0xFU << FMC_SDTR1_TRC_Pos) CAN_F11R2_FB19_Pos (19U) CAN_F7R1_FB8_Pos (8U) __UINT_FAST8_MAX__ 0xffffffffU __SDIO_CLEAR_FLAG(__INSTANCE__,__FLAG__) ((__INSTANCE__)->ICR = (__FLAG__)) CAN_TSR_ALST1_Pos (10U) FMC_BTR1_DATLAT_0 (0x1U << FMC_BTR1_DATLAT_Pos) CAN_TDT2R_TIME_Pos (16U) IS_SDIO_CLOCK_BYPASS(BYPASS) (((BYPASS) == SDIO_CLOCK_BYPASS_DISABLE) || ((BYPASS) == SDIO_CLOCK_BYPASS_ENABLE)) CAN_F8R1_FB13 CAN_F8R1_FB13_Msk USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U) CAN_FILTER_FIFO0 (0x00000000U) FMC_BTR3_ADDSET FMC_BTR3_ADDSET_Msk CAN_F2R1_FB18 CAN_F2R1_FB18_Msk RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk USB_OTG_HCSPLT_HUBADDR_4 (0x10U << USB_OTG_HCSPLT_HUBADDR_Pos) QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk SDIO_CLOCK_POWER_SAVE_DISABLE 0x00000000U GPIO_LCKR_LCK5_Msk (0x1U << GPIO_LCKR_LCK5_Pos) __HAL_SD_CLEAR_FLAG(__HANDLE__,__FLAG__) __SDIO_CLEAR_FLAG((__HANDLE__)->Instance, (__FLAG__)) SDIO_WAIT_PEND SDIO_CMD_WAITPEND TIM_CCMR1_OC2M_1 (0x2U << TIM_CCMR1_OC2M_Pos) CARD_V2_X 0x00000001U GPIO_ODR_OD6_Pos (6U) __UHA_IBIT__ 8 CMP_PD_BIT_NUMBER SYSCFG_CMPCR_CMP_PD_Pos CAN_F12R1_FB2_Msk (0x1U << CAN_F12R1_FB2_Pos) GPIO_OSPEEDR_OSPEED12_0 (0x1U << GPIO_OSPEEDR_OSPEED12_Pos) ADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGO __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE GPIO_PUPDR_PUPD13_Pos (26U) SDIO_DATABLOCK_SIZE_16384B (SDIO_DCTRL_DBLOCKSIZE_1|SDIO_DCTRL_DBLOCKSIZE_2|SDIO_DCTRL_DBLOCKSIZE_3) CAN_TSR_TXOK0_Pos (1U) SPI_CR2_SSOE_Msk (0x1U << SPI_CR2_SSOE_Pos) CAN_IER_EWGIE_Msk (0x1U << CAN_IER_EWGIE_Pos) CAN_TDL1R_DATA1_Msk (0xFFU << CAN_TDL1R_DATA1_Pos) RCC_APB1RSTR_CAN2RST_Msk (0x1U << RCC_APB1RSTR_CAN2RST_Pos) __HAL_RCC_TIM14_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN)) TPI_ITCTRL_Mode_Pos 0U __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE CAN_F13R1_FB25 CAN_F13R1_FB25_Msk FMC_SDTR1_TRCD_2 (0x4U << FMC_SDTR1_TRCD_Pos) CAN_FM1R_FBM25_Msk (0x1U << CAN_FM1R_FBM25_Pos) _RAND48_SEED_0 (0x330e) SDIO_MASK_RXOVERRIE_Msk (0x1U << SDIO_MASK_RXOVERRIE_Pos) SDMMC_CMD_APP_CMD ((uint8_t)55) __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14 IS_TIM_OPM_MODE(MODE) (((MODE) == TIM_OPMODE_SINGLE) || ((MODE) == TIM_OPMODE_REPETITIVE)) FMC_SDRTR_COUNT FMC_SDRTR_COUNT_Msk CAN_F11R1_FB29_Msk (0x1U << CAN_F11R1_FB29_Pos) CAN_F5R1_FB16_Msk (0x1U << CAN_F5R1_FB16_Pos) SPDIFRX_DR1_DR_Msk (0xFFFFFFU << SPDIFRX_DR1_DR_Pos) EXTI_RTSR_TR21_Pos (21U) ADC_CCR_TSVREFE_Pos (23U) SDIO_MASK_RXDAVLIE_Msk (0x1U << SDIO_MASK_RXDAVLIE_Pos) EXTI_PR_PR13_Pos (13U) FMPI2C_CR1_GCEN FMPI2C_CR1_GCEN_Msk CAN_F13R2_FB29_Pos (29U) __HAL_RCC_TIM10_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST)) FMC_PATT_ATTSET2_6 (0x40U << FMC_PATT_ATTSET2_Pos) RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk __HAL_RCC_SDIO_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN); UNUSED(tmpreg); } while(0U) DAC_CR_TEN2_Pos (18U) CAN_F4R2_FB14_Pos (14U) TIM_DIER_CC4DE_Msk (0x1U << TIM_DIER_CC4DE_Pos) UINT16_C(x) __UINT16_C(x) __HAL_DMA_GET_FS(__HANDLE__) (((__HANDLE__)->Instance->FCR & (DMA_SxFCR_FS))) USB_OTG_GUSBCFG_PHYSEL_Msk (0x1U << USB_OTG_GUSBCFG_PHYSEL_Pos) EXTI_EMR_MR7_Pos (7U) CAN_F6R1_FB4 CAN_F6R1_FB4_Msk CEC_CFGR_OAR_Msk (0x7FFFU << CEC_CFGR_OAR_Pos) EXTI_BASE (APB2PERIPH_BASE + 0x3C00U) IWDG_KR_KEY_Pos (0U) FMPI2C_ISR_TXIS_Msk (0x1U << FMPI2C_ISR_TXIS_Pos) RCC_FLAG_HSERDY ((uint8_t)0x31) FMC_SDCR2_MWID_1 (0x2U << FMC_SDCR2_MWID_Pos) CAN_F5R2_FB4 CAN_F5R2_FB4_Msk RCC_CFGR_MCO2_Pos (30U) RTC_DR_YT_3 (0x8U << RTC_DR_YT_Pos) ETH_TXBUFNB ((uint32_t)4U) ferror(p) __sferror(p) TIM_CR2_CCUS TIM_CR2_CCUS_Msk __HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTE CAN_RI1R_EXID_Msk (0x3FFFFU << CAN_RI1R_EXID_Pos) CAN_FFA1R_FFA11_Pos (11U) GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk RTC_ALRMAR_SU_Msk (0xFU << RTC_ALRMAR_SU_Pos) GPIO_IDR_ID13_Pos (13U) I2C_CR2_DMAEN_Msk (0x1U << I2C_CR2_DMAEN_Pos) IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL)) USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U) CAN_FA1R_FACT21_Msk (0x1U << CAN_FA1R_FACT21_Pos) CAN_F4R1_FB13_Pos (13U) SPI_I2SCFGR_CHLEN_Msk (0x1U << SPI_I2SCFGR_CHLEN_Pos) PWR_CSR_EWUP2_Msk (0x1U << PWR_CSR_EWUP2_Pos) FMPI2C_CR1_ANFOFF_Pos (12U) __HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH USART_CR2_CPHA_Msk (0x1U << USART_CR2_CPHA_Pos) SYSCFG_EXTICR1_EXTI2_PI 0x0800U ADC_SMPR2_SMP4_1 (0x2U << ADC_SMPR2_SMP4_Pos) RCC_AHB1ENR_BKPSRAMEN RCC_AHB1ENR_BKPSRAMEN_Msk WRITE_REG(REG,VAL) ((REG) = (VAL)) CAN_TI1R_STID_Msk (0x7FFU << CAN_TI1R_STID_Pos) DMA_CHANNEL_4 0x08000000U CAN_F4R1_FB25_Msk (0x1U << CAN_F4R1_FB25_Pos) SYSCFG_EXTICR4_EXTI15_Pos (12U) __SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLE GPIO_BRR_BR13 GPIO_BRR_BR13_Msk USB_OTG_DIEPMSK_XFRCM_Pos (0U) RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk CAN_F5R1_FB18_Msk (0x1U << CAN_F5R1_FB18_Pos) ADC_CSR_STRT3_Msk (0x1U << ADC_CSR_STRT3_Pos) RCC_CSR_OFFSET (RCC_OFFSET + 0x74U) CEC_ISR_RXEND_Pos (1U) __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN)) CAN_F3R2_FB23 CAN_F3R2_FB23_Msk SAI_xCLRFR_CWCKCFG_Msk (0x1U << SAI_xCLRFR_CWCKCFG_Pos) FMC_PMEM_MEMSET2_Msk (0xFFU << FMC_PMEM_MEMSET2_Pos) RCC_PLLI2SCFGR_PLLI2SR_Pos (28U) CAN_F4R2_FB6 CAN_F4R2_FB6_Msk SDIO_STA_SDIOIT_Pos (22U) USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk GPIO_PUPDR_PUPDR9_1 GPIO_PUPDR_PUPD9_1 GPIO_OSPEEDR_OSPEED13_Pos (26U) USB_OTG_GOTGCTL_BVALOEN_Pos (6U) EXTI_SWIER_SWIER8_Msk (0x1U << EXTI_SWIER_SWIER8_Pos) RCC_APB2RSTR_TIM10RST_Pos (17U) USB_OTG_GINTSTS_HPRTINT_Msk (0x1U << USB_OTG_GINTSTS_HPRTINT_Pos) CAN_F7R1_FB19_Msk (0x1U << CAN_F7R1_FB19_Pos) GPIO_IDR_ID13 GPIO_IDR_ID13_Msk SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiFo CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk TIM_CCMR2_OC3CE_Msk (0x1U << TIM_CCMR2_OC3CE_Pos) RTC_TSDR_MU_1 (0x2U << RTC_TSDR_MU_Pos) CEC_CFGR_LSTN_Pos (31U) TIM_DMABase_SR TIM_DMABASE_SR CAN_RI0R_EXID_Msk (0x3FFFFU << CAN_RI0R_EXID_Pos) CAN_F7R1_FB26 CAN_F7R1_FB26_Msk __BKPT(value) __ASM volatile ("bkpt "#value) DAC1_CHANNEL_1 DAC_CHANNEL_1 GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk __min_size(x) static (x) GPIO_AFRH_AFSEL10_1 (0x2U << GPIO_AFRH_AFSEL10_Pos) CAN_F3R2_FB30_Msk (0x1U << CAN_F3R2_FB30_Pos) CAN_TDH1R_DATA5_Pos (8U) CAN_F6R1_FB23_Pos (23U) FMC_BTR4_ADDHLD_3 (0x8U << FMC_BTR4_ADDHLD_Pos) GPIO_PUPDR_PUPD1_0 (0x1U << GPIO_PUPDR_PUPD1_Pos) TIM2_BASE (APB1PERIPH_BASE + 0x0000U) FMC_BTR4_BUSTURN_0 (0x1U << FMC_BTR4_BUSTURN_Pos) SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk CAN_BS1_14TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_0)) SPDIFRX_IMR_SYNCDIE_Msk (0x1U << SPDIFRX_IMR_SYNCDIE_Pos) TIM_CLOCKSOURCE_TI1ED (TIM_SMCR_TS_2) TIM_CCMR2_IC3PSC_0 (0x1U << TIM_CCMR2_IC3PSC_Pos) FMC_SR_IFEN_Msk (0x1U << FMC_SR_IFEN_Pos) EXTI_IMR_MR11_Msk (0x1U << EXTI_IMR_MR11_Pos) CAN_FILTERMODE_IDLIST (0x00000001U) CAN_F13R2_FB7_Msk (0x1U << CAN_F13R2_FB7_Pos) __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : __HAL_COMP_COMP2_EXTI_CLEAR_FLAG()) TIM_CCER_CC1P_Pos (1U) RCC_FLAG_PINRST ((uint8_t)0x7A) __UINT16_C(c) c SYSCFG_CFGR_FMPI2C1_SCL_Msk (0x1U << SYSCFG_CFGR_FMPI2C1_SCL_Pos) CAN_TXSTATUS_OK ((uint8_t)0x01U) __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET SPDIFRX_DR1_DRNL2_Msk (0xFFFFU << SPDIFRX_DR1_DRNL2_Pos) DMA_IT_FE 0x00000080U DCMI_CR_VSPOL_Pos (7U) FMC_SDTR2_TRC_2 (0x4U << FMC_SDTR2_TRC_Pos) GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk USB_OTG_HCINT_TXERR_Msk (0x1U << USB_OTG_HCINT_TXERR_Pos) CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk RCC_APB1LPENR_I2C3LPEN_Pos (23U) SDMMC_ERROR_ILLEGAL_CMD 0x00002000U __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET HAL_DMA_ERROR_NONE 0x00000000U FORMAT_BIN RTC_FORMAT_BIN __FLT32X_MAX_10_EXP__ 308 CAN_F6R1_FB17_Pos (17U) RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk ADC_CSR_OVR3_Pos (21U) CAN_FFA1R_FFA9_Msk (0x1U << CAN_FFA1R_FFA9_Pos) USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk USB_OTG_HCCHAR_EPNUM_Pos (11U) __has_extension __has_feature IWDG_PR_PR IWDG_PR_PR_Msk TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk FMC_PMEM_MEMWAIT2_5 (0x20U << FMC_PMEM_MEMWAIT2_Pos) __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT)) TIM_CCMR2_IC4PSC_1 (0x2U << TIM_CCMR2_IC4PSC_Pos) DWT_CTRL_SYNCTAP_Pos 10U TIM_OR_TI1_RMP_0 (0x1U << TIM_OR_TI1_RMP_Pos) ADC_SMPR1_SMP11_1 (0x2U << ADC_SMPR1_SMP11_Pos) GPIO_LCKR_LCK1_Pos (1U) CAN_F9R1_FB12 CAN_F9R1_FB12_Msk RCC_PLLP_DIV8 0x00000008U GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk CAN_F9R2_FB16_Pos (16U) RCC_PLLCFGR_PLLR_1 (0x2U << RCC_PLLCFGR_PLLR_Pos) IS_HAL_REMAPDMA IS_DMA_REMAP USB_OTG_HCCHAR_MC_Msk (0x3U << USB_OTG_HCCHAR_MC_Pos) SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) CAN_TDL1R_DATA3_Msk (0xFFU << CAN_TDL1R_DATA3_Pos) FLASH_OPTCR_BFB2_Msk (0x1U << FLASH_OPTCR_BFB2_Pos) RTC_ALRMBR_DU_3 (0x8U << RTC_ALRMBR_DU_Pos) EXTI_IMR_MR17 EXTI_IMR_MR17_Msk DMA_LIFCR_CTEIF1_Msk (0x1U << DMA_LIFCR_CTEIF1_Pos) TIM_OPMODE_SINGLE (TIM_CR1_OPM) TIM_CR2_CCUS_Msk (0x1U << TIM_CR2_CCUS_Pos) CAN_F1R2_FB24_Pos (24U) CAN_F12R2_FB15_Pos (15U) USB_OTG_DOEPINT_OTEPDIS_Pos (4U) GPIO_OTYPER_OT4_Pos (4U) __UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET RCC_APB2ENR_TIM8EN_Pos (1U) DMA_SxNDT_3 (0x0008U << DMA_SxNDT_Pos) SAI_xCR1_MODE_Pos (0U) RCC_SSCGR_SPREADSEL_Pos (30U) FMC_SDCR1_SDCLK_Pos (10U) DCMI_DR_BYTE0_Msk (0xFFU << DCMI_DR_BYTE0_Pos) FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk DMA_LISR_FEIF0_Pos (0U) USB_OTG_DIEPMSK_BIM_Msk (0x1U << USB_OTG_DIEPMSK_BIM_Pos) IWDG_SR_PVU_Msk (0x1U << IWDG_SR_PVU_Pos) GPIO_AFRH_AFSEL12_Msk (0xFU << GPIO_AFRH_AFSEL12_Pos) DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U) GPIO_AFRL_AFSEL3_1 (0x2U << GPIO_AFRL_AFSEL3_Pos) ODEN_BIT_NUMBER PWR_CR_ODEN_Pos EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk CAN_F8R1_FB27_Pos (27U) __HAL_RCC_TIM11_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN); UNUSED(tmpreg); } while(0U) CAN_F8R1_FB15 CAN_F8R1_FB15_Msk CEC_ISR_TXACKE_Msk (0x1U << CEC_ISR_TXACKE_Pos) int +2 ADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2 __OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SET RCC_MCO_DIV64 RCC_MCODIV_64 __HAL_RCC_DMA2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2LPEN)) CAN_F8R2_FB31 CAN_F8R2_FB31_Msk DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U) CAN_F8R1_FB2_Pos (2U) __UINT16_TYPE__ short unsigned int SDIO_MASK_CTIMEOUTIE_Msk (0x1U << SDIO_MASK_CTIMEOUTIE_Pos) __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE CAN_MCR_TXFP_Pos (2U) SCB_SHCSR_PENDSVACT_Pos 10U SYSCFG_EXTICR3_EXTI8_PF 0x0005U __HAL_RCC_SAI1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN); UNUSED(tmpreg); } while(0U) SDIO_MASK_RXFIFOFIE_Pos (17U) TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTE __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk FLASH_OPTCR1_nWRP_10 (0x400U << FLASH_OPTCR1_nWRP_Pos) __HAL_RCC_SAI2_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI2SRC, (__SOURCE__))) SYSCFG_EXTICR4_EXTI14_PJ 0x0900U __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() CLEAR_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD) _REENT_L64A_BUF(ptr) ((ptr)->_new._reent._l64a_buf) CAN_BTR_TS1 CAN_BTR_TS1_Msk SPI_SR_RXNE SPI_SR_RXNE_Msk EXTI_IMR_IM18 EXTI_IMR_MR18 EXTI_SWIER_SWIER17_Pos (17U) CAN_F4R2_FB20_Msk (0x1U << CAN_F4R2_FB20_Pos) __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET GPIO_BRR_BR12 GPIO_BRR_BR12_Msk USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U) IS_SDIO_DPSM(DPSM) (((DPSM) == SDIO_DPSM_DISABLE) || ((DPSM) == SDIO_DPSM_ENABLE)) CAN_F7R1_FB0_Pos (0U) CAN_F7R2_FB8_Msk (0x1U << CAN_F7R2_FB8_Pos) FMC_BTR3_DATLAT_Msk (0xFU << FMC_BTR3_DATLAT_Pos) GPIO_PULLDOWN 0x00000002U DWT_CTRL_PCSAMPLENA_Pos 12U I2C_SR1_SB I2C_SR1_SB_Msk RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1 __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()) FLASH_SCALE1_LATENCY2_FREQ 60000000U EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk CAN_F7R2_FB13_Pos (13U) CAN_F1R1_FB3_Msk (0x1U << CAN_F1R1_FB3_Pos) DMA_HIFCR_CFEIF5_Msk (0x1U << DMA_HIFCR_CFEIF5_Pos) EXTI ((EXTI_TypeDef *) EXTI_BASE) CAN_RF0R_RFOM0_Msk (0x1U << CAN_RF0R_RFOM0_Pos) CAN_F11R1_FB14_Pos (14U) FMC_PATT_ATTSET2_Pos (0U) TIM_TIM2_TIM8_TRGO 0x00000000U FMC_SDCR1_SDCLK_0 (0x1U << FMC_SDCR1_SDCLK_Pos) ETH_MAC_TRANSMISSION_PAUSE 0x00080000U GPIO_MODER_MODER14_0 (0x1U << GPIO_MODER_MODER14_Pos) SCB_CCR_USERSETMPEND_Pos 1U CAN_F4R2_FB22 CAN_F4R2_FB22_Msk __STM32F4xx_HAL_UART_H  FMPI2C_CR2_ADD10_Pos (11U) SAI_xSR_FLVL_Pos (16U) RCC_CR_HSICAL RCC_CR_HSICAL_Msk FMC_BWTR1_DATAST_0 (0x01U << FMC_BWTR1_DATAST_Pos) RCC_PLLI2SP_DIV2 0x00000002U MPU_RBAR_REGION_Msk (0xFUL ) CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) CAN_F13R1_FB30_Pos (30U) IWDG_SR_RVU IWDG_SR_RVU_Msk SDIO_ARG_CMDARG_Msk (0xFFFFFFFFU << SDIO_ARG_CMDARG_Pos) CR_ODSWEN_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (ODSWEN_BIT_NUMBER * 4U)) __LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESET RCC_PLLN_MIN_VALUE 50U __SQ_FBIT__ 31 DCMI_ICR_FRAME_ISC_Msk (0x1U << DCMI_ICR_FRAME_ISC_Pos) CAN_F1R2_FB25_Msk (0x1U << CAN_F1R2_FB25_Pos) SYSCFG_EXTICR3_EXTI11_Msk (0xFU << SYSCFG_EXTICR3_EXTI11_Pos) USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk CAN_F8R1_FB26_Msk (0x1U << CAN_F8R1_FB26_Pos) __INT8 "hh" OPTIONBYTE_RDP 0x00000002U SAI_xSLOTR_NBSLOT_1 (0x2U << SAI_xSLOTR_NBSLOT_Pos) FMC_BTR1_ADDSET_2 (0x4U << FMC_BTR1_ADDSET_Pos) FLASH_OPTCR1_nWRP_3 (0x008U << FLASH_OPTCR1_nWRP_Pos) __HAL_DBGMCU_UNFREEZE_WWDG() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_WWDG_STOP)) USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) SCB_SHCSR_SVCALLPENDED_Pos 15U CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE __CC_SUPPORTS_DYNAMIC_ARRAY_INIT 1 CAN_F9R2_FB23_Pos (23U) CAN_F6R1_FB3 CAN_F6R1_FB3_Msk USART_CR2_CPOL_Pos (10U) ADC_CSR_JEOC1_Pos (2U) FPU_MVFR0_A_SIMD_registers_Msk (0xFUL ) __ARM_FP16_ARGS CAN_F13R1_FB24_Pos (24U) CAN_F1R2_FB1 CAN_F1R2_FB1_Msk DBGMCU_CR_TRACE_IOEN_Pos (5U) CAN_F0R1_FB0_Msk (0x1U << CAN_F0R1_FB0_Pos) CAN_FA1R_FACT0_Msk (0x1U << CAN_FA1R_FACT0_Pos) USART_GTPR_PSC_1 (0x02U << USART_GTPR_PSC_Pos) __ULFRACT_MIN__ 0.0ULR unsigned signed __USAT(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; }) GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk CAN_F7R2_FB18 CAN_F7R2_FB18_Msk RTC_CR_FMT RTC_CR_FMT_Msk __HAL_UART_GET_IT_SOURCE(__HANDLE__,__IT__) (((((__IT__) >> 28U) == 1U)? (__HANDLE__)->Instance->CR1:(((((uint32_t)(__IT__)) >> 28U) == 2U)? (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & UART_IT_MASK)) SDIO_ICR_RXOVERRC SDIO_ICR_RXOVERRC_Msk __PTRDIFF_WIDTH__ 32 _WANT_IO_LONG_LONG 1 CAN_F0R2_FB13 CAN_F0R2_FB13_Msk USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) GPIO_BSRR_BS5_Msk (0x1U << GPIO_BSRR_BS5_Pos) DMA_SxCR_CHSEL_Pos (25U) ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk RCC_CR_HSICAL_7 (0x80U << RCC_CR_HSICAL_Pos) SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) RTC_TSTR_MNU_0 (0x1U << RTC_TSTR_MNU_Pos) SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) PWR_PVD_MODE_EVENT_RISING 0x00020001U CAN_F9R2_FB17_Pos (17U) SPDIFRX_SR_CSRNE SPDIFRX_SR_CSRNE_Msk GPIO_IDR_ID11_Msk (0x1U << GPIO_IDR_ID11_Pos) CAN_TDL1R_DATA2_Pos (16U) DMA_FLAG_HTIF0_4 0x00000010U GPIO_MODER_MODE9_1 (0x2U << GPIO_MODER_MODE9_Pos) SYSCFG_PMC_ADC3DC2 SYSCFG_PMC_ADC3DC2_Msk ADC_SQR1_L_1 (0x2U << ADC_SQR1_L_Pos) __HAL_RCC_SPDIFRX_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPDIFRXRST)) DMA_LIFCR_CTEIF3_Msk (0x1U << DMA_LIFCR_CTEIF3_Pos) USB_OTG_GOTGCTL_AVALOEN_Pos (4U) USB_OTG_GINTSTS_IISOIXFR_Pos (20U) DAC_CR_TSEL1_Pos (3U) TIM_CCMR2_OC3M_Pos (4U) CAN_F10R2_FB28_Msk (0x1U << CAN_F10R2_FB28_Pos) I2C2_EV_IRQn TIM_SR_UIF TIM_SR_UIF_Msk __HAL_RCC_TIM2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN)) EXTI_EMR_MR11_Msk (0x1U << EXTI_EMR_MR11_Pos) FPU_FPCCR_LSPACT_Msk (1UL ) RCC_BDCR_BDRST_Pos (16U) CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) CAN_F9R1_FB0 CAN_F9R1_FB0_Msk CAN_F1R1_FB30_Pos (30U) RCC_RTCCLKSOURCE_HSE_DIVX 0x00000300U RTC_TR_SU_2 (0x4U << RTC_TR_SU_Pos) USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1U << USB_OTG_GINTMSK_IISOIXFRM_Pos) CAN_F5R2_FB10_Msk (0x1U << CAN_F5R2_FB10_Pos) RCC_DBP_TIMEOUT_VALUE 2U SPI1_IRQn TIM_EVENTSOURCE_CC3 TIM_EGR_CC3G CAN_F12R2_FB10_Pos (10U) IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE)) GPIO_AFRH_AFSEL14_Pos (24U) GPIO_BSRR_BR_13 GPIO_BSRR_BR13 FMC_BWTR2_BUSTURN_Pos (16U) USB_OTG_DPID USB_OTG_DPID_Msk RCC_APB1RSTR_I2C3RST_Msk (0x1U << RCC_APB1RSTR_I2C3RST_Pos) CAN_F13R2_FB16 CAN_F13R2_FB16_Msk RCC_CFGR_PPRE2_0 (0x1U << RCC_CFGR_PPRE2_Pos) MPU_INSTRUCTION_ACCESS_ENABLE ((uint8_t)0x00) CAN_F0R1_FB18_Pos (18U) FMC_BCR1_WFDIS_Msk (0x1U << FMC_BCR1_WFDIS_Pos) LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONS CAN_IER_FFIE1_Msk (0x1U << CAN_IER_FFIE1_Pos) GPIO_PUPDR_PUPDR4_0 GPIO_PUPDR_PUPD4_0 CAN_F10R1_FB15_Msk (0x1U << CAN_F10R1_FB15_Pos) APB1RSTR SYSCFG_EXTICR1_EXTI2_PJ 0x0900U TIM2_IRQn FMPI2C_CR1_SMBHEN FMPI2C_CR1_SMBHEN_Msk __ADDR_3rd_CYCLE ADDR_3RD_CYCLE DMA_HIFCR_CDMEIF7_Pos (24U) GPIO_BSRR_BR14_Pos (30U) CAN_FMR_FINIT_Pos (0U) CAN_F9R2_FB30 CAN_F9R2_FB30_Msk CAN_F3R1_FB17_Pos (17U) IS_UART_MODE(MODE) ((((MODE) & 0x0000FFF3U) == 0x00U) && ((MODE) != 0x00U)) RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3 SDMMC_OCR_LOCK_UNLOCK_FAILED 0x01000000U SDIO_STA_TXDAVL_Msk (0x1U << SDIO_STA_TXDAVL_Pos) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk UART_MODE_RX ((uint32_t)USART_CR1_RE) FMPI2C1_EV_IRQn USB_OTG_DCFG_PFIVL_Pos (11U) CAN_FS1R_FSC17_Msk (0x1U << CAN_FS1R_FSC17_Pos) RTC_CALIBR_DCS RTC_CALIBR_DCS_Msk RTC_ALRMBR_MNT_1 (0x2U << RTC_ALRMBR_MNT_Pos) __UDA_FBIT__ 32 CAN_F10R2_FB17 CAN_F10R2_FB17_Msk SDIO_IT_TXDAVL SDIO_STA_TXDAVL SPI_I2SPR_I2SDIV_Pos (0U) __USES_INITFINI__ 1 __always_inline __attribute__((__always_inline__)) _REENT_CHECK_RAND48(ptr)  CAN_F8R1_FB2 CAN_F8R1_FB2_Msk SAI_xIMR_WCKCFGIE_Pos (2U) CAN_F2R2_FB15_Msk (0x1U << CAN_F2R2_FB15_Pos) USB_OTG_GOTGINT_HNGDET_Msk (0x1U << USB_OTG_GOTGINT_HNGDET_Pos) TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) CAN_RDT0R_TIME_Pos (16U) FMC_BTR4_BUSTURN FMC_BTR4_BUSTURN_Msk CAN_F10R2_FB0_Msk (0x1U << CAN_F10R2_FB0_Pos) __HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVE USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk UINTPTR_MAX (__UINTPTR_MAX__) FMC_SDTR1_TRC_1 (0x2U << FMC_SDTR1_TRC_Pos) I2C_SR1_SB_Pos (0U) RTC_TSTR_MNU_1 (0x2U << RTC_TSTR_MNU_Pos) __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE USART_CR2_STOP_0 (0x1U << USART_CR2_STOP_Pos) RTC_CALR_CALW16 RTC_CALR_CALW16_Msk DMA_HIFCR_CFEIF7_Msk (0x1U << DMA_HIFCR_CFEIF7_Pos) DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk QUADSPI_CCR_DCYC_2 (0x04U << QUADSPI_CCR_DCYC_Pos) CAN_RF0R_RFOM0_Pos (5U) CAN_IER_EPVIE CAN_IER_EPVIE_Msk GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9 DMA_SxCR_PSIZE_0 (0x1U << DMA_SxCR_PSIZE_Pos) DMA_CHANNEL_7 0x0E000000U SD_SDMMC_FUNCTION_FAILED SD_SDIO_FUNCTION_FAILED USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U) ETH_MAC_RXFIFO_FULL 0x00000300U DMA_PINC_ENABLE ((uint32_t)DMA_SxCR_PINC) TIM_ETRPRESCALER_DIV1 0x00000000U RCC_PERIPHCLK_I2S_APB1 0x00000001U CAN_F3R1_FB24 CAN_F3R1_FB24_Msk __need_size_t CAN_F10R1_FB20_Msk (0x1U << CAN_F10R1_FB20_Pos) RCC_DCKCFGR_PLLSAIDIVQ_Msk (0x1FU << RCC_DCKCFGR_PLLSAIDIVQ_Pos) TIM_DIER_BIE TIM_DIER_BIE_Msk CAN_FS1R_FSC25 CAN_FS1R_FSC25_Msk CAN_F7R2_FB13_Msk (0x1U << CAN_F7R2_FB13_Pos) USB_OTG_HCSPLT_PRTADDR_0 (0x01U << USB_OTG_HCSPLT_PRTADDR_Pos) FMC_PCR_TCLR_Pos (9U) TIM_CR1_DIR_Msk (0x1U << TIM_CR1_DIR_Pos) CAN_F12R1_FB16_Msk (0x1U << CAN_F12R1_FB16_Pos) CAN_F0R2_FB10_Pos (10U) SAI_xCR2_MUTECNT_4 (0x10U << SAI_xCR2_MUTECNT_Pos) RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk RTC_CR_BKP_Msk (0x1U << RTC_CR_BKP_Pos) __GNUC_VA_LIST  USART_CR1_PCE_Msk (0x1U << USART_CR1_PCE_Pos) EXTI_IMR_MR19 EXTI_IMR_MR19_Msk __STRING(x) #x OB_PCROP_STATE_DISABLE 0x00000000U FMC_SDTR2_TMRD_2 (0x4U << FMC_SDTR2_TMRD_Pos) _CLOCK_T_ unsigned long __LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLE ___int_least16_t_defined 1 ADC_CSR_JSTRT3 ADC_CSR_JSTRT3_Msk USB_OTG_GOTGINT_HNSSCHG_Msk (0x1U << USB_OTG_GOTGINT_HNSSCHG_Pos) __HAL_RCC_TIM7_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET) CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk DMA_LIFCR_CHTIF2_Pos (20U) TIM_CR2_OIS1_Pos (8U) USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk __HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT IS_TIM_CCX_INSTANCE(INSTANCE,CHANNEL) ((((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM2) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM3) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM4) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM5) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM8) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4))) || (((INSTANCE) == TIM9) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM10) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM11) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM12) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2))) || (((INSTANCE) == TIM13) && (((CHANNEL) == TIM_CHANNEL_1))) || (((INSTANCE) == TIM14) && (((CHANNEL) == TIM_CHANNEL_1)))) CAN_F9R2_FB7_Msk (0x1U << CAN_F9R2_FB7_Pos) USART_CR1_TXEIE_Msk (0x1U << USART_CR1_TXEIE_Pos) DMA2_Stream1_IRQn SYSCFG_EXTICR4_EXTI12_PJ 0x0009U __HAL_RCC_CAN2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET) TPI_FIFO1_ITM_ATVALID_Pos 29U SYSCFG_EXTICR4_EXTI12_PA 0x0000U GPIO_AFRL_AFRL0_1 GPIO_AFRL_AFSEL0_1 TIM_DMABase_CCR1 TIM_DMABASE_CCR1 APB2ENR ADC_SMPR2_SMP2_1 (0x2U << ADC_SMPR2_SMP2_Pos) FMC_SDCR2_RBURST_Msk (0x1U << FMC_SDCR2_RBURST_Pos) FMC_PATT_ATTSET2 FMC_PATT_ATTSET2_Msk SCB_ICSR_VECTACTIVE_Msk (0x1FFUL ) DMA_LIFCR_CFEIF0_Msk (0x1U << DMA_LIFCR_CFEIF0_Pos) FMC_PATT_ATTSET2_7 (0x80U << FMC_PATT_ATTSET2_Pos) RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk CAN_F4R1_FB29_Pos (29U) FMC_BCR1_CPSIZE_0 (0x1U << FMC_BCR1_CPSIZE_Pos) __SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESET SAI_GCR_SYNCOUT_0 (0x1U << SAI_GCR_SYNCOUT_Pos) CAN_F6R1_FB9_Msk (0x1U << CAN_F6R1_FB9_Pos) FMC_BCR4_WAITCFG_Msk (0x1U << FMC_BCR4_WAITCFG_Pos) FLASH_OPTCR1_nWRP_4 (0x010U << FLASH_OPTCR1_nWRP_Pos) USB_OTG_HCTSIZ_DOPING_Msk (0x1U << USB_OTG_HCTSIZ_DOPING_Pos) SYSCFG_EXTICR4_EXTI13_PC 0x0020U CAN_F5R1_FB10 CAN_F5R1_FB10_Msk TIM_CCER_CC1NP_Msk (0x1U << TIM_CCER_CC1NP_Pos) RCC_APB1RSTR_CECRST_Msk (0x1U << RCC_APB1RSTR_CECRST_Pos) CAN_F2R2_FB20_Pos (20U) GPIO_AF6_SAI1 ((uint8_t)0x06) RCC_CFGR_HPRE_DIV256 0x000000E0U SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk TIM_DIER_CC3DE_Pos (11U) GPIO_LCKR_LCK12_Pos (12U) SDIO_STA_TXUNDERR_Pos (4U) RCC_PLLCFGR_PLLQ_3 (0x8U << RCC_PLLCFGR_PLLQ_Pos) FPU_FPCCR_BFRDY_Pos 6U GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12 CAN_F8R2_FB17 CAN_F8R2_FB17_Msk CAN_F7R2_FB30_Msk (0x1U << CAN_F7R2_FB30_Pos) FMC_BCR3_MTYP_Msk (0x3U << FMC_BCR3_MTYP_Pos) USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk WCHAR_MAX (__WCHAR_MAX__) CAN_F0R2_FB17_Pos (17U) FMC_BCR3_WAITEN_Msk (0x1U << FMC_BCR3_WAITEN_Pos) DMA1_Stream0_IRQn CAN_F11R1_FB28 CAN_F11R1_FB28_Msk __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSULPILPEN)) ADC_CR2_EXTSEL_3 (0x8U << ADC_CR2_EXTSEL_Pos) CAN_TI2R_RTR_Msk (0x1U << CAN_TI2R_RTR_Pos) SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUE FMC_BTR3_ADDSET_1 (0x2U << FMC_BTR3_ADDSET_Pos) SDIO_STA_RXFIFOF SDIO_STA_RXFIFOF_Msk SDIO_ICR_DCRCFAILC SDIO_ICR_DCRCFAILC_Msk __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE QUADSPI_CCR_DDRM_Pos (31U) CAN_F11R1_FB5_Pos (5U) __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 : DMA_FLAG_FEIF3_7) SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLE CAN_RDH1R_DATA5_Pos (8U) RCC_SAI1CLKSOURCE_PLLI2S ((uint32_t)RCC_DCKCFGR_SAI1SRC_0) SDIO_CLKCR_BYPASS SDIO_CLKCR_BYPASS_Msk USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_NYETM_Pos) EXTI_RTSR_TR8_Msk (0x1U << EXTI_RTSR_TR8_Pos) __locks_shared(...) __lock_annotate(shared_lock_function(__VA_ARGS__)) CAN_F4R2_FB10 CAN_F4R2_FB10_Msk EXTI_EMR_MR18_Msk (0x1U << EXTI_EMR_MR18_Pos) CAN_F9R1_FB0_Msk (0x1U << CAN_F9R1_FB0_Pos) PWR_CR_PVDE PWR_CR_PVDE_Msk RCC_CR_PLLRDY_Pos (25U) __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9 FMC_SDCR1_NB_Pos (6U) __HAL_RCC_PLLI2S_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE) SAI_xCR1_MODE_Msk (0x3U << SAI_xCR1_MODE_Pos) RTC_ALRMBR_ST_2 (0x4U << RTC_ALRMBR_ST_Pos) USB_OTG_GINTMSK_WUIM_Pos (31U) DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk CAN_F4R2_FB30_Pos (30U) IS_CAN_IT(IT) ((IT) <= (CAN_IT_TX_MAILBOX_EMPTY | CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO0_FULL | CAN_IT_RX_FIFO0_OVERRUN | CAN_IT_RX_FIFO1_MSG_PENDING | CAN_IT_RX_FIFO1_FULL | CAN_IT_RX_FIFO1_OVERRUN | CAN_IT_WAKEUP | CAN_IT_SLEEP_ACK | CAN_IT_ERROR_WARNING | CAN_IT_ERROR_PASSIVE | CAN_IT_BUSOFF | CAN_IT_LAST_ERROR_CODE | CAN_IT_ERROR)) __HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) == RESET) CAN_F5R1_FB6_Msk (0x1U << CAN_F5R1_FB6_Pos) __HAL_RCC_SPI3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST)) RCC_MCO2SOURCE_PLLCLK RCC_CFGR_MCO2 SDIO_DLEN_DATALENGTH SDIO_DLEN_DATALENGTH_Msk CAN_F10R1_FB24_Pos (24U) HAL_DMA_ERROR_NOT_SUPPORTED 0x00000100U __HAL_RCC_PLLSAI_GET_IT() ((RCC->CIR & (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE)) CAN_F13R2_FB21_Msk (0x1U << CAN_F13R2_FB21_Pos) RCC_CR_CSSON RCC_CR_CSSON_Msk TIM_CR2_OIS1_Msk (0x1U << TIM_CR2_OIS1_Pos) __LLACCUM_IBIT__ 32 TIM_DMABase_DCR TIM_DMABASE_DCR RCC_APB1RSTR_PWRRST_Pos (28U) USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U) __LLACCUM_EPSILON__ 0x1P-31LLK USB_OTG_HCINT_BBERR_Pos (8U) __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT RCC_APB1ENR_TIM4EN_Msk (0x1U << RCC_APB1ENR_TIM4EN_Pos) CAN_F3R1_FB4_Pos (4U) USB_OTG_DIEPCTL_SODDFRM_Pos (29U) __TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESET DCMI_CR_PCKPOL DCMI_CR_PCKPOL_Msk CAN_F0R1_FB20_Msk (0x1U << CAN_F0R1_FB20_Pos) SDMMC_CMD_SET_DSR ((uint8_t)4) TickPriority SYSCFG_PMC_ADC3DC2_Msk (0x1U << SYSCFG_PMC_ADC3DC2_Pos) RTC_TAFCR_TAMPFLT_1 (0x2U << RTC_TAFCR_TAMPFLT_Pos) USB_OTG_GUSBCFG_TOCAL_1 (0x2U << USB_OTG_GUSBCFG_TOCAL_Pos) xPSR_T_Pos 24U __HAL_RCC_FLITF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN)) CAN_F7R2_FB6 CAN_F7R2_FB6_Msk CAN_F10R1_FB23 CAN_F10R1_FB23_Msk __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE RCC_DCKCFGR2_CK48MSEL RCC_DCKCFGR2_CK48MSEL_Msk SYSCFG_EXTICR4_EXTI15_PF 0x5000U CAN_F6R2_FB17_Pos (17U) USB_OTG_DOEPMSK_XFRCM_Pos (0U) CAN_RDT0R_DLC_Msk (0xFU << CAN_RDT0R_DLC_Pos) __HAL_DBGMCU_FREEZE_TIM1() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM1_STOP)) FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDef __HAL_RCC_GET_SDMMC1_SOURCE __HAL_RCC_GET_SDIO_SOURCE ADC3 ((ADC_TypeDef *) ADC3_BASE) CAN_F13R1_FB17 CAN_F13R1_FB17_Msk DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk __HAL_RCC_UART5_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET) __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET _REENT_INIT_PTR_ZEROED(var) { (var)->_stdin = _REENT_STDIO_STREAM(var, 0); (var)->_stdout = _REENT_STDIO_STREAM(var, 1); (var)->_stderr = _REENT_STDIO_STREAM(var, 2); (var)->_new._reent._rand_next = 1; (var)->_new._reent._r48._seed[0] = _RAND48_SEED_0; (var)->_new._reent._r48._seed[1] = _RAND48_SEED_1; (var)->_new._reent._r48._seed[2] = _RAND48_SEED_2; (var)->_new._reent._r48._mult[0] = _RAND48_MULT_0; (var)->_new._reent._r48._mult[1] = _RAND48_MULT_1; (var)->_new._reent._r48._mult[2] = _RAND48_MULT_2; (var)->_new._reent._r48._add = _RAND48_ADD; } FMC_SDTR2_TRP_1 (0x2U << FMC_SDTR2_TRP_Pos) __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET PWR_CSR_BRE_Pos (9U) COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2 __SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESET CAN_F0R2_FB20 CAN_F0R2_FB20_Msk __HAL_TIM_MOE_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0U) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0U) { (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); } } } while(0U) TIM_CCER_CC3P TIM_CCER_CC3P_Msk TIM_CR1_CMS TIM_CR1_CMS_Msk SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) __HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0xFFFFFFFFU) USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk CAN_F6R1_FB3_Pos (3U) GPIO_AFRH_AFSEL15_Pos (28U) IS_RCC_PLLR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U)) USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk _T_SIZE  __lock RTC_TSTR_SU_1 (0x2U << RTC_TSTR_SU_Pos) CAN_F4R1_FB3_Msk (0x1U << CAN_F4R1_FB3_Pos) HAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1 USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U) FPU_MVFR1_FP_fused_MAC_Pos 28U SYSCFG_EXTICR3_EXTI11_PH 0x7000U QUADSPI_CCR_IMODE_Pos (8U) CAN_F0R2_FB23 CAN_F0R2_FB23_Msk GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEED15 __INT16_C(c) c IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U) FMC_BTR2_CLKDIV_1 (0x2U << FMC_BTR2_CLKDIV_Pos) __HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULAR RCC_SYSCLKSOURCE_STATUS_PLLRCLK ((uint32_t)(RCC_CFGR_SWS_0 | RCC_CFGR_SWS_1)) USART_CR3_CTSIE_Pos (10U) SAI_xFRCR_FSALL_3 (0x08U << SAI_xFRCR_FSALL_Pos) CAN_F0R1_FB9_Msk (0x1U << CAN_F0R1_FB9_Pos) MPU_REGION_SIZE_1KB ((uint8_t)0x09) CAN_F9R1_FB12_Pos (12U) CAN_F10R2_FB30 CAN_F10R2_FB30_Msk CAN_F12R1_FB0 CAN_F12R1_FB0_Msk DMA_SxFCR_DMDIS_Pos (2U) GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk FLASH_SCALE1_LATENCY3_FREQ 90000000U SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk CAN_F8R2_FB27_Pos (27U) RCC_AHB1ENR_GPIOFEN_Pos (5U) GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM CAN_F8R2_FB20_Msk (0x1U << CAN_F8R2_FB20_Pos) EXTI_IMR_IM20 EXTI_IMR_MR20 USB_OTG_GLPMCFG_L1SSEN_Pos (7U) GPIO_BSRR_BS4_Pos (4U) IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || ((PRIORITY) == DMA_PRIORITY_MEDIUM) || ((PRIORITY) == DMA_PRIORITY_HIGH) || ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) DMA_SxCR_PBURST_1 (0x2U << DMA_SxCR_PBURST_Pos) GPIO_MODER_MODER9_0 (0x1U << GPIO_MODER_MODER9_Pos) CAN_F12R1_FB28_Pos (28U) HAL_CAN_ERROR_NOT_READY (0x00080000U) RCC_PLLI2SCFGR_PLLI2SN_3 (0x008U << RCC_PLLI2SCFGR_PLLI2SN_Pos) __POSIX_VISIBLE 200809 TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2 EXTI_FTSR_TR10_Msk (0x1U << EXTI_FTSR_TR10_Pos) __HAL_RCC_FMPI2C1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST)) RTC_TSTR_SU_Msk (0xFU << RTC_TSTR_SU_Pos) CAN_F12R1_FB12 CAN_F12R1_FB12_Msk CAN_F0R2_FB27_Msk (0x1U << CAN_F0R2_FB27_Pos) DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U) USB_OTG_HAINTMSK_HAINTM_Pos (0U) DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk CAN_F2R1_FB23_Msk (0x1U << CAN_F2R1_FB23_Pos) _REENT_EMERGENCY_SIZE 25 CAN_TDH1R_DATA5_Msk (0xFFU << CAN_TDH1R_DATA5_Pos) CAN_F3R1_FB10 CAN_F3R1_FB10_Msk FMC_BWTR1_ADDHLD_1 (0x2U << FMC_BWTR1_ADDHLD_Pos) RTC_TSDR_DU_1 (0x2U << RTC_TSDR_DU_Pos) CAN_TSR_TERR0_Msk (0x1U << CAN_TSR_TERR0_Pos) RCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI FMC_BCR1_CBURSTRW FMC_BCR1_CBURSTRW_Msk TIM_CR2_CCPC_Msk (0x1U << TIM_CR2_CCPC_Pos) USB_OTG_GOTGCTL_OTGVER_Msk (0x1U << USB_OTG_GOTGCTL_OTGVER_Pos) ADC_CCR_DDS_Msk (0x1U << ADC_CCR_DDS_Pos) __USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET CAN_F3R1_FB0_Msk (0x1U << CAN_F3R1_FB0_Pos) GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) RTC_ISR_INIT_Pos (7U) USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk __HAL_RCC_TIM14_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST)) USB_OTG_DOEPINT_XFRC_Pos (0U) CAN_F12R2_FB6_Pos (6U) MPU_REGION_SIZE_4MB ((uint8_t)0x15) __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE USB_OTG_GRSTCTL_TXFNUM_0 (0x01U << USB_OTG_GRSTCTL_TXFNUM_Pos) CAN_F7R1_FB19 CAN_F7R1_FB19_Msk CAN_F0R1_FB24 CAN_F0R1_FB24_Msk CAN_F5R2_FB25_Msk (0x1U << CAN_F5R2_FB25_Pos) PWR_CR_LPLVDS PWR_CR_LPLVDS_Msk CAN_F12R1_FB23_Msk (0x1U << CAN_F12R1_FB23_Pos) CAN_F0R1_FB14 CAN_F0R1_FB14_Msk TPI_ITATBCTR2_ATREADY_Msk (0x1UL ) USB_OTG_CHNUM USB_OTG_CHNUM_Msk GPIO_AFRL_AFRL0_0 GPIO_AFRL_AFSEL0_0 RCC_PLLI2SCFGR_PLLI2SQ_Pos (24U) __STM32F4xx_HAL_DEF  GPIO_LCKR_LCK9_Msk (0x1U << GPIO_LCKR_LCK9_Pos) RCC_APB2ENR_SDIOEN_Pos (11U) CAN_F11R2_FB14_Pos (14U) EXTI_SWIER_SWIER4_Pos (4U) GPIO_SPEED_FREQ_VERY_HIGH 0x00000003U SysTick ((SysTick_Type *) SysTick_BASE ) SYSCFG_EXTICR3_EXTI9_PD 0x0030U __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE SDIO_DATABLOCK_SIZE_2048B (SDIO_DCTRL_DBLOCKSIZE_0|SDIO_DCTRL_DBLOCKSIZE_1|SDIO_DCTRL_DBLOCKSIZE_3) CAN_FA1R_FACT14 CAN_FA1R_FACT14_Msk FMC_BCR4_WAITEN_Pos (13U) __SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk GPIO_BSRR_BR11_Msk (0x1U << GPIO_BSRR_BR11_Pos) RCC_PLLSAICFGR_RST_VALUE 0x04003010U FD_SETSIZE 64 RCC_APB1ENR_SPI2EN_Msk (0x1U << RCC_APB1ENR_SPI2EN_Pos) SDIO_FLAG_TXACT SDIO_STA_TXACT RTC_ALRMBR_ST_0 (0x1U << RTC_ALRMBR_ST_Pos) FMC_BTR2_BUSTURN_Msk (0xFU << FMC_BTR2_BUSTURN_Pos) CAN_F2R1_FB5_Pos (5U) TIM_CCMR1_CC1S_0 (0x1U << TIM_CCMR1_CC1S_Pos) EXTI_FTSR_TR6_Pos (6U) SDMMC_CMD_FAST_IO ((uint8_t)39) __GCC_ATOMIC_INT_LOCK_FREE 2 __INT8_C(c) c __P(protos) protos ADC_SQR3_SQ4_Pos (15U) CONTROL_nPRIV_Msk (1UL ) USART1 ((USART_TypeDef *) USART1_BASE) FMC_BCR4_BURSTEN FMC_BCR4_BURSTEN_Msk FLASH_OPTCR_RDP_Msk (0xFFU << FLASH_OPTCR_RDP_Pos) ADC_CSR_AWD3 ADC_CSR_AWD3_Msk TIM_DMABASE_SMCR 0x00000002U CAN_F0R1_FB28_Pos (28U) I2C_SR2_PEC I2C_SR2_PEC_Msk RCC_APB2RSTR_SPI4RST_Pos (13U) _INT64_T_DECLARED  __HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) DMA_LIFCR_CTCIF0_Msk (0x1U << DMA_LIFCR_CTCIF0_Pos) __HAL_RCC_PLLSAI_GET_FLAG() ((RCC->CR & (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY)) RCC_APB2ENR_SYSCFGEN_Msk (0x1U << RCC_APB2ENR_SYSCFGEN_Pos) FMC_BCR1_MWID_Msk (0x3U << FMC_BCR1_MWID_Pos) RCC_LSE_BYPASS ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)) RTC_CALR_CALP RTC_CALR_CALP_Msk SDIO_ICR_SDIOITC_Msk (0x1U << SDIO_ICR_SDIOITC_Pos) FLASH_ACR_DCRST_Pos (12U) DCMI_ICR_OVR_ISC_Pos (1U) __TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESET RCC_APB1RSTR_TIM13RST_Msk (0x1U << RCC_APB1RSTR_TIM13RST_Pos) CLOCKSWITCH_TIMEOUT_VALUE 5000U EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk SAI_xCR2_FTH_1 (0x2U << SAI_xCR2_FTH_Pos) CAN_F13R2_FB24_Pos (24U) CAN_F5R2_FB12_Msk (0x1U << CAN_F5R2_FB12_Pos) CAN_F11R2_FB31_Pos (31U) FMPI2C_CR2_STOP FMPI2C_CR2_STOP_Msk CEC_ISR_ARBLST CEC_ISR_ARBLST_Msk ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk PWR_CSR_BRE_Msk (0x1U << PWR_CSR_BRE_Pos) RCC_PLLSAICFGR_PLLSAIM_0 (0x01U << RCC_PLLSAICFGR_PLLSAIM_Pos) SAI_xFRCR_FSALL_Msk (0x7FU << SAI_xFRCR_FSALL_Pos) CAN_F1R2_FB4_Pos (4U) DAC_CHANNEL2_SUPPORT  __TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLED FMC_PATT_ATTHIZ2_0 (0x01U << FMC_PATT_ATTHIZ2_Pos) USB_OTG_GINTMSK_SRQIM_Msk (0x1U << USB_OTG_GINTMSK_SRQIM_Pos) EXTI_RTSR_TR14_Msk (0x1U << EXTI_RTSR_TR14_Pos) SDIO_FLAG_DTIMEOUT SDIO_STA_DTIMEOUT RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE FMC_SDTR2_TWR_1 (0x2U << FMC_SDTR2_TWR_Pos) __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE FMC_PMEM_MEMWAIT2_Pos (8U) __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE DAC_DHR12RD_DACC2DHR_Pos (16U) FMC_SDTR2_TXSR_0 (0x1U << FMC_SDTR2_TXSR_Pos) DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk GPIO_PUPDR_PUPDR9_0 GPIO_PUPDR_PUPD9_0 GPIO_IDR_ID1_Pos (1U) CAN_F9R2_FB4 CAN_F9R2_FB4_Msk __HAL_RCC_GPIOH_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) != RESET) CAN_FA1R_FACT22 CAN_FA1R_FACT22_Msk EXTI_RTSR_TR10_Pos (10U) TIM_BDTR_LOCK_Pos (8U) CAN_F3R1_FB13_Msk (0x1U << CAN_F3R1_FB13_Pos) CAN_F8R2_FB24 CAN_F8R2_FB24_Msk DWT_CTRL_CYCTAP_Pos 9U GPIO_OTYPER_OT4_Msk (0x1U << GPIO_OTYPER_OT4_Pos) EOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONV FMC_BTR2_DATAST_1 (0x02U << FMC_BTR2_DATAST_Pos) SDIO_STA_RXACT SDIO_STA_RXACT_Msk __HQ_IBIT__ 0 CAN_RF0R_FOVR0_Msk (0x1U << CAN_RF0R_FOVR0_Pos) SPI_CRCPR_CRCPOLY_Msk (0xFFFFU << SPI_CRCPR_CRCPOLY_Pos) USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk FMC_BTR4_CLKDIV_2 (0x4U << FMC_BTR4_CLKDIV_Pos) __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) CAN_F4R2_FB3_Pos (3U) SDIO_CMD_WAITPEND SDIO_CMD_WAITPEND_Msk __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE FLASH_OPTCR_nWRP_Msk (0xFFFU << FLASH_OPTCR_nWRP_Pos) __HAL_RCC_ADC1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) != RESET) SPDIFRX_DR0_PT_Msk (0x3U << SPDIFRX_DR0_PT_Pos) SDIO_MASK_TXFIFOFIE_Pos (16U) CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk RTC_ALRMBSSR_MASKSS_1 (0x2U << RTC_ALRMBSSR_MASKSS_Pos) CAN_F6R2_FB15_Msk (0x1U << CAN_F6R2_FB15_Pos) __HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIOD DAC_DHR12LD_DACC1DHR_Pos (4U) OB_PCROP_SECTOR_2 0x00000004U EXTI_PR_PR15_Msk (0x1U << EXTI_PR_PR15_Pos) CAN_F13R1_FB30 CAN_F13R1_FB30_Msk RCC_APB1RSTR_WWDGRST_Msk (0x1U << RCC_APB1RSTR_WWDGRST_Pos) CAN_F8R1_FB11_Msk (0x1U << CAN_F8R1_FB11_Pos) IS_SMBUS_ALL_INSTANCE IS_I2C_ALL_INSTANCE RCC_APB2LPENR_USART1LPEN_Pos (4U) I2C_CR2_LAST_Pos (12U) CAN_F8R2_FB6 CAN_F8R2_FB6_Msk RCC_AHB2RSTR_OTGFSRST_Msk (0x1U << RCC_AHB2RSTR_OTGFSRST_Pos) GPIO_PUPDR_PUPD5_0 (0x1U << GPIO_PUPDR_PUPD5_Pos) __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG __UFRACT_EPSILON__ 0x1P-16UR FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) USB_OTG_DIEPCTL_TXFNUM_3 (0x8U << USB_OTG_DIEPCTL_TXFNUM_Pos) RCC_PLLI2SCFGR_PLLI2SN_4 (0x010U << RCC_PLLI2SCFGR_PLLI2SN_Pos) __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min)) RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk __HAL_RCC_TIM8_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET) SCB_SHCSR_BUSFAULTENA_Pos 17U SPI_CR1_BR SPI_CR1_BR_Msk __HAL_RCC_I2S_APB2_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_I2S2SRC, (__SOURCE__))) CAN_TDH1R_DATA7_Msk (0xFFU << CAN_TDH1R_DATA7_Pos) DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE) RTC_ALRMAR_ST_1 (0x2U << RTC_ALRMAR_ST_Pos) RCC_AHB1LPENR_GPIOHLPEN_Pos (7U) __HAL_DBGMCU_FREEZE_WWDG() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_WWDG_STOP)) __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE USB_OTG_GRSTCTL_AHBIDL_Pos (31U) USB_OTG_GINTMSK_MMISM_Msk (0x1U << USB_OTG_GINTMSK_MMISM_Pos) USB_OTG_GINTMSK_PTXFEM_Msk (0x1U << USB_OTG_GINTMSK_PTXFEM_Pos) TIM_OR_ITR1_RMP_Msk (0x3U << TIM_OR_ITR1_RMP_Pos) USB_OTG_DOEPINT_STUP_Pos (3U) DMA_SxCR_DIR DMA_SxCR_DIR_Msk CAN_F4R2_FB15 CAN_F4R2_FB15_Msk __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0) GPIO_IDR_IDR_2 GPIO_IDR_ID2 CAN_F3R1_FB30_Msk (0x1U << CAN_F3R1_FB30_Pos) BDCR __DEC_EVAL_METHOD__ 2 OB_BOR_LEVEL1 ((uint8_t)0x08) TPI_ITATBCTR0_ATREADY_Pos 0U PMODE_BitNumber PMODE_BIT_NUMBER __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk CAN_F9R1_FB9_Msk (0x1U << CAN_F9R1_FB9_Pos) xPSR_Q_Pos 27U CoreDebug_DCRSR_REGWnR_Pos 16U GPIO_BSRR_BR0_Msk (0x1U << GPIO_BSRR_BR0_Pos) CAN_F12R2_FB5_Msk (0x1U << CAN_F12R2_FB5_Pos) __SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESET CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESET __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk SDIO_CMD_CMDINDEX_Pos (0U) CAN_F1R2_FB18_Pos (18U) GPIO_MODER_MODE15_Pos (30U) SDIO_CMD_WAITPEND_Pos (9U) CAN_F8R1_FB18 CAN_F8R1_FB18_Msk __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE __lock_annotate(x)  CAN_F6R1_FB12_Pos (12U) TIM_CLOCKDIVISION_DIV4 (TIM_CR1_CKD_1) CAN_FM1R_FBM20_Msk (0x1U << CAN_FM1R_FBM20_Pos) GPIO_AFRH_AFRH5_2 GPIO_AFRH_AFSEL13_2 EXTI_FTSR_TR15_Pos (15U) TIM_CCMR1_CC1S_Pos (0U) BUFSIZ 1024 SYSCFG_EXTICR4_EXTI15_PH 0x7000U FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk USB_OTG_HOST_BASE 0x400U DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk __TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLED GPIOB ((GPIO_TypeDef *) GPIOB_BASE) CAN_F11R2_FB19 CAN_F11R2_FB19_Msk SDMMC_OCR_GENERAL_UNKNOWN_ERROR 0x00080000U __HAL_RCC_GET_RTC_HSE_PRESCALER() (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL) EXTI_EMR_MR7 EXTI_EMR_MR7_Msk FMC_SDCR2_CAS_Pos (7U) CAN_F12R1_FB7_Pos (7U) __lock_try_acquire_recursive(lock) __retarget_lock_try_acquire_recursive(lock) DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE) SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk DMA_SxCR_PL_Pos (16U) RCC_SAI2CLKSOURCE_PLLSAI 0x00000000U CAN_F8R2_FB18_Msk (0x1U << CAN_F8R2_FB18_Pos) __DA_FBIT__ 31 DAC_CR_MAMP2_1 (0x2U << DAC_CR_MAMP2_Pos) RTC_TAFCR_TAMPTS_Msk (0x1U << RTC_TAFCR_TAMPTS_Pos) I2C_OAR1_ADD9_Msk (0x1U << I2C_OAR1_ADD9_Pos) USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) CAN_F4R1_FB30 CAN_F4R1_FB30_Msk FMC_SDSR_RE_Msk (0x1U << FMC_SDSR_RE_Pos) _SIGNED signed DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk __HAL_RCC_SDMMC1_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET CAN_FA1R_FACT19_Msk (0x1U << CAN_FA1R_FACT19_Pos) RCC_PLLSAICFGR_PLLSAIP_1 (0x2U << RCC_PLLSAICFGR_PLLSAIP_Pos) DMA_LIFCR_CTCIF2_Msk (0x1U << DMA_LIFCR_CTCIF2_Pos) CAN_FS1R_FSC23_Pos (23U) CAN_RX_FIFO0 (0x00000000U) EXTI_RTSR_TR10_Msk (0x1U << EXTI_RTSR_TR10_Pos) I2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U) SET_BIT(REG,BIT) ((REG) |= (BIT)) I2C_CR2_FREQ_4 (0x10U << I2C_CR2_FREQ_Pos) RCC_CFGR_SW_HSI 0x00000000U CAN_F8R1_FB6_Msk (0x1U << CAN_F8R1_FB6_Pos) DCMI_SR_HSYNC_Pos (0U) __warn_references(sym,msg) __asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous") USB_OTG_DCTL_RWUSIG_Msk (0x1U << USB_OTG_DCTL_RWUSIG_Pos) DAC_DHR12R1_DACC1DHR_Pos (0U) __FLT32X_DECIMAL_DIG__ 17 CAN_F3R2_FB28_Pos (28U) IS_SDIO_CLOCK_EDGE(EDGE) (((EDGE) == SDIO_CLOCK_EDGE_RISING) || ((EDGE) == SDIO_CLOCK_EDGE_FALLING)) GPIO_AF5_SPI1 ((uint8_t)0x05) TIM_RCR_REP_Msk (0xFFU << TIM_RCR_REP_Pos) CAN_TDL0R_DATA3_Pos (24U) USB_OTG_GINTSTS_RSTDET_Msk (0x1U << USB_OTG_GINTSTS_RSTDET_Pos) TIM_CR1_CKD_Msk (0x3U << TIM_CR1_CKD_Pos) CAN_F8R1_FB22_Pos (22U) TIM_OCNIDLESTATE_RESET 0x00000000U RTC_ALRMAR_HU_0 (0x1U << RTC_ALRMAR_HU_Pos) RTC_TSTR_MNT_2 (0x4U << RTC_TSTR_MNT_Pos) __SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLE __HAL_RCC_SPDIFRX_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL, (uint32_t)(__SOURCE__))) __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET __HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLE __HAL_RCC_UART5_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET) HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallback ADC_SQR2_SQ8_3 (0x08U << ADC_SQR2_SQ8_Pos) SPI_CR1_CPHA SPI_CR1_CPHA_Msk __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__) do{ CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE); } while(0U) DMAEN_BITNUMBER 0x03U SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) CAN_FS1R_FSC17_Pos (17U) __USFRACT_EPSILON__ 0x1P-8UHR CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk CAN_F2R2_FB10_Pos (10U) FMC_BTR2_DATAST_4 (0x10U << FMC_BTR2_DATAST_Pos) RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk FMPI2C_CR1_TXIE_Msk (0x1U << FMPI2C_CR1_TXIE_Pos) CAN_F5R2_FB9_Msk (0x1U << CAN_F5R2_FB9_Pos) FMC_BCR1_WAITPOL_Msk (0x1U << FMC_BCR1_WAITPOL_Pos) FMC_BCR1_WAITEN_Pos (13U) SDIO_DATABLOCK_SIZE_32B (SDIO_DCTRL_DBLOCKSIZE_0|SDIO_DCTRL_DBLOCKSIZE_2) USB_OTG_HCDMA_DMAADDR_Pos (0U) RCC_APB2RSTR_SAI1RST_Pos (22U) IS_SDIO_BUS_WIDE(WIDE) (((WIDE) == SDIO_BUS_WIDE_1B) || ((WIDE) == SDIO_BUS_WIDE_4B) || ((WIDE) == SDIO_BUS_WIDE_8B)) FMC_PCR_TAR_2 (0x4U << FMC_PCR_TAR_Pos) __TQ_IBIT__ 0 __HAL_RCC_SDIO_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET) __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_FMPI2C1RST)) RTC_ALRMAR_PM_Pos (22U) CAN_F8R1_FB16_Pos (16U) I2C_CR2_ITBUFEN_Msk (0x1U << I2C_CR2_ITBUFEN_Pos) CAN_F11R2_FB17_Msk (0x1U << CAN_F11R2_FB17_Pos) CAN_F0R1_FB21 CAN_F0R1_FB21_Msk DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk RTC_ALRMAR_PM_Msk (0x1U << RTC_ALRMAR_PM_Pos) USB_OTG_DOEPMSK_EPDM_Pos (1U) I2C_SR1_AF_Pos (10U) IS_CAN_IDTYPE(IDTYPE) (((IDTYPE) == CAN_ID_STD) || ((IDTYPE) == CAN_ID_EXT)) __HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUM CAN_F1R1_FB5_Pos (5U) RTC_ALRMAR_DU_0 (0x1U << RTC_ALRMAR_DU_Pos) CAN_F7R1_FB3_Msk (0x1U << CAN_F7R1_FB3_Pos) SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk CAN_F3R2_FB28 CAN_F3R2_FB28_Msk FMC_SDTR2_TRAS_1 (0x2U << FMC_SDTR2_TRAS_Pos) CAN_F0R1_FB7_Pos (7U) GPIO_AFRH_AFSEL13_Pos (20U) ADC_SMPR1_SMP18_1 (0x2U << ADC_SMPR1_SMP18_Pos) MPU_REGION_SIZE_64B ((uint8_t)0x05) RTC_ALRMBR_HU_3 (0x8U << RTC_ALRMBR_HU_Pos) FLASH_OPTCR_nWRP_2 0x00040000U DMA_CHANNEL_1 0x02000000U FMPI2C_CR1_SMBDEN_Msk (0x1U << FMPI2C_CR1_SMBDEN_Pos) FMPI2C_ISR_ALERT_Pos (13U) __GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLED GPIO_BSRR_BS_9 GPIO_BSRR_BS9 CAN_F3R1_FB9_Msk (0x1U << CAN_F3R1_FB9_Pos) CAN_TXSTATUS_FAILED ((uint8_t)0x00U) DMA_SxFCR_FEIE_Pos (7U) FMC_BTR1_DATAST_2 (0x04U << FMC_BTR1_DATAST_Pos) USB_OTG_DCFG_PERSCHIVL_1 (0x2U << USB_OTG_DCFG_PERSCHIVL_Pos) CAN_F3R1_FB14_Msk (0x1U << CAN_F3R1_FB14_Pos) CAN_F6R2_FB4_Pos (4U) SAI_xCR2_MUTECNT_2 (0x04U << SAI_xCR2_MUTECNT_Pos) __PTRDIFF_T  I2C_SR1_TXE I2C_SR1_TXE_Msk TPI_FIFO1_ITM_bytecount_Pos 27U ADC_SMPR2_SMP7_Pos (21U) _NULL 0 RTCEN_BitNumber RCC_RTCEN_BIT_NUMBER __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x01U) && ((SIZE) < 0x10000U)) RDP_KEY ((uint16_t)0x00A5) RCC_AHB1ENR_GPIOCEN_Pos (2U) __STM32F4xx_HAL_VERSION_RC (0x00U) _IN_ADDR_T_DECLARED  RCC_AHB3ENR_FMCEN_Pos (0U) PVD_IRQn RCC_CIR_LSERDYC_Pos (17U) ADC_SQR3_SQ5_3 (0x08U << ADC_SQR3_SQ5_Pos) USB_OTG_HCCHAR_EPTYP_1 (0x2U << USB_OTG_HCCHAR_EPTYP_Pos) __HAL_RCC_GPIOA_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOARST)) USB_OTG_PCGCCTL_STOPCLK_Msk (0x1U << USB_OTG_PCGCCTL_STOPCLK_Pos) __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15 DCMI_CR_ESS DCMI_CR_ESS_Msk USB_OTG_EPNUM USB_OTG_EPNUM_Msk CAN_F4R1_FB4_Pos (4U) SYSCFG_EXTICR4_EXTI14_PI 0x0800U QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk CAN_TSR_TXOK2_Msk (0x1U << CAN_TSR_TXOK2_Pos) _REENT_INIT_PTR(var) { memset((var), 0, sizeof(*(var))); _REENT_INIT_PTR_ZEROED(var); } IS_RCC_PLLI2SQ_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 15U)) SD_CONTEXT_NONE 0x00000000U SDIO_IT_DATAEND SDIO_STA_DATAEND FLASH_OPTCR_OPTLOCK_Msk (0x1U << FLASH_OPTCR_OPTLOCK_Pos) LSION_BitNumber RCC_LSION_BIT_NUMBER TIM_TRGO_OC2REF ((TIM_CR2_MMS_2 | TIM_CR2_MMS_0)) DMA_LISR_TEIF3_Msk (0x1U << DMA_LISR_TEIF3_Pos) __ULLACCUM_IBIT__ 32 CAN_F7R2_FB19_Pos (19U) USB_OTG_GUSBCFG_TOCAL_Pos (0U) GPIO_AFRL_AFRL4_2 GPIO_AFRL_AFSEL4_2 CAN_FA1R_FACT4_Msk (0x1U << CAN_FA1R_FACT4_Pos) CAN_BS1_8TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0)) DMA_SxCR_PFCTRL_Pos (5U) CAN_F1R1_FB25_Msk (0x1U << CAN_F1R1_FB25_Pos) CAN_TSR_CODE_Pos (24U) CAN_F11R2_FB22_Msk (0x1U << CAN_F11R2_FB22_Pos) USB_OTG_DCFG_DAD_4 (0x10U << USB_OTG_DCFG_DAD_Pos) __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE FMC_BTR2_ACCMOD_0 (0x1U << FMC_BTR2_ACCMOD_Pos) TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) CRC ((CRC_TypeDef *) CRC_BASE) CAN_F10R2_FB18_Pos (18U) CAN_F6R1_FB0_Msk (0x1U << CAN_F6R1_FB0_Pos) CAN_FA1R_FACT24_Msk (0x1U << CAN_FA1R_FACT24_Pos) DMA_LISR_TCIF2_Msk (0x1U << DMA_LISR_TCIF2_Pos) _unused_rand CAN_F9R2_FB11 CAN_F9R2_FB11_Msk FMC_BWTR3_ADDSET_0 (0x1U << FMC_BWTR3_ADDSET_Pos) TIM_SMCR_MSM TIM_SMCR_MSM_Msk TIM_CCMR1_IC2F_Msk (0xFU << TIM_CCMR1_IC2F_Pos) ETH_MMCRGUFCR 0x000001C4U GPIO_AFRL_AFRL5_2 GPIO_AFRL_AFSEL5_2 USB_OTG_GINTMSK_EPMISM_Msk (0x1U << USB_OTG_GINTMSK_EPMISM_Pos) __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() SET_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD) TIM_SR_TIF_Msk (0x1U << TIM_SR_TIF_Pos) __HAL_RCC_WWDG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); UNUSED(tmpreg); } while(0U) USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk FLASH_SECTOR_2 2U __SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLED RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLL SDIO_DLEN_DATALENGTH_Msk (0x1FFFFFFU << SDIO_DLEN_DATALENGTH_Pos) UINT_LEAST16_MAX (__UINT_LEAST16_MAX__) CAN_F2R1_FB6_Msk (0x1U << CAN_F2R1_FB6_Pos) RCC_CIR_LSIRDYF_Pos (0U) CAN_F5R2_FB1 CAN_F5R2_FB1_Msk DMA_SxCR_PSIZE_Pos (11U) USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U) QUADSPI_CR_DFM_Msk (0x1U << QUADSPI_CR_DFM_Pos) __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GENERATE_SWIT() USB_OTG_GUSBCFG_CTXPKT_Msk (0x1U << USB_OTG_GUSBCFG_CTXPKT_Pos) CAN_F6R1_FB23_Msk (0x1U << CAN_F6R1_FB23_Pos) CAN_F2R2_FB8 CAN_F2R2_FB8_Msk RTC_SHIFTR_ADD1S_Msk (0x1U << RTC_SHIFTR_ADD1S_Pos) CAN_TDL2R_DATA0_Msk (0xFFU << CAN_TDL2R_DATA0_Pos) __CMSIS_GCC_USE_REG(r) "r" (r) __RAM_FUNC __attribute__((section(".RamFunc"))) FMPI2C_CR2_PECBYTE_Msk (0x1U << FMPI2C_CR2_PECBYTE_Pos) INT_LEAST32_MAX (__INT_LEAST32_MAX__) MPU_REGION_SIZE_2MB ((uint8_t)0x14) _IOLBF 1 TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) CAN_F9R2_FB12_Pos (12U) UART_FLAG_NE ((uint32_t)USART_SR_NE) USB_OTG_GUSBCFG_PTCI_Msk (0x1U << USB_OTG_GUSBCFG_PTCI_Pos) __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE __PKHTB(ARG1,ARG2,ARG3) ({ uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); if (ARG3 == 0) __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); else __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); __RES; }) GPIO_SPEED_FREQ_LOW 0x00000000U RCC_AHB1ENR_OTGHSEN_Msk (0x1U << RCC_AHB1ENR_OTGHSEN_Pos) IS_TIM_LOCK_LEVEL(LEVEL) (((LEVEL) == TIM_LOCKLEVEL_OFF) || ((LEVEL) == TIM_LOCKLEVEL_1) || ((LEVEL) == TIM_LOCKLEVEL_2) || ((LEVEL) == TIM_LOCKLEVEL_3)) CAN_F13R1_FB13_Pos (13U) ADC_CR1_AWDEN_Msk (0x1U << ADC_CR1_AWDEN_Pos) FMC_BTR3_BUSTURN_3 (0x8U << FMC_BTR3_BUSTURN_Pos) TIM_FLAG_CC2 (TIM_SR_CC2IF) __HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASH RCC_APB2LPENR_SPI1LPEN_Msk (0x1U << RCC_APB2LPENR_SPI1LPEN_Pos) TIM_BDTR_BKP_Msk (0x1U << TIM_BDTR_BKP_Pos) CEC_CFGR_LBPEGEN_Pos (6U) CAN_F10R2_FB7_Pos (7U) __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHOD USB_OTG_HCINT_NYET_Pos (6U) CAN_F9R2_FB25_Msk (0x1U << CAN_F9R2_FB25_Pos) NVIC_PRIORITYGROUP_0 0x00000007U FMC_PCR_PBKEN FMC_PCR_PBKEN_Msk _file CAN_F10R1_FB19_Msk (0x1U << CAN_F10R1_FB19_Pos) USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) GPIO_BSRR_BR7_Pos (23U) TIM_CCMR1_OC1M_1 (0x2U << TIM_CCMR1_OC1M_Pos) SCB_SCR_SLEEPDEEP_Pos 2U __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk CAN_F0R2_FB9_Msk (0x1U << CAN_F0R2_FB9_Pos) FMPI2C_CR1_ERRIE_Pos (7U) CAN_F3R1_FB28_Msk (0x1U << CAN_F3R1_FB28_Pos) CAN_BTR_SILM_Msk (0x1U << CAN_BTR_SILM_Pos) EXTI_SWIER_SWIER9_Msk (0x1U << EXTI_SWIER_SWIER9_Pos) __HAL_RCC_SYSCFG_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST)) READ_REG(REG) ((REG)) ADC_SMPR2_SMP2_2 (0x4U << ADC_SMPR2_SMP2_Pos) USB_OTG_DIEPEACHMSK1_TOM_Pos (3U) SPI1 ((SPI_TypeDef *) SPI1_BASE) ADC_SQR3_SQ1_4 (0x10U << ADC_SQR3_SQ1_Pos) FMC_BWTR1_ACCMOD FMC_BWTR1_ACCMOD_Msk FMC_PCR_PTYP_Msk (0x1U << FMC_PCR_PTYP_Pos) __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk TIM_OR_TI4_RMP_1 (0x2U << TIM_OR_TI4_RMP_Pos) CAN_F3R2_FB7 CAN_F3R2_FB7_Msk CAN_RF1R_FOVR1_Pos (4U) CAN_FFA1R_FFA0_Pos (0U) EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk USART_SR_LBD_Pos (8U) DCMI_FLAG_OVFMI DCMI_FLAG_OVRMI TPI_ITATBCTR0_ATREADY_Msk (0x1UL ) ADC_SQR2_SQ10_3 (0x08U << ADC_SQR2_SQ10_Pos) EXTI_EMR_MR20_Msk (0x1U << EXTI_EMR_MR20_Pos) CAN_TSR_TME0_Msk (0x1U << CAN_TSR_TME0_Pos) USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U) GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEED6_1 RCC_PLLCFGR_RST_VALUE 0x24003010U IS_CAN_RX_FIFO(FIFO) (((FIFO) == CAN_RX_FIFO0) || ((FIFO) == CAN_RX_FIFO1)) USB_OTG_HCSPLT_HUBADDR_Pos (7U) FLASH_OPTCR_nWRP_0 0x00010000U RTC_TR_PM_Pos (22U) HAL_CAN_ERROR_TX_ALST2 (0x00008000U) HAL_GetTickPrio CAN_F8R1_FB25 CAN_F8R1_FB25_Msk IS_MPU_ACCESS_SHAREABLE(STATE) (((STATE) == MPU_ACCESS_SHAREABLE) || ((STATE) == MPU_ACCESS_NOT_SHAREABLE)) __FLT32_MAX__ 3.4028234663852886e+38F32 DMA_SxCR_HTIE_Pos (3U) CAN_F5R2_FB10 CAN_F5R2_FB10_Msk SDIO_CLKCR_HWFC_EN_Pos (14U) CAN_FM1R_FBM3_Pos (3U) PWR_CR_OFFSET 0x00U CAN_F10R1_FB24_Msk (0x1U << CAN_F10R1_FB24_Pos) ADC_CR2_JEXTSEL_0 (0x1U << ADC_CR2_JEXTSEL_Pos) GPIO_BSRR_BS_3 GPIO_BSRR_BS3 USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk GPIO_BRR_BR6_Pos (6U) CAN_F2R1_FB1 CAN_F2R1_FB1_Msk RCC_CLOCKTYPE_HCLK 0x00000002U FMC_PATT_ATTHIZ2_3 (0x08U << FMC_PATT_ATTHIZ2_Pos) CAN_F1R1_FB13_Pos (13U) ADC_SMPR2_SMP6_1 (0x2U << ADC_SMPR2_SMP6_Pos) CAN_F4R2_FB27 CAN_F4R2_FB27_Msk GPIO_ODR_OD8 GPIO_ODR_OD8_Msk CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk RTC_DR_YT_0 (0x1U << RTC_DR_YT_Pos) __cleanup ADC_JSQR_JSQ3_0 (0x01U << ADC_JSQR_JSQ3_Pos) CAN_F0R2_FB28_Pos (28U) CAN_F10R1_FB15 CAN_F10R1_FB15_Msk DMA_LIFCR_CTEIF0_Pos (3U) RTC_TAFCR_TAMP1TRG_Msk (0x1U << RTC_TAFCR_TAMP1TRG_Pos) TIM5 ((TIM_TypeDef *) TIM5_BASE) QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFU << QUADSPI_PSMAR_MATCH_Pos) CAN_F12R2_FB1 CAN_F12R2_FB1_Msk PWR_CR_FPDS_Msk (0x1U << PWR_CR_FPDS_Pos) CAN_F7R1_FB28_Msk (0x1U << CAN_F7R1_FB28_Pos) WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAA RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) GPIO_MODER_MODE12_Pos (24U) TIM_CR2_OIS3_Msk (0x1U << TIM_CR2_OIS3_Pos) CAN_F0R2_FB12_Msk (0x1U << CAN_F0R2_FB12_Pos) TPI_FIFO0_ETM_bytecount_Pos 24U CAN_F13R2_FB21 CAN_F13R2_FB21_Msk __HAL_RCC_UART5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN)) DMA_LIFCR_CHTIF0_Pos (4U) __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTED __SDIO_ENABLE_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->MASK |= (__INTERRUPT__)) GPIO_PIN_2 ((uint16_t)0x0004) PWR_MODE_NORMAL PWR_PVD_MODE_NORMAL HAL_CAN_ERROR_TIMEOUT (0x00020000U) GPIO_AF8_SAI2 ((uint8_t)0x08) EXTI_PR_PR18 EXTI_PR_PR18_Msk USB_OTG_GINTSTS_ISOODRP_Pos (14U) EXTI_RTSR_TR2_Pos (2U) TIM_CCER_CC3E_Pos (8U) ADC_CR2_EOCS_Msk (0x1U << ADC_CR2_EOCS_Pos) EXTI_EMR_MR8_Msk (0x1U << EXTI_EMR_MR8_Pos) USB_OTG_GOTGCTL_DHNPEN_Pos (11U) CAN_F2R2_FB4_Pos (4U) CAN_F1R1_FB3 CAN_F1R1_FB3_Msk TIM12_BASE (APB1PERIPH_BASE + 0x1800U) TIM_CCMR1_IC1F_0 (0x1U << TIM_CCMR1_IC1F_Pos) SAI_xFRCR_FSALL_2 (0x04U << SAI_xFRCR_FSALL_Pos) TPI_FIFO1_ETM_ATVALID_Pos 26U CAN_F0R2_FB3 CAN_F0R2_FB3_Msk SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk DWT_FUNCTION_DATAVADDR0_Pos 12U FMPI2C_CR1_RXDMAEN_Pos (15U) __FLT32_MAX_EXP__ 128 CAN_F3R1_FB23_Pos (23U) CAN_F13R2_FB1_Msk (0x1U << CAN_F13R2_FB1_Pos) __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE FMPI2C_CR1_SMBHEN_Pos (20U) SPDIFRX_IMR_CSRNEIE_Pos (1U) CAN_F10R2_FB22 CAN_F10R2_FB22_Msk DCMI_DR_BYTE0_Pos (0U) CAN_TI0R_EXID_Pos (3U) CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpReg CAN_F10R1_FB4_Msk (0x1U << CAN_F10R1_FB4_Pos) DMA_LISR_HTIF3_Msk (0x1U << DMA_LISR_HTIF3_Pos) FMC_BCR4_WAITPOL FMC_BCR4_WAITPOL_Msk CAN_F0R2_FB18 CAN_F0R2_FB18_Msk CAN_ID_EXT (0x00000004U) __HAL_RCC_CAN1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN); UNUSED(tmpreg); } while(0U) CAN_FA1R_FACT27_Pos (27U) __HAL_RCC_GPIOA_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOAEN)) != RESET) __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET CAN_TSR_LOW2_Msk (0x1U << CAN_TSR_LOW2_Pos) FPU_MVFR0_A_SIMD_registers_Pos 0U __SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESET FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSR FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk CAN_TDL2R_DATA2_Msk (0xFFU << CAN_TDL2R_DATA2_Pos) SDIO_CLKCR_NEGEDGE_Msk (0x1U << SDIO_CLKCR_NEGEDGE_Pos) QUADSPI_CCR_DCYC_Pos (18U) FMC_BWTR2_ADDHLD_0 (0x1U << FMC_BWTR2_ADDHLD_Pos) USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U) OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0 EXTI_FTSR_TR9_Msk (0x1U << EXTI_FTSR_TR9_Pos) FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk FMC_SDTR2_TRCD_2 (0x4U << FMC_SDTR2_TRCD_Pos) TIM_CCER_CC2NP_Msk (0x1U << TIM_CCER_CC2NP_Pos) USB_OTG_HPTXSTS_PTXQTOP_0 (0x01U << USB_OTG_HPTXSTS_PTXQTOP_Pos) GPIO_AFRL_AFRL5_1 GPIO_AFRL_AFSEL5_1 CAN_BTR_SILM CAN_BTR_SILM_Msk CAN_TX_MAILBOX0 (0x00000001U) SYSCFG_EXTICR2_EXTI6_PJ 0x0900U USB_OTG_GINTMSK_SOFM_Pos (3U) __UACCUM_MAX__ 0XFFFFFFFFP-16UK PWR_CR_PLS_2 (0x4U << PWR_CR_PLS_Pos) RCC_APB2LPENR_SAI2LPEN RCC_APB2LPENR_SAI2LPEN_Msk __HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2 GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk __CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLE RCC_CR_PLLON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLON_BIT_NUMBER * 4U)) USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U) SDMMC_CMD0TIMEOUT SDIO_CMD0TIMEOUT USB_OTG_HCINT_STALL_Pos (3U) ADC_DR_DATA_Msk (0xFFFFU << ADC_DR_DATA_Pos) RCC_APB2ENR_SPI4EN_Pos (13U) CAN_F9R1_FB16_Msk (0x1U << CAN_F9R1_FB16_Pos) TIMEVAL_TO_TIMESPEC(tv,ts) do { (ts)->tv_sec = (tv)->tv_sec; (ts)->tv_nsec = (tv)->tv_usec * 1000; } while (0) TIM_SMCR_TS_1 (0x2U << TIM_SMCR_TS_Pos) TIM_EGR_CC1G_Msk (0x1U << TIM_EGR_CC1G_Pos) CAN_F13R2_FB25_Msk (0x1U << CAN_F13R2_FB25_Pos) DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk TIM_CR2_CCPC TIM_CR2_CCPC_Msk RCC_DCKCFGR2_CK48MSEL_Pos (27U) SDIO_FIFO_FIFODATA SDIO_FIFO_FIFODATA_Msk DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U) LPLVDS_BitNumber LPLVDS_BIT_NUMBER __TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLE CAN_F2R1_FB11 CAN_F2R1_FB11_Msk __HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESET GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEED7_0 CAN_ESR_LEC_2 (0x4U << CAN_ESR_LEC_Pos) USB_OTG_GINTSTS_OTGINT_Msk (0x1U << USB_OTG_GINTSTS_OTGINT_Pos) SPI_TIMODE_ENABLED SPI_TIMODE_ENABLE CAN_IT_RX_FIFO0_FULL ((uint32_t)CAN_IER_FFIE0) CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk CAN_F12R2_FB11 CAN_F12R2_FB11_Msk __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET SDIO_CMD_WAITRESP_0 (0x1U << SDIO_CMD_WAITRESP_Pos) HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDown CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk CAN_F9R2_FB1_Pos (1U) __UINTPTR_MAX__ 0xffffffffU USB_OTG_GINTMSK_OEPINT_Pos (19U) IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) || ((LEVEL) == OB_RDP_LEVEL_1) || ((LEVEL) == OB_RDP_LEVEL_2)) USB_OTG_HCCHAR_DAD_1 (0x02U << USB_OTG_HCCHAR_DAD_Pos) DWT_CTRL_EXCTRCENA_Pos 16U CAN_F10R1_FB8_Pos (8U) __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfig SysTick_VAL_CURRENT_Msk (0xFFFFFFUL ) RCC_APB1RSTR_I2C1RST_Pos (21U) FMC_SDTR1_TXSR_3 (0x8U << FMC_SDTR1_TXSR_Pos) USB_OTG_DCTL_RWUSIG_Pos (0U) RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1 DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUE LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLING CAN_F13R1_FB12_Msk (0x1U << CAN_F13R1_FB12_Pos) CAN_MCR_ABOM_Pos (6U) ADC_CCR_DMA ADC_CCR_DMA_Msk SPDIFRX_CR_RXDMAEN_Msk (0x1U << SPDIFRX_CR_RXDMAEN_Pos) SDMMC_CMD_SEND_WRITE_PROT ((uint8_t)30) CAN_F5R2_FB21 CAN_F5R2_FB21_Msk __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE IWDG_PR_PR_Pos (0U) RTC_ALRMBSSR_MASKSS_Msk (0xFU << RTC_ALRMBSSR_MASKSS_Pos) FLASH_FLAG_BSY FLASH_SR_BSY SDMMC_CMD_ERASE_GRP_END ((uint8_t)36) __HAL_RCC_GPIOF_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST)) RTC_BKP4R_Pos (0U) DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U) FMC_BWTR2_ADDSET_1 (0x2U << FMC_BWTR2_ADDSET_Pos) FMC_BWTR1_BUSTURN_3 (0x8U << FMC_BWTR1_BUSTURN_Pos) TIM_EGR_CC3G_Pos (3U) CEC_IER_RXACKEIE_Msk (0x1U << CEC_IER_RXACKEIE_Pos) EXTI_PR_PR21_Msk (0x1U << EXTI_PR_PR21_Pos) stdout (_REENT->_stdout) SDIO_DATABLOCK_SIZE_256B SDIO_DCTRL_DBLOCKSIZE_3 SAI_xCR1_MCKDIV_0 (0x1U << SAI_xCR1_MCKDIV_Pos) CAN_F10R1_FB13_Pos (13U) SPDIFRX_DR1_C_Pos (3U) OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIG __UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLED HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrive GPIO_ODR_OD1_Msk (0x1U << GPIO_ODR_OD1_Pos) RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk CAN_F13R1_FB7_Pos (7U) RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1 RCC_DCKCFGR_PLLSAIDIVQ_Pos (8U) ADC_CSR_OVR3_Msk (0x1U << ADC_CSR_OVR3_Pos) CAN_F9R1_FB24 CAN_F9R1_FB24_Msk UINT64_MAX (__UINT64_MAX__) TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk RCC_APB1ENR_I2C1EN_Pos (21U) CAN_F3R1_FB29 CAN_F3R1_FB29_Msk FLASH_SECTOR_3 3U SDIO_STA_TXUNDERR SDIO_STA_TXUNDERR_Msk __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE CAN_TSR_TXOK1_Pos (9U) USB_OTG_HPRT_PSUSP_Msk (0x1U << USB_OTG_HPRT_PSUSP_Pos) __USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLED CAN_IT_RX_FIFO0_MSG_PENDING ((uint32_t)CAN_IER_FMPIE0) WWDG_CFR_W_2 (0x04U << WWDG_CFR_W_Pos) ADC_CSR_EOC1 ADC_CSR_EOC1_Msk SPI_SR_OVR_Pos (6U) FMC_BCR3_ASYNCWAIT FMC_BCR3_ASYNCWAIT_Msk CAN_F4R2_FB13_Pos (13U) __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL SPI_SR_CHSIDE_Pos (2U) DMA_HIFCR_CTCIF5_Msk (0x1U << DMA_HIFCR_CTCIF5_Pos) CAN_F10R2_FB16_Pos (16U) USB_OTG_GLOBAL_BASE 0x000U GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk EXTI_FTSR_TR14_Msk (0x1U << EXTI_FTSR_TR14_Pos) RTC_ALRMBR_DT_Pos (28U) I2C3_ER_IRQn CEC_ISR_RXACKE_Pos (6U) FMPI2C_TXDR_TXDATA_Msk (0xFFU << FMPI2C_TXDR_TXDATA_Pos) CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk CAN_TSR_TERR2_Pos (19U) CAN_IER_BOFIE CAN_IER_BOFIE_Msk ADC_CDR_DATA2_Msk (0xFFFFU << ADC_CDR_DATA2_Pos) __HAL_RCC_ADC2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN); UNUSED(tmpreg); } while(0U) RTC_BKP16R_Pos (0U) GPIO_IDR_ID7_Msk (0x1U << GPIO_IDR_ID7_Pos) __HAL_RCC_CEC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CECLPEN)) __HAL_RCC_SDIO_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET) GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14 CAN_FS1R_FSC11_Msk (0x1U << CAN_FS1R_FSC11_Pos) CAN_F10R1_FB30_Pos (30U) FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATION TIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED DWT_FUNCTION_MATCHED_Pos 24U CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT)) GPIO_OTYPER_OT11_Pos (11U) IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) FMPI2C_ICR_ALERTCF_Msk (0x1U << FMPI2C_ICR_ALERTCF_Pos) TIM_FLAG_CC4 (TIM_SR_CC4IF) CAN_F5R2_FB23_Msk (0x1U << CAN_F5R2_FB23_Pos) CAN_MSR_RX_Msk (0x1U << CAN_MSR_RX_Pos) IS_RCC_PLLI2SP_VALUE(VALUE) (((VALUE) == RCC_PLLI2SP_DIV2) || ((VALUE) == RCC_PLLI2SP_DIV4) || ((VALUE) == RCC_PLLI2SP_DIV6) || ((VALUE) == RCC_PLLI2SP_DIV8)) CAN_FS1R_FSC_Msk (0xFFFFFFFU << CAN_FS1R_FSC_Pos) GPIO_OSPEEDR_OSPEED6_0 (0x1U << GPIO_OSPEEDR_OSPEED6_Pos) CAN_IER_WKUIE_Pos (16U) CAN_F8R2_FB6_Msk (0x1U << CAN_F8R2_FB6_Pos) LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISING CAN_F5R1_FB15 CAN_F5R1_FB15_Msk FMC_BCR1_WAITCFG_Pos (11U) IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FILTER_FIFO0) || ((FIFO) == CAN_FILTER_FIFO1)) HASH_AlgoMode_HASH HASH_ALGOMODE_HASH CAN_F12R1_FB27_Msk (0x1U << CAN_F12R1_FB27_Pos) DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk RCC_CRS_TRIMOV RCC_CRS_TRIMOVF RCC_APB2RSTR_SPI4RST_Msk (0x1U << RCC_APB2RSTR_SPI4RST_Pos) CAN_F13R1_FB22 CAN_F13R1_FB22_Msk CAN_F6R2_FB23_Pos (23U) __HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSB DAC_CR_MAMP1_2 (0x4U << DAC_CR_MAMP1_Pos) WCHAR_MIN (__WCHAR_MIN__) ADC_SQR1_SQ13_4 (0x10U << ADC_SQR1_SQ13_Pos) USB_OTG_PCGCCTL_GATECLK_Pos (1U) FMC_BCR3_BURSTEN_Msk (0x1U << FMC_BCR3_BURSTEN_Pos) CAN_F12R1_FB17_Pos (17U) CARD_SDSC 0x00000000U DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk __HAL_TIM_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__)) __HAL_SMBUS_GENERATE_START SMBUS_GENERATE_START FMC_PATT_ATTHIZ2_1 (0x02U << FMC_PATT_ATTHIZ2_Pos) SDIO_STA_DATAEND SDIO_STA_DATAEND_Msk MPU_RASR_TEX_Pos 19U __STM32F4xx_HAL_GPIO_EX_H  RTC_CR_ALRAIE_Msk (0x1U << RTC_CR_ALRAIE_Pos) RTC_ISR_ALRBWF_Msk (0x1U << RTC_ISR_ALRBWF_Pos) GPIO_BSRR_BR15_Msk (0x1U << GPIO_BSRR_BR15_Pos) GPIO_AFRL_AFSEL2_2 (0x4U << GPIO_AFRL_AFSEL2_Pos) __HAL_RCC_TIM1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); UNUSED(tmpreg); } while(0U) __CC_SUPPORTS___INLINE__ 1 __HAL_RCC_UART4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN)) RTC_ALRMAR_MSK2_Pos (15U) EXTI_PR_PR1_Pos (1U) RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLL FMC_BCR1_MTYP FMC_BCR1_MTYP_Msk USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk CAN_F5R2_FB3 CAN_F5R2_FB3_Msk SPDIFRX_CR_CHSEL_Msk (0x1U << SPDIFRX_CR_CHSEL_Pos) FMC_BWTR2_ADDSET FMC_BWTR2_ADDSET_Msk __HAL_I2C_SPEED_FAST I2C_SPEED_FAST RCC_CR_PLLSAIRDY_Msk (0x1U << RCC_CR_PLLSAIRDY_Pos) __FLT_MIN__ 1.1754943508222875e-38F GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEED2_0 SPDIFRX_IMR_PERRIE SPDIFRX_IMR_PERRIE_Msk USB_OTG_GLPMCFG_BESLTHRS_Pos (8U) GPIO_MODE_OUTPUT_OD 0x00000011U __ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLE __FLT32X_DIG__ 15 USB_OTG_HCINTMSK_FRMORM_Pos (9U) GPIO_IDR_IDR_0 GPIO_IDR_ID0 RTC_ISR_ALRBWF_Pos (1U) RTC_CR_REFCKON_Pos (4U) RTC_TSDR_DT_Msk (0x3U << RTC_TSDR_DT_Pos) GPIO_BRR_BR7 GPIO_BRR_BR7_Msk SAI_xCR2_CPL_Msk (0x1U << SAI_xCR2_CPL_Pos) USB_OTG_DIEPCTL_TXFNUM_1 (0x2U << USB_OTG_DIEPCTL_TXFNUM_Pos) CAN_F7R2_FB3_Msk (0x1U << CAN_F7R2_FB3_Pos) RCC_DCKCFGR2_SDIOSEL_Pos (28U) GPIO_AFRH_AFSEL11_0 (0x1U << GPIO_AFRH_AFSEL11_Pos) __GNUCLIKE___TYPEOF 1 SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk TIM_SR_CC2IF TIM_SR_CC2IF_Msk CAN_F3R2_FB22_Msk (0x1U << CAN_F3R2_FB22_Pos) ADC_SMPR1_SMP17_0 (0x1U << ADC_SMPR1_SMP17_Pos) CAN_F0R1_FB23_Pos (23U) FMC_PATT_ATTWAIT2_Msk (0xFFU << FMC_PATT_ATTWAIT2_Pos) GPIO_AFRL_AFRL5_0 GPIO_AFRL_AFSEL5_0 RTC_TAFCR_TAMPFREQ_1 (0x2U << RTC_TAFCR_TAMPFREQ_Pos) TIM_DIER_CC4IE_Pos (4U) __result_use_check __attribute__((__warn_unused_result__)) SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk CAN_F3R2_FB9_Msk (0x1U << CAN_F3R2_FB9_Pos) TIM_SR_CC4OF_Msk (0x1U << TIM_SR_CC4OF_Pos) RCC_AHB1RSTR_OTGHRST_Msk (0x1U << RCC_AHB1RSTR_OTGHRST_Pos) FLASH_OPTCR_BOR_LEV_1 0x00000008U __UINTMAX_TYPE__ long long unsigned int TIM_CLOCKSOURCE_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1) __lock_close_recursive(lock) __retarget_lock_close_recursive(lock) EXTI_RTSR_TR18_Msk (0x1U << EXTI_RTSR_TR18_Pos) __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE DBGMCU_CR_DBG_STOP_Pos (1U) GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2 CAN_RDL1R_DATA3_Pos (24U) IS_CAN_TX_MAILBOX_LIST(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= (CAN_TX_MAILBOX0 | CAN_TX_MAILBOX1 | CAN_TX_MAILBOX2)) SYSCFG_EXTICR1_EXTI1_PB 0x0010U TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORS CAN_F1R2_FB13 CAN_F1R2_FB13_Msk SPI_CR1_SSI_Msk (0x1U << SPI_CR1_SSI_Pos) GPIO_MODER_MODER12_Pos (24U) RCC_PLLVCO_INPUT_MAX 2100000U GPIO_BSRR_BR5_Pos (21U) CAN_F6R2_FB20 CAN_F6R2_FB20_Msk RTC_BKP16R_Msk (0xFFFFFFFFU << RTC_BKP16R_Pos) ADC_JSQR_JSQ4_2 (0x04U << ADC_JSQR_JSQ4_Pos) TIM_DMABASE_CNT 0x00000009U TIM_DMABASE_OR 0x00000013U CAN_F0R2_FB25 CAN_F0R2_FB25_Msk CAN_F9R1_FB2_Pos (2U) DAC_CR_WAVE1 DAC_CR_WAVE1_Msk ETH_MMCRFAECR 0x00000198U FMPI2C_ISR_PECERR_Msk (0x1U << FMPI2C_ISR_PECERR_Pos) FMC_SDSR_RE FMC_SDSR_RE_Msk CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk SDIO_IT_RXOVERR SDIO_STA_RXOVERR SYSCFG_EXTICR2_EXTI4_PA 0x0000U FMC_SDCR2_NB FMC_SDCR2_NB_Msk RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk CAN_F13R1_FB15_Pos (15U) SDIO_DCOUNT_DATACOUNT_Pos (0U) QUADSPI_CCR_ABMODE_0 (0x1U << QUADSPI_CCR_ABMODE_Pos) CAN_F6R2_FB0_Msk (0x1U << CAN_F6R2_FB0_Pos) SAI_xCR2_FTH_0 (0x1U << SAI_xCR2_FTH_Pos) TIM_EventSource_Break TIM_EVENTSOURCE_BREAK GPIO_BRR_BR8_Pos (8U) __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET SYSCFG_BASE (APB2PERIPH_BASE + 0x3800U) CAN_F13R2_FB13_Pos (13U) CAN_F11R2_FB20_Pos (20U) RTC_TSDR_MU_Pos (8U) __USACCUM_FBIT__ 8 NOR_SUCCESS HAL_NOR_STATUS_SUCCESS SYSCFG_EXTICR2_EXTI5_PC 0x0020U SCB_CCR_UNALIGN_TRP_Pos 3U USB_OTG_GLPMCFG_LPMRSP_Pos (13U) CAN_F2R2_FB6_Msk (0x1U << CAN_F2R2_FB6_Pos) SDIO_STA_TXFIFOF SDIO_STA_TXFIFOF_Msk ADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1 USB_OTG_GUSBCFG_TOCAL_0 (0x1U << USB_OTG_GUSBCFG_TOCAL_Pos) RCC_APB2LPENR_SAI1LPEN_Msk (0x1U << RCC_APB2LPENR_SAI1LPEN_Pos) ADC_CR2_DDS_Pos (9U) DMA_HIFCR_CTCIF7_Msk (0x1U << DMA_HIFCR_CTCIF7_Pos) APSR_C_Msk (1UL << APSR_C_Pos) I2C_CR1_SMBUS_Pos (1U) __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__) do{ SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE; } while(0U) RCC_CSR_LSION_Msk (0x1U << RCC_CSR_LSION_Pos) CAN_F0R2_FB16_Msk (0x1U << CAN_F0R2_FB16_Pos) GPIO_PUPDR_PUPD9_0 (0x1U << GPIO_PUPDR_PUPD9_Pos) RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2 __HAL_RCC_GPIOG_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET) RTC_TSDR_WDU RTC_TSDR_WDU_Msk __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN)) HAL_BUSY USART_SR_FE_Pos (1U) RCC_PLLDIV_4 RCC_PLL_DIV4 __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET RTC_TAFCR_TAMPPUDIS_Pos (15U) GPIOH ((GPIO_TypeDef *) GPIOH_BASE) CAN_F2R1_FB27_Pos (27U) _REENT_RAND48_ADD(ptr) ((ptr)->_new._reent._r48._add) __OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET CAN_F9R2_FB16 CAN_F9R2_FB16_Msk USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk CAN_F1R1_FB10_Msk (0x1U << CAN_F1R1_FB10_Pos) RCC_CFGR_MCO1PRE_Msk (0x7U << RCC_CFGR_MCO1PRE_Pos) GPIO_MODER_MODER9_Msk (0x3U << GPIO_MODER_MODER9_Pos) CAN_F2R2_FB11 CAN_F2R2_FB11_Msk FMC_Bank1 ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE) RCC_CIR_HSERDYIE_Msk (0x1U << RCC_CIR_HSERDYIE_Pos) __htonl(_x) __bswap32(_x) SYSCFG_EXTICR1_EXTI0_Msk (0xFU << SYSCFG_EXTICR1_EXTI0_Pos) TIM_CR2_MMS TIM_CR2_MMS_Msk TIM_INPUTCHANNELPOLARITY_RISING 0x00000000U CAN_RDH1R_DATA7_Msk (0xFFU << CAN_RDH1R_DATA7_Pos) RTC_CR_ADD1H_Pos (16U) ADC_CR1_AWDCH_4 (0x10U << ADC_CR1_AWDCH_Pos) USB_OTG_DOEPCTL_NAKSTS_Pos (17U) DMA_SxNDT_10 (0x0400U << DMA_SxNDT_Pos) CAN_F11R2_FB2 CAN_F11R2_FB2_Msk FMC_BCR3_ASYNCWAIT_Pos (15U) CAN_F13R2_FB30_Pos (30U) __HAL_RCC_RNG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN)) RCC_APB1ENR_TIM6EN_Pos (4U) SRAM2_BASE 0x2001C000U IWDG_PR_PR_0 (0x1U << IWDG_PR_PR_Pos) DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) FMC_PCR_ECCPS_Msk (0x7U << FMC_PCR_ECCPS_Pos) __HAL_RCC_UART5_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN)) RCC_APB2LPENR_ADC3LPEN RCC_APB2LPENR_ADC3LPEN_Msk USB_OTG_EPNUM_2 (0x4U << USB_OTG_EPNUM_Pos) RCC_SSCGR_INCSTEP_Pos (13U) _REENT_CHECK_EMERGENCY(ptr)  OB_WRP_SECTOR_0 0x00000001U FMPI2C_CR1_ADDRIE FMPI2C_CR1_ADDRIE_Msk CAN_F11R1_FB0_Msk (0x1U << CAN_F11R1_FB0_Pos) USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk CR_FPDS_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (FPDS_BIT_NUMBER * 4U)) xPSR_IT_Msk (3UL << xPSR_IT_Pos) CAN_FM1R_FBM27_Pos (27U) GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3 SAI_xCR1_MODE SAI_xCR1_MODE_Msk FMC_BTR4_ADDSET_3 (0x8U << FMC_BTR4_ADDSET_Pos) __HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAIT FMC_SDSR_BUSY_Msk (0x1U << FMC_SDSR_BUSY_Pos) __TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLED CAN_TSR_LOW1 CAN_TSR_LOW1_Msk GPIO_MODE_AF_OD 0x00000012U __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE GPIO_OSPEEDR_OSPEED0_Msk (0x3U << GPIO_OSPEEDR_OSPEED0_Pos) ADC_SQR2_SQ7_1 (0x02U << ADC_SQR2_SQ7_Pos) GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7 HAL_PWR_PVDConfig HAL_PWR_ConfigPVD TPI_TRIGGER_TRIGGER_Msk (0x1UL ) RCC_APB1LPENR_TIM12LPEN_Msk (0x1U << RCC_APB1LPENR_TIM12LPEN_Pos) RCC_CFGR_PPRE1_2 (0x4U << RCC_CFGR_PPRE1_Pos) CAN_F1R2_FB13_Pos (13U) CAN_F0R2_FB5_Pos (5U) __DBL_MIN_EXP__ (-1021) USART_CR3_HDSEL USART_CR3_HDSEL_Msk USB_OTG_DOEPINT_STUP_Msk (0x1U << USB_OTG_DOEPINT_STUP_Pos) EXTI_IMR_MR20_Msk (0x1U << EXTI_IMR_MR20_Pos) __LONG_MAX__ 0x7fffffffL SYSCFG_EXTICR2_EXTI7_PF 0x5000U CAN_F9R1_FB31 CAN_F9R1_FB31_Msk USB_OTG_DSTS_EERR_Msk (0x1U << USB_OTG_DSTS_EERR_Pos) USART_SR_IDLE USART_SR_IDLE_Msk RTC_ALRMAR_ST_2 (0x4U << RTC_ALRMAR_ST_Pos) TIM_CCER_CC3P_Pos (9U) CAN_F9R2_FB10_Msk (0x1U << CAN_F9R2_FB10_Pos) USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk RCC_PLLSAIDIVR_16 0x00030000U RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk TIM_CCMR1_OC2M_Msk (0x7U << TIM_CCMR1_OC2M_Pos) QUADSPI_DR_DATA_Pos (0U) RCC_AHB1RSTR_GPIOBRST_Pos (1U) RCC_APB1RSTR_TIM7RST_Msk (0x1U << RCC_APB1RSTR_TIM7RST_Pos) __HAL_RCC_I2C1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); UNUSED(tmpreg); } while(0U) USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk GPIO_OSPEEDR_OSPEED11_1 (0x2U << GPIO_OSPEEDR_OSPEED11_Pos) IS_TIM_REMAP(TIM_REMAP) (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO)|| ((TIM_REMAP) == TIM_TIM2_ETH_PTP)|| ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)|| ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)|| ((TIM_REMAP) == TIM_TIM5_GPIO)|| ((TIM_REMAP) == TIM_TIM5_LSI)|| ((TIM_REMAP) == TIM_TIM5_LSE)|| ((TIM_REMAP) == TIM_TIM5_RTC)|| ((TIM_REMAP) == TIM_TIM11_GPIO)|| ((TIM_REMAP) == TIM_TIM11_SPDIFRX)|| ((TIM_REMAP) == TIM_TIM11_HSE)) IS_TIM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3) || ((CHANNEL) == TIM_CHANNEL_4) || ((CHANNEL) == TIM_CHANNEL_ALL)) EXTI_IMR_MR7 EXTI_IMR_MR7_Msk I2C_CR2_FREQ_Msk (0x3FU << I2C_CR2_FREQ_Pos) USB_OTG_HPTXSTS_PTXQSAV_3 (0x08U << USB_OTG_HPTXSTS_PTXQSAV_Pos) CAN_F1R2_FB17_Msk (0x1U << CAN_F1R2_FB17_Pos) CAN_IER_ERRIE_Pos (15U) RCC_CIR_LSIRDYC_Msk (0x1U << RCC_CIR_LSIRDYC_Pos) SRAM_BB_BASE SRAM1_BB_BASE CAN_F8R1_FB18_Msk (0x1U << CAN_F8R1_FB18_Pos) IS_SDIO_TRANSFER_MODE(MODE) (((MODE) == SDIO_TRANSFER_MODE_BLOCK) || ((MODE) == SDIO_TRANSFER_MODE_STREAM)) __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET CAN_F12R2_FB11_Msk (0x1U << CAN_F12R2_FB11_Pos) FMC_SDSR_RE_Pos (0U) SAI1_Block_A_BASE (SAI1_BASE + 0x004U) CAN_F0R2_FB0_Msk (0x1U << CAN_F0R2_FB0_Pos) QUADSPI_SR_TEF_Msk (0x1U << QUADSPI_SR_TEF_Pos) EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk __FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32x _BSDTYPES_DEFINED  RTC_ALRMBR_MSK2_Msk (0x1U << RTC_ALRMBR_MSK2_Pos) CAN_F3R2_FB23_Pos (23U) USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk SYSCFG_PMC_ADC1DC2_Pos (16U) TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk ___int32_t_defined 1 USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk DMA_SxCR_HTIE_Msk (0x1U << DMA_SxCR_HTIE_Pos) HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCplt CAN_TI1R_EXID_Pos (3U) USART_SR_TC_Pos (6U) FMPI2C_TIMINGR_PRESC_Pos (28U) ADC_SQR3_SQ4_1 (0x02U << ADC_SQR3_SQ4_Pos) CAN_F12R1_FB9_Msk (0x1U << CAN_F12R1_FB9_Pos) OB_STDBY_NO_RST ((uint8_t)0x80) TIM_DMAR_DMAB_Msk (0xFFFFU << TIM_DMAR_DMAB_Pos) SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk __HAL_RCC_APB1_RELEASE_RESET() (RCC->APB1RSTR = 0x00U) ADC_CSR_JEOC1_Msk (0x1U << ADC_CSR_JEOC1_Pos) RTC_ISR_TAMP1F_Pos (13U) GPIO_AF10_OTG_FS ((uint8_t)0x0A) HSION_BitNumber RCC_HSION_BIT_NUMBER CAN_F9R1_FB6 CAN_F9R1_FB6_Msk CAN_F5R1_FB22 CAN_F5R1_FB22_Msk QUADSPI_DCR_CKMODE_Msk (0x1U << QUADSPI_DCR_CKMODE_Pos) __QQ_IBIT__ 0 RCC_CR_HSITRIM_Msk (0x1FU << RCC_CR_HSITRIM_Pos) CEC_IER_ARBLSTIE CEC_IER_ARBLSTIE_Msk CAN_FS1R_FSC12_Pos (12U) GPIO_BSRR_BR7_Msk (0x1U << GPIO_BSRR_BR7_Pos) I2C_CR2_ITERREN_Pos (8U) SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE) DCMI_SR_FNE DCMI_SR_FNE_Msk PWR_REGULATOR_VOLTAGE_SCALE2 PWR_CR_VOS_1 IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 CAN_F8R2_FB29 CAN_F8R2_FB29_Msk SPDIFRX_DR1_PT_Pos (4U) TIM_CCER_CC4E_Msk (0x1U << TIM_CCER_CC4E_Pos) FLASH_SR_PGSERR_Msk (0x1U << FLASH_SR_PGSERR_Pos) CAN_F3R2_FB17_Pos (17U) CAN_F1R2_FB24 CAN_F1R2_FB24_Msk DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk CAN_FS1R_FSC6_Msk (0x1U << CAN_FS1R_FSC6_Pos) CAN_INITSTATUS_SUCCESS (0x00000001U) CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk DCMI_IER_LINE_IE_Pos (4U) RTC_BKP2R_Pos (0U) GPIO_OSPEEDR_OSPEED12_1 (0x2U << GPIO_OSPEEDR_OSPEED12_Pos) USART_CR3_CTSE_Msk (0x1U << USART_CR3_CTSE_Pos) SDMMC_16TO23BITS 0x00FF0000U __INT_LEAST32_TYPE__ long int FMC_SDCR2_NC_0 (0x1U << FMC_SDCR2_NC_Pos) FMC_BWTR1_BUSTURN_2 (0x4U << FMC_BWTR1_BUSTURN_Pos) CAN_F11R2_FB24 CAN_F11R2_FB24_Msk SAI_xCR1_MONO_Msk (0x1U << SAI_xCR1_MONO_Pos) USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U) xPSR_C_Msk (1UL << xPSR_C_Pos) CoreDebug_DHCSR_S_REGRDY_Pos 16U RCC_AHB1LPENR_GPIOGLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOGLPEN_Pos) CAN_F8R2_FB4_Msk (0x1U << CAN_F8R2_FB4_Pos) FLASH_OPTCR1_nWRP_8 (0x100U << FLASH_OPTCR1_nWRP_Pos) USB_OTG_GRSTCTL_FCRST_Pos (2U) __USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE FLASH_SR_BSY_Pos (16U) ADC_CCR_VBATE_Pos (22U) CAN_F8R1_FB8 CAN_F8R1_FB8_Msk __SDIO_CLEAR_IT(__INSTANCE__,__INTERRUPT__) ((__INSTANCE__)->ICR = (__INTERRUPT__)) SDIO_STA_DBCKEND SDIO_STA_DBCKEND_Msk BDRST_BITNUMBER RCC_BDRST_BIT_NUMBER GPIO_PUPDR_PUPDR7_0 GPIO_PUPDR_PUPD7_0 CAN_F7R2_FB8 CAN_F7R2_FB8_Msk __SDIO_GET_FLAG(__INSTANCE__,__FLAG__) (((__INSTANCE__)->STA &(__FLAG__)) != RESET) FMC_BCR2_WAITCFG FMC_BCR2_WAITCFG_Msk TIM_CCER_CC1NE_Pos (2U) CAN_TDH2R_DATA4_Msk (0xFFU << CAN_TDH2R_DATA4_Pos) __GNUCLIKE_MATH_BUILTIN_RELOPS  GPIO_BRR_BR11_Msk (0x1U << GPIO_BRR_BR11_Pos) USB_OTG_HCINT_BBERR_Msk (0x1U << USB_OTG_HCINT_BBERR_Pos) FMC_BTR2_ADDSET_3 (0x8U << FMC_BTR2_ADDSET_Pos) DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk CAN_F1R1_FB13 CAN_F1R1_FB13_Msk MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK))) CAN_F11R1_FB8_Pos (8U) CAN_FA1R_FACT8_Msk (0x1U << CAN_FA1R_FACT8_Pos) DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk EXTI_IMR_IM7 EXTI_IMR_MR7 RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk GPIO_OSPEEDR_OSPEED2_Msk (0x3U << GPIO_OSPEEDR_OSPEED2_Pos) RCC_PLLI2SCFGR_PLLI2SM_1 (0x02U << RCC_PLLI2SCFGR_PLLI2SM_Pos) ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk __I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLED RTC_TSDR_DT_Pos (4U) CAN_TSR_ABRQ2_Pos (23U) FMC_SDCR1_CAS_Msk (0x3U << FMC_SDCR1_CAS_Pos) PWR_CR_MRLVDS_Pos (11U) OB_WDG_SW OB_IWDG_SW GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk CAN_F10R2_FB25_Msk (0x1U << CAN_F10R2_FB25_Pos) TIM_CCMR1_OC2M_Pos (12U) __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE) DCMI_CR_FCRC_0 0x00000100U RCC_CFGR_PPRE1_DIV2 0x00001000U CAN_F9R2_FB0_Msk (0x1U << CAN_F9R2_FB0_Pos) AES_IT_CC CRYP_IT_CC CAN_F4R2_FB25_Pos (25U) __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET SPI_CR1_SSM_Pos (9U) HAL_FLASH_ERROR_WRP 0x00000010U GPIO_ODR_ODR_2 GPIO_ODR_OD2 GPIO_OTYPER_OT7_Msk (0x1U << GPIO_OTYPER_OT7_Pos) __HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_IT ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk __SDIO_SUSPEND_CMD_DISABLE(__INSTANCE__) (*(__IO uint32_t *) CMD_SDIOSUSPEND_BB = DISABLE) FMC_SDCR1_RBURST_Pos (12U) USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) SDIO_MASK_DBCKENDIE SDIO_MASK_DBCKENDIE_Msk CAN_FM1R_FBM25 CAN_FM1R_FBM25_Msk CAN_F11R1_FB13_Msk (0x1U << CAN_F11R1_FB13_Pos) SDIO_ICR_CTIMEOUTC SDIO_ICR_CTIMEOUTC_Msk SDIO_RESP3_CARDSTATUS3_Pos (0U) TIM_CCMR2_IC3F_1 (0x2U << TIM_CCMR2_IC3F_Pos) IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPT CAN_F13R2_FB5_Pos (5U) CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk USART_CR3_CTSE USART_CR3_CTSE_Msk TIM_DIER_UDE TIM_DIER_UDE_Msk FMC_BTR2_BUSTURN_Pos (16U) USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1U << USB_OTG_DTHRCTL_ISOTHREN_Pos) USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk __SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLED FMC_SDCR2_NC_1 (0x2U << FMC_SDCR2_NC_Pos) RCC_APB1ENR_UART5EN_Pos (20U) CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE SYSCFG_EXTICR4_EXTI14_PH 0x0700U TIM_SR_CC3OF TIM_SR_CC3OF_Msk DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk HAL_InitTick DMA_LISR_DMEIF3_Msk (0x1U << DMA_LISR_DMEIF3_Pos) RCC_PLLI2SCFGR_PLLI2SN_7 (0x080U << RCC_PLLI2SCFGR_PLLI2SN_Pos) EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk USB_OTG_GOTGCTL_HNGSCS_Msk (0x1U << USB_OTG_GOTGCTL_HNGSCS_Pos) SDMMC_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS ((uint8_t)22) GPIO_AFRL_AFSEL0_0 (0x1U << GPIO_AFRL_AFSEL0_Pos) DCMI_ESUR_LSU_Msk (0xFFU << DCMI_ESUR_LSU_Pos) I2C_FLTR_DNF_Msk (0xFU << I2C_FLTR_DNF_Pos) QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk PWR_CR_FISSR_Pos (21U) CAN_F10R2_FB14 CAN_F10R2_FB14_Msk EXTI_EMR_MR19 EXTI_EMR_MR19_Msk __USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLED SYSCFG_EXTICR3_EXTI10_Pos (8U) ADC_JOFR4_JOFFSET4_Pos (0U) RCC_APB1RSTR_CECRST_Pos (27U) RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk SDIO_TRANSFER_DIR_TO_CARD 0x00000000U __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(__PLLI2SDivQ__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ, (__PLLI2SDivQ__)-1U)) ADC_SQR3_SQ3_Msk (0x1FU << ADC_SQR3_SQ3_Pos) RCC_APB2LPENR_SDIOLPEN RCC_APB2LPENR_SDIOLPEN_Msk CAN_F0R1_FB6_Pos (6U) RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14 CAN_F10R2_FB30_Pos (30U) DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk __SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESET RCC_CIR_PLLI2SRDYF_Pos (5U) RCC_CR_CSSON_Pos (19U) CAN_BS1_15TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_1)) IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST)) CAN_FFA1R_FFA9_Pos (9U) __USFRACT_IBIT__ 0 TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LAST CAN_F2R2_FB24_Msk (0x1U << CAN_F2R2_FB24_Pos) __HAL_RCC_ADC3_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET) CAN_F6R2_FB9_Msk (0x1U << CAN_F6R2_FB9_Pos) FMC_BTR4_DATAST_4 (0x10U << FMC_BTR4_DATAST_Pos) SDIO_MASK_SDIOITIE_Pos (22U) FMC_BTR1_CLKDIV_3 (0x8U << FMC_BTR1_CLKDIV_Pos) __HAL_RCC_SPI1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) != RESET) CAN_F4R1_FB20_Msk (0x1U << CAN_F4R1_FB20_Pos) TIM_TRGO_ENABLE (TIM_CR2_MMS_0) GPIO_ODR_OD6_Msk (0x1U << GPIO_ODR_OD6_Pos) IS_FMPI2C_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == FMPI2C1) __FLT32X_MANT_DIG__ 53 FMC_PCR_ECCEN FMC_PCR_ECCEN_Msk CAN_F7R2_FB22_Msk (0x1U << CAN_F7R2_FB22_Pos) SDIO_CLKCR_CLKDIV_Pos (0U) __HAL_RCC_ADC1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN)) USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) RCC_DCKCFGR2_FMPI2C1SEL_Pos (22U) CAN_FS1R_FSC22 CAN_FS1R_FSC22_Msk USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) WWDG_CR_T1 WWDG_CR_T_1 __HAL_RCC_PLLSAI_CONFIG(__PLLSAIM__,__PLLSAIN__,__PLLSAIP__,__PLLSAIQ__,__PLLSAIR__) (RCC->PLLSAICFGR = ((__PLLSAIM__) | ((__PLLSAIN__) << RCC_PLLSAICFGR_PLLSAIN_Pos) | ((((__PLLSAIP__) >> 1U) -1U) << RCC_PLLSAICFGR_PLLSAIP_Pos) | ((__PLLSAIQ__) << RCC_PLLSAICFGR_PLLSAIQ_Pos))) HAL_FLASH_MODULE_ENABLED  __FPU_PRESENT 1U CAN_F10R2_FB24_Pos (24U) CEC_IER_RXOVRIE_Msk (0x1U << CEC_IER_RXOVRIE_Pos) __TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLED __ACCUM_MIN__ (-0X1P15K-0X1P15K) CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk USB_OTG_GRXSTSP_DPID_Msk (0x3U << USB_OTG_GRXSTSP_DPID_Pos) SCnSCB ((SCnSCB_Type *) SCS_BASE ) _USECONDS_T_DECLARED  __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE FLASH_CR_SNB_Msk (0x1FU << FLASH_CR_SNB_Pos) CAN_FA1R_FACT2_Pos (2U) APSR_Q_Pos 27U CAN_F6R1_FB21 CAN_F6R1_FB21_Msk RTC_TSDR_MT_Pos (12U) CAN_F0R1_FB26 CAN_F0R1_FB26_Msk USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk CEC_CFGR_BRESTP CEC_CFGR_BRESTP_Msk FMPI2C_RXDR_RXDATA FMPI2C_RXDR_RXDATA_Msk CAN_F10R1_FB28_Msk (0x1U << CAN_F10R1_FB28_Pos) PLLON_BITNUMBER RCC_PLLON_BIT_NUMBER SCB_SHCSR_USGFAULTPENDED_Pos 12U RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk CAN_F9R2_FB28 CAN_F9R2_FB28_Msk RCC_PLLSAICFGR_PLLSAIN_Pos (6U) SDMMC_ERROR_CMD_RSP_TIMEOUT 0x00000004U TIM_MASTERSLAVEMODE_ENABLE 0x00000080U __HAL_RCC_DCMI_FORCE_RESET() (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST)) RCC_AHB1LPENR_OTGHSLPEN RCC_AHB1LPENR_OTGHSLPEN_Msk quad quad_t _BEGIN_STD_C  __sfeof(p) ((int)(((p)->_flags & __SEOF) != 0)) SDMMC_OCR_ADDR_OUT_OF_RANGE 0x80000000U GPIO_BSRR_BR_8 GPIO_BSRR_BR8 __CHAR_UNSIGNED__ 1 ADC_SR_AWD_Msk (0x1U << ADC_SR_AWD_Pos) CAN_F0R2_FB10 CAN_F0R2_FB10_Msk CAN_F5R2_FB6_Msk (0x1U << CAN_F5R2_FB6_Pos) DMA_SxCR_PBURST_Pos (21U) CAN_FFA1R_FFA11_Msk (0x1U << CAN_FFA1R_FFA11_Pos) CAN_FM1R_FBM21 CAN_FM1R_FBM21_Msk __OPTIMIZE__ 1 SDMMC_24TO31BITS 0xFF000000U ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLE CAN_TSR_CODE CAN_TSR_CODE_Msk FLASH_CR_STRT_Pos (16U) FMC_PMEM_MEMHIZ2_6 (0x40U << FMC_PMEM_MEMHIZ2_Pos) ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk CAN_F6R1_FB1 CAN_F6R1_FB1_Msk CAN_TDH2R_DATA6_Msk (0xFFU << CAN_TDH2R_DATA6_Pos) USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1 CAN_F7R1_FB3_Pos (3U) CAN_FS1R_FSC4_Pos (4U) CAN_F3R1_FB10_Pos (10U) _atexit DMA_LISR_FEIF1_Msk (0x1U << DMA_LISR_FEIF1_Pos) PTHREAD_CREATE_DETACHED 0 CAN_F4R2_FB27_Msk (0x1U << CAN_F4R2_FB27_Pos) CAN_FFA1R_FFA21_Pos (21U) FMC_BWTR4_ADDHLD FMC_BWTR4_ADDHLD_Msk SD_CONTEXT_WRITE_MULTIPLE_BLOCK 0x00000020U DMA_SxCR_CT_Msk (0x1U << DMA_SxCR_CT_Pos) I2C_SR1_BTF I2C_SR1_BTF_Msk __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk USART_CR3_HDSEL_Pos (3U) CAN_F9R1_FB17 CAN_F9R1_FB17_Msk IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATION IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLE USB_OTG_HCCHAR_MC_0 (0x1U << USB_OTG_HCCHAR_MC_Pos) CAN_F2R1_FB12 CAN_F2R1_FB12_Msk ADC_SMPR1_SMP15_2 (0x4U << ADC_SMPR1_SMP15_Pos) RTC_CR_BKP_Pos (18U) HAL_HASH_STATETypeDef HAL_HASH_StateTypeDef CAN_F0R1_FB12_Msk (0x1U << CAN_F0R1_FB12_Pos) DMA_HISR_DMEIF5_Pos (8U) RCC_PLLP_DIV6 0x00000006U DAC_CR_BOFF1 DAC_CR_BOFF1_Msk FMPI2C_TIMINGR_SCLL FMPI2C_TIMINGR_SCLL_Msk RCC_CSR_RMVF RCC_CSR_RMVF_Msk GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48 __ARM_NEON_FP GPIO_PUPDR_PUPD0_Msk (0x3U << GPIO_PUPDR_PUPD0_Pos) __STM32F4xx_HAL_FLASH_H  SYSCFG_EXTICR1_EXTI0_PE 0x0004U RCC_APB1ENR_TIM3EN_Pos (1U) GPIO_BSRR_BR_12 GPIO_BSRR_BR12 CAN_F12R2_FB28_Pos (28U) DMA1_Stream6_IRQn RCC_AHB1ENR_OTGHSULPIEN RCC_AHB1ENR_OTGHSULPIEN_Msk SPDIFRX_IMR_IFEIE_Msk (0x1U << SPDIFRX_IMR_IFEIE_Pos) TIM_CCMR2_OC3FE_Msk (0x1U << TIM_CCMR2_OC3FE_Pos) __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFU << USB_OTG_CID_PRODUCT_ID_Pos) __HAL_RCC_DMA2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); UNUSED(tmpreg); } while(0U) CAN_F5R1_FB3 CAN_F5R1_FB3_Msk __HAL_RCC_RNG_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET) SPDIFRX_IMR_SBLKIE_Msk (0x1U << SPDIFRX_IMR_SBLKIE_Pos) CAN_F4R2_FB3_Msk (0x1U << CAN_F4R2_FB3_Pos) __SDIO_DMA_DISABLE(__INSTANCE__) (*(__IO uint32_t *)DCTRL_DMAEN_BB = DISABLE) DMA_SxNDT_13 (0x2000U << DMA_SxNDT_Pos) CAN_F4R2_FB3 CAN_F4R2_FB3_Msk DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk USB_OTG_GINTSTS_MMIS_Msk (0x1U << USB_OTG_GINTSTS_MMIS_Pos) SYSCFG_EXTICR1_EXTI2_PH 0x0700U RTC_CR_WUTIE_Msk (0x1U << RTC_CR_WUTIE_Pos) SYSCFG_EXTICR3_EXTI10_PB 0x0100U FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140U) CEC_CR_TXEOM_Pos (2U) UART_BRR_SAMPLING16(_PCLK_,_BAUD_) (((UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) << 4U) + (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0xF0U)) + (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0x0FU)) CAN_F5R1_FB10_Msk (0x1U << CAN_F5R1_FB10_Pos) TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk __HAL_RCC_USB_OTG_HS_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSEN)) RCC_APB2RSTR_ADCRST_Pos (8U) CAN_F10R2_FB3 CAN_F10R2_FB3_Msk RTC_TAFCR_TAMPTS RTC_TAFCR_TAMPTS_Msk HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADC CAN_F1R2_FB31 CAN_F1R2_FB31_Msk __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE GPIO_OSPEEDR_OSPEED13_Msk (0x3U << GPIO_OSPEEDR_OSPEED13_Pos) __I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLED TIM_CLOCKSOURCE_ITR1 (TIM_SMCR_TS_0) TIM_DMA_CC1 (TIM_DIER_CC1DE) IS_TIM_DMA_LENGTH(LENGTH) (((LENGTH) == TIM_DMABURSTLENGTH_1TRANSFER) || ((LENGTH) == TIM_DMABURSTLENGTH_2TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_3TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_4TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_5TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_6TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_7TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_8TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_9TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_10TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_11TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_12TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_13TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_14TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_15TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_16TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_17TRANSFERS) || ((LENGTH) == TIM_DMABURSTLENGTH_18TRANSFERS)) PWR_CSR_ODRDY_Pos (16U) ADC_SR_STRT_Pos (4U) USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) CAN_F13R2_FB6_Pos (6U) DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk CAN_F3R1_FB12_Pos (12U) QUADSPI_CCR_ABSIZE_0 (0x1U << QUADSPI_CCR_ABSIZE_Pos) CAN_F10R1_FB20 CAN_F10R1_FB20_Msk RTC_DR_YU_1 (0x2U << RTC_DR_YU_Pos) CAN_F13R2_FB29_Msk (0x1U << CAN_F13R2_FB29_Pos) FMPI2C1_BASE (APB1PERIPH_BASE + 0x6000U) USB_OTG_DOEPCTL_EPTYP_1 (0x2U << USB_OTG_DOEPCTL_EPTYP_Pos) CAN_F8R2_FB12_Msk (0x1U << CAN_F8R2_FB12_Pos) QUADSPI_SR_FTF_Pos (2U) FMPI2C_CR2_RELOAD_Pos (24U) CAN_F13R1_FB14 CAN_F13R1_FB14_Msk CAN_F13R1_FB4 CAN_F13R1_FB4_Msk TIM_CR2_CCUS_Pos (2U) __CORE_CMINSTR_H  ADC_SQR1_L_Msk (0xFU << ADC_SQR1_L_Pos) CAN_FA1R_FACT16_Pos (16U) __SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLE GPIO_LCKR_LCK11_Msk (0x1U << GPIO_LCKR_LCK11_Pos) FMPI2C_OAR1_OA1MODE FMPI2C_OAR1_OA1MODE_Msk __STM32F4xx_HAL_TIM_H  CAN_MCR_RFLM CAN_MCR_RFLM_Msk TIM_BDTR_DTG_1 (0x02U << TIM_BDTR_DTG_Pos) __asserts_shared(...) __lock_annotate(assert_shared_lock(__VA_ARGS__)) USB_OTG_GINTMSK_ENUMDNEM_Pos (13U) CAN_F0R2_FB19_Msk (0x1U << CAN_F0R2_FB19_Pos) __HAL_RCC_USART1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); UNUSED(tmpreg); } while(0U) CAN_F2R1_FB15_Msk (0x1U << CAN_F2R1_FB15_Pos) __GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLE CAN_FA1R_FACT27_Msk (0x1U << CAN_FA1R_FACT27_Pos) RTC_ISR_ALRAF_Pos (8U) SDIO_DCTRL_DTMODE_Pos (2U) CAN_F13R1_FB16_Msk (0x1U << CAN_F13R1_FB16_Pos) fd_set _types_fd_set ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk CAN_F13R1_FB5_Msk (0x1U << CAN_F13R1_FB5_Pos) USB_OTG_OUT_ENDPOINT_BASE 0xB00U SD_CONTEXT_READ_MULTIPLE_BLOCK 0x00000002U REGULAR_GROUP ADC_REGULAR_GROUP USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSE TIM_ICPSC_DIV4 (TIM_CCMR1_IC1PSC_1) PWR_CSR_ODSWRDY_Pos (17U) ___int64_t_defined 1 __BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE CAN_F1R2_FB0_Msk (0x1U << CAN_F1R2_FB0_Pos) TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORD CAN_F5R1_FB22_Pos (22U) GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk TIMESPEC_TO_TIMEVAL(tv,ts) do { (tv)->tv_sec = (ts)->tv_sec; (tv)->tv_usec = (ts)->tv_nsec / 1000; } while (0) __HAL_FLASH_SET_LATENCY(__LATENCY__) (*(__IO uint8_t *)ACR_BYTE0_ADDRESS = (uint8_t)(__LATENCY__)) CAN_F5R2_FB17_Msk (0x1U << CAN_F5R2_FB17_Pos) TIM_DMABASE_CR1 0x00000000U HAL_CORTEX_MODULE_ENABLED  DMA_LIFCR_CHTIF0_Msk (0x1U << DMA_LIFCR_CHTIF0_Pos) TIM_CR2_OIS2N_Msk (0x1U << TIM_CR2_OIS2N_Pos) __USA_IBIT__ 16 FMC_BCR4_WAITEN FMC_BCR4_WAITEN_Msk ADC_SQR3_SQ6_Pos (25U) CAN_F13R1_FB8_Msk (0x1U << CAN_F13R1_FB8_Pos) __HAL_RCC_USART2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN); UNUSED(tmpreg); } while(0U) FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZERO EXTI_EMR_MR2_Msk (0x1U << EXTI_EMR_MR2_Pos) RCC_IT_HSERDY ((uint8_t)0x08) PWR_CR_FPDS PWR_CR_FPDS_Msk DMA_FLAG_TCIF0_4 0x00000020U CAN_F10R2_FB0_Pos (0U) SDIO_STA_RXFIFOHF SDIO_STA_RXFIFOHF_Msk USART_CR1_PEIE USART_CR1_PEIE_Msk SDMMC_ERROR_CMD_CRC_FAIL 0x00000001U RCC_APB1RSTR_TIM6RST_Pos (4U) DMA_PDATAALIGN_WORD ((uint32_t)DMA_SxCR_PSIZE_1) TIM_DMABase_BDTR TIM_DMABASE_BDTR USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1U << USB_OTG_DOEPMSK_OTEPSPRM_Pos) SDIO_DATABLOCK_SIZE_1B 0x00000000U PWR_CR_PLS_1 (0x2U << PWR_CR_PLS_Pos) CAN_F5R1_FB16_Pos (16U) FLASH_OPTCR_BOR_LEV_Msk (0x3U << FLASH_OPTCR_BOR_LEV_Pos) __HAL_PWR_PVD_EXTI_GENERATE_SWIT() (EXTI->SWIER |= (PWR_EXTI_LINE_PVD)) RTC_CALR_CALM_1 (0x002U << RTC_CALR_CALM_Pos) EXTI_FTSR_TR18_Msk (0x1U << EXTI_FTSR_TR18_Pos) USART3_BASE (APB1PERIPH_BASE + 0x4800U) CAN_F12R2_FB6 CAN_F12R2_FB6_Msk SPI_CRCPR_CRCPOLY_Pos (0U) __SACCUM_MAX__ 0X7FFFP-7HK FLASH_CR_MER2_Msk (0x1U << FLASH_CR_MER2_Pos) CAN_F4R1_FB8 CAN_F4R1_FB8_Msk CAN_F6R2_FB13 CAN_F6R2_FB13_Msk SAI_xFRCR_FRL_0 (0x01U << SAI_xFRCR_FRL_Pos) FMPI2C_CR1_ALERTEN_Msk (0x1U << FMPI2C_CR1_ALERTEN_Pos) USB_OTG_HCSPLT_HUBADDR_0 (0x01U << USB_OTG_HCSPLT_HUBADDR_Pos) USB_OTG_DOEPCTL_SODDFRM_Msk (0x1U << USB_OTG_DOEPCTL_SODDFRM_Pos) CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk CAN_FS1R_FSC15_Msk (0x1U << CAN_FS1R_FSC15_Pos) RCC_LSE_OFF 0x00000000U CLKCR_CLKEN_BB (PERIPH_BB_BASE + (CLKCR_OFFSET * 32U) + (CLKEN_BITNUMBER * 4U)) CAN_F13R2_FB5_Msk (0x1U << CAN_F13R2_FB5_Pos) TIM_TI1SELECTION_XORCOMBINATION (TIM_CR2_TI1S) __FLT64_MIN_EXP__ (-1021) DMA_MDATAALIGN_BYTE 0x00000000U CAN_F5R2_FB3_Pos (3U) FMC_PATT_ATTHIZ2_Pos (24U) RCC_I2SAPB2CLKSOURCE_PLLR ((uint32_t)RCC_DCKCFGR_I2S2SRC_1) USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) CCER_CCxNE_MASK TIM_CCER_CCxNE_MASK USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk BKPSRAM_BB_BASE 0x42480000U USB_OTG_DSTS_SUSPSTS_Pos (0U) GPIO_BSRR_BR_15 GPIO_BSRR_BR15 GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEED10_1 USART_GTPR_GT_Msk (0xFFU << USART_GTPR_GT_Pos) __DBL_HAS_INFINITY__ 1 CAN_F8R1_FB9_Msk (0x1U << CAN_F8R1_FB9_Pos) CAN_F7R1_FB30_Msk (0x1U << CAN_F7R1_FB30_Pos) GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk CAN_F10R2_FB12_Msk (0x1U << CAN_F10R2_FB12_Pos) SPI_CR2_RXNEIE_Msk (0x1U << SPI_CR2_RXNEIE_Pos) _sig_func USB_OTG_HCINTMSK_NAKM_Msk (0x1U << USB_OTG_HCINTMSK_NAKM_Pos) __HAL_RCC_TIM3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET) EXTI_IMR_MR11 EXTI_IMR_MR11_Msk RCC_APB1RSTR_TIM6RST_Msk (0x1U << RCC_APB1RSTR_TIM6RST_Pos) ADC_SQR3_SQ2_2 (0x04U << ADC_SQR3_SQ2_Pos) _UINT16_T_DECLARED  CSR_BRE_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (BRE_BIT_NUMBER * 4U)) DMA_SxCR_MSIZE_1 (0x2U << DMA_SxCR_MSIZE_Pos) ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U RTC_ALRMAR_DU_Msk (0xFU << RTC_ALRMAR_DU_Pos) GPIO_ODR_OD7_Pos (7U) ADC_CR2_JSWSTART_Msk (0x1U << ADC_CR2_JSWSTART_Pos) RCC_PLLCFGR_PLLN_Pos (6U) FMC_SDCMR_MODE_1 (0x2U << FMC_SDCMR_MODE_Pos) CONTROL_FPCA_Pos 2U RCC_PLLVCO_INPUT_MIN 950000U CRC_CR_RESET CRC_CR_RESET_Msk CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFU << USB_OTG_HPTXSTS_PTXFSAVL_Pos) __ARM_FEATURE_NUMERIC_MAXMIN IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG) RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk GPIO_AFRL_AFSEL6_2 (0x4U << GPIO_AFRL_AFSEL6_Pos) MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) FMC_SDTR2_TRCD_Msk (0xFU << FMC_SDTR2_TRCD_Pos) __HAL_RCC_TIM14_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN)) USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_MCR_ABOM CAN_MCR_ABOM_Msk USB_OTG_HCSPLT_SPLITEN_Pos (31U) __TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLED UART_IT_PE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_PEIE)) USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk FMC_PMEM_MEMSET2_2 (0x04U << FMC_PMEM_MEMSET2_Pos) PWR_CR_ADCDC1 PWR_CR_ADCDC1_Msk CAN_F2R2_FB30 CAN_F2R2_FB30_Msk CAN_F9R1_FB5_Msk (0x1U << CAN_F9R1_FB5_Pos) ADC_CR2_EXTSEL_Msk (0xFU << ADC_CR2_EXTSEL_Pos) SCB_AIRCR_VECTKEYSTAT_Pos 16U GPIO_AF4_I2C3 ((uint8_t)0x04) RCC_DCKCFGR_SAI2SRC_Msk (0x3U << RCC_DCKCFGR_SAI2SRC_Pos) RCC_TIMPRE_BIT_NUMBER 0x18U CAN_BTR_BRP_Msk (0x3FFU << CAN_BTR_BRP_Pos) SDIO_DATABLOCK_SIZE_16B SDIO_DCTRL_DBLOCKSIZE_2 SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk USB_OTG_GRSTCTL_TXFNUM_4 (0x10U << USB_OTG_GRSTCTL_TXFNUM_Pos) USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk SDIO_MASK_DBCKENDIE_Msk (0x1U << SDIO_MASK_DBCKENDIE_Pos) GPIO_BSRR_BS6_Msk (0x1U << GPIO_BSRR_BS6_Pos) RTC_ALRMASSR_SS_Msk (0x7FFFU << RTC_ALRMASSR_SS_Pos) GPIO_BSRR_BS15_Msk (0x1U << GPIO_BSRR_BS15_Pos) FMC_BWTR3_DATAST_5 (0x20U << FMC_BWTR3_DATAST_Pos) EXTI_EMR_MR8_Pos (8U) __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE __need___va_list  RTC_TR_MNU RTC_TR_MNU_Msk RCC_APB1LPENR_CAN1LPEN_Msk (0x1U << RCC_APB1LPENR_CAN1LPEN_Pos) QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk USB_OTG_FS_PERIPH_BASE 0x50000000U ADC_CSR_OVR1 ADC_CSR_OVR1_Msk CR_MSION_BB RCC_CR_MSION_BB CAN_FS1R_FSC5_Msk (0x1U << CAN_FS1R_FSC5_Pos) INT8_MAX (__INT8_MAX__) DMA_CHANNEL_6 0x0C000000U CAN1_RX0_IRQn TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E)) FMC_PCR_TAR_0 (0x1U << FMC_PCR_TAR_Pos) FLASH_ACR_BYTE0_ADDRESS FLASH_ACR_BYTE0_ADDRESS_Msk RTC_DR_DT_Pos (4U) SYSCFG_EXTICR4_EXTI13_PB 0x0010U HAL_CAN_ERROR_TX_ALST0 (0x00000800U) CAN_F9R2_FB9_Msk (0x1U << CAN_F9R2_FB9_Pos) CAN_ESR_BOFF_Pos (2U) CAN_F13R2_FB30_Msk (0x1U << CAN_F13R2_FB30_Pos) RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk EXTI_PR_PR7 EXTI_PR_PR7_Msk WWDG_CFR_W_0 (0x01U << WWDG_CFR_W_Pos) RCC_APB2ENR_ADC3EN RCC_APB2ENR_ADC3EN_Msk DMA_SxCR_CIRC_Pos (8U) GPIO_PIN_1 ((uint16_t)0x0002) __UINT64_TYPE__ long long unsigned int DWT_FUNCTION_FUNCTION_Msk (0xFUL ) __HAL_FLASH_CLEAR_FLAG(__FLAG__) (FLASH->SR = (__FLAG__)) DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk CAN_F3R1_FB22_Msk (0x1U << CAN_F3R1_FB22_Pos) FMC_SDSR_MODES2_1 (0x2U << FMC_SDSR_MODES2_Pos) QUADSPI_CR_DMAEN_Msk (0x1U << QUADSPI_CR_DMAEN_Pos) MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK CSR_LSION_BB RCC_CSR_LSION_BB GPIO_MODER_MODE0_0 (0x1U << GPIO_MODER_MODE0_Pos) TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk EXTI_IMR_MR15_Pos (15U) SDMMC_ERROR_GENERAL_UNKNOWN_ERR 0x00010000U TIM_CCMR1_OC2FE_Pos (10U) UNUSED(X) (void)X SYSCFG_EXTICR2_EXTI5_PE 0x0040U FMC_BTR4_BUSTURN_Pos (16U) __HAL_RCC_TIM4_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN); UNUSED(tmpreg); } while(0U) IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || ((SIZE) == DMA_PDATAALIGN_HALFWORD) || ((SIZE) == DMA_PDATAALIGN_WORD)) __INTMAX_WIDTH__ 64 USB_OTG_DAINTMSK_OEPM_Pos (16U) GPIO_MODER_MODER3_Pos (6U) SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk SDIO_DCTRL_SDIOEN SDIO_DCTRL_SDIOEN_Msk CAN_F0R2_FB0 CAN_F0R2_FB0_Msk RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk CAN_F8R2_FB22_Pos (22U) __HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONS DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) FMC_BWTR4_BUSTURN FMC_BWTR4_BUSTURN_Msk DMA_SxM0AR_M0A_Pos (0U) __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE CAN_F0R1_FB12_Pos (12U) CAN_F12R1_FB23_Pos (23U) __DEVOLATILE(type,var) ((type)(__uintptr_t)(volatile void *)(var)) CAN_F9R2_FB26 CAN_F9R2_FB26_Msk HAL_Delay CAN_F8R1_FB20_Msk (0x1U << CAN_F8R1_FB20_Pos) DMA_SxCR_CHSEL_0 0x02000000U FMC_BTR4_DATAST_6 (0x40U << FMC_BTR4_DATAST_Pos) USB_OTG_HPRT_PENCHNG_Msk (0x1U << USB_OTG_HPRT_PENCHNG_Pos) FMPI2C_ISR_PECERR_Pos (11U) FMC_BCR2_MTYP_1 (0x2U << FMC_BCR2_MTYP_Pos) USB_OTG_DIEPMSK_EPDM_Pos (1U) __HAL_RCC_ADC1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); UNUSED(tmpreg); } while(0U) CAN_F5R1_FB21_Msk (0x1U << CAN_F5R1_FB21_Pos) TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) ADC_SQR1_SQ13_Msk (0x1FU << ADC_SQR1_SQ13_Pos) RCC_APB1RSTR_TIM4RST_Msk (0x1U << RCC_APB1RSTR_TIM4RST_Pos) FMC_BTR2_DATAST_Msk (0xFFU << FMC_BTR2_DATAST_Pos) __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE FMC_BWTR3_ADDHLD_2 (0x4U << FMC_BWTR3_ADDHLD_Pos) __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE CEC_CFGR_BREGEN_Msk (0x1U << CEC_CFGR_BREGEN_Pos) CAN_F0R1_FB27_Msk (0x1U << CAN_F0R1_FB27_Pos) RCC_AHB1LPENR_GPIOALPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOALPEN_Pos) RTC_TSDR_DT_1 (0x2U << RTC_TSDR_DT_Pos) RCC_BASE (AHB1PERIPH_BASE + 0x3800U) ADC_CR1_RES ADC_CR1_RES_Msk DMA_HISR_HTIF6_Msk (0x1U << DMA_HISR_HTIF6_Pos) USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk USB_OTG_GAHBCFG_HBSTLEN_2 (0x3U << USB_OTG_GAHBCFG_HBSTLEN_Pos) CAN_F8R2_FB16_Pos (16U) MPU_REGION_NUMBER2 ((uint8_t)0x02) I2C_SR1_BERR_Msk (0x1U << I2C_SR1_BERR_Pos) __HAL_CAN_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__HANDLE__)->Instance->IER) |= (__INTERRUPT__)) __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET DMA_PBURST_SINGLE 0x00000000U GET_GPIO_SOURCE GPIO_GET_INDEX USART_GTPR_PSC_2 (0x04U << USART_GTPR_PSC_Pos) TIM_SMCR_ETPS_1 (0x2U << TIM_SMCR_ETPS_Pos) SPDIFRX_IMR_OVRIE_Pos (3U) SDIO_MASK_DCRCFAILIE_Msk (0x1U << SDIO_MASK_DCRCFAILIE_Pos) ETH_MMCRIMR 0x0000010CU CAN_F7R2_FB12 CAN_F7R2_FB12_Msk __HAL_RCC_DAC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN)) __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) MPU_REGION_SIZE_128B ((uint8_t)0x06) _ANSI_STDDEF_H  USART_CR3_EIE USART_CR3_EIE_Msk USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U) CAN_F10R1_FB2 CAN_F10R1_FB2_Msk PTHREAD_CREATE_JOINABLE 1 GPIO_AFRH_AFRH7_2 GPIO_AFRH_AFSEL15_2 RCC_SAI1CLKSOURCE_PLLSAI 0x00000000U __HAL_CAN_GET_FLAG(__HANDLE__,__FLAG__) ((((__FLAG__) >> 8U) == 5U)? ((((__HANDLE__)->Instance->TSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 2U)? ((((__HANDLE__)->Instance->RF0R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 4U)? ((((__HANDLE__)->Instance->RF1R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 1U)? ((((__HANDLE__)->Instance->MSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): (((__FLAG__) >> 8U) == 3U)? ((((__HANDLE__)->Instance->ESR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): 0U) CAN_F3R2_FB29_Msk (0x1U << CAN_F3R2_FB29_Pos) __BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLE GPIO_PUPDR_PUPD4_Msk (0x3U << GPIO_PUPDR_PUPD4_Pos) HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3 CAN_F5R1_FB25_Msk (0x1U << CAN_F5R1_FB25_Pos) GPIO_AF12_OTG_HS_FS ((uint8_t)0x0C) _REENT_SIGNAL_SIZE 24 FPU_FPCCR_HFRDY_Pos 4U __HAL_PWR_OVERDRIVE_ENABLE() (*(__IO uint32_t *) CR_ODEN_BB = ENABLE) SPDIFRX_SR_RXNE SPDIFRX_SR_RXNE_Msk DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk __tm_hour ETH_MAC_TXFIFONOT_EMPTY 0x01000000U HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandler __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE QUADSPI_CCR_IMODE_0 (0x1U << QUADSPI_CCR_IMODE_Pos) GPIO_LCKR_LCK2_Pos (2U) PWR_FLAG_PVDO PWR_CSR_PVDO CAN_TSR_ALST0_Pos (2U) __GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESET TIM_COMMUTATION_SOFTWARE 0x00000000U CAN_F5R1_FB4_Pos (4U) DMA_LISR_DMEIF1_Pos (8U) TIM_BDTR_LOCK_1 (0x2U << TIM_BDTR_LOCK_Pos) IS_MPU_ACCESS_BUFFERABLE(STATE) (((STATE) == MPU_ACCESS_BUFFERABLE) || ((STATE) == MPU_ACCESS_NOT_BUFFERABLE)) OTG_FS_WKUP_IRQn FLASH_TYPEPROGRAM_HALFWORD 0x00000001U FLASH_IRQn CAN_F8R2_FB27_Msk (0x1U << CAN_F8R2_FB27_Pos) CAN_F2R1_FB16_Pos (16U) CAN_FM1R_FBM22_Pos (22U) DMA_HISR_HTIF7_Pos (26U) FLASH_CR_PSIZE_Pos (8U) TIM_OCIDLESTATE_SET (TIM_CR2_OIS1) RTC_CR_TSEDGE_Msk (0x1U << RTC_CR_TSEDGE_Pos) CAN_F2R2_FB0 CAN_F2R2_FB0_Msk __HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNEL CR_PVDE_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (PVDE_BIT_NUMBER * 4U)) RTC_ISR_RSF_Msk (0x1U << RTC_ISR_RSF_Pos) GPIO_OSPEEDR_OSPEED9_1 (0x2U << GPIO_OSPEEDR_OSPEED9_Pos) DWT_CPICNT_CPICNT_Msk (0xFFUL ) USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk __SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLED CF_SECTOR_NUMBER ATA_SECTOR_NUMBER GPIO_MODER_MODE10_1 (0x2U << GPIO_MODER_MODE10_Pos) __flexarr [0] TIM_EVENTSOURCE_CC4 TIM_EGR_CC4G FMC_PCR_PWID FMC_PCR_PWID_Msk FMPI2C_ISR_TIMEOUT FMPI2C_ISR_TIMEOUT_Msk CAN_F9R1_FB13 CAN_F9R1_FB13_Msk __UINT64_MAX__ 0xffffffffffffffffULL RCC_CR_HSITRIM_3 (0x08U << RCC_CR_HSITRIM_Pos) __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET __INT_FAST64_TYPE__ long long int SPDIFRX_CR_CHSEL SPDIFRX_CR_CHSEL_Msk SDMMC_CMD_SD_APP_STATUS ((uint8_t)13) USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk CAN_F8R1_FB3_Pos (3U) CAN_F5R2_FB25 CAN_F5R2_FB25_Msk __FLT_MAX_10_EXP__ 38 HAL_DMA_ERROR_NO_XFER 0x00000080U CAN_F4R1_FB13 CAN_F4R1_FB13_Msk CAN_FM1R_FBM16_Pos (16U) EXTI_IMR_MR5_Msk (0x1U << EXTI_IMR_MR5_Pos) CAN_F12R2_FB15_Msk (0x1U << CAN_F12R2_FB15_Pos) CAN_F8R1_FB19_Pos (19U) CAN_FFA1R_FFA24_Pos (24U) __HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLE __HAL_RCC_SAI2_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI2EN)) == RESET) CAN_F9R1_FB10_Msk (0x1U << CAN_F9R1_FB10_Pos) QUADSPI_CCR_FMODE_1 (0x2U << QUADSPI_CCR_FMODE_Pos) FMC_SDTR1_TRC_2 (0x4U << FMC_SDTR1_TRC_Pos) BDCR_BDRST_BB RCC_BDCR_BDRST_BB CAN_TSR_RQCP0_Msk (0x1U << CAN_TSR_RQCP0_Pos) CAN_F4R1_FB26_Pos (26U) SCB_CFSR_BUSFAULTSR_Pos 8U USB_OTG_DOEPINT_EPDISD_Msk (0x1U << USB_OTG_DOEPINT_EPDISD_Pos) RCC_APB1RSTR_TIM2RST_Msk (0x1U << RCC_APB1RSTR_TIM2RST_Pos) ADC_SMPR2_SMP7_0 (0x1U << ADC_SMPR2_SMP7_Pos) OB_WRPSTATE_ENABLE 0x00000001U USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk ADC_JDR1_JDATA_Pos (0U) DCMI_MIS_OVR_MIS_Pos (1U) RCC_MCO1SOURCE_PLLCLK RCC_CFGR_MCO1 CAN_F1R1_FB17_Msk (0x1U << CAN_F1R1_FB17_Pos) ADC_SQR1_SQ14_3 (0x08U << ADC_SQR1_SQ14_Pos) GPIO_BSRR_BR0_Pos (16U) TIM_DMABURSTLENGTH_15TRANSFERS 0x00000E00U __WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLED __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS CAN_F11R2_FB7_Pos (7U) __HAL_RCC_SDMMC1_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET CAN_F4R1_FB28 CAN_F4R1_FB28_Msk CRC_CR_RESET_Msk (0x1U << CRC_CR_RESET_Pos) CAN_F12R1_FB5 CAN_F12R1_FB5_Msk I2C_FLTR_DNF I2C_FLTR_DNF_Msk __INTPTR_WIDTH__ 32 __HAL_RCC_AHB2_RELEASE_RESET() (RCC->AHB2RSTR = 0x00U) SDMMC_ERROR_CC_ERR 0x00008000U __TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLED FMC_SR_IRS FMC_SR_IRS_Msk CAN_FFA1R_FFA18_Pos (18U) SYSCFG_EXTICR3_EXTI9_PC 0x0020U QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk CAN_F13R2_FB15_Msk (0x1U << CAN_F13R2_FB15_Pos) CAN_F6R2_FB25 CAN_F6R2_FB25_Msk _PTHREAD_ONCE_INIT { 1, 0 } FMC_BCR4_WAITEN_Msk (0x1U << FMC_BCR4_WAITEN_Pos) RTC_ALRMAR_DU_3 (0x8U << RTC_ALRMAR_DU_Pos) FMC_PCR_PWAITEN_Pos (1U) SYSCFG_CMPCR_READY_Pos (8U) __HAL_UART_DISABLE_IT(__HANDLE__,__INTERRUPT__) ((((__INTERRUPT__) >> 28U) == 1U)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & UART_IT_MASK)): (((__INTERRUPT__) >> 28U) == 2U)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & UART_IT_MASK)): ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & UART_IT_MASK))) OB_PCROP_SECTOR_6 0x00000040U FMC_SDCR1_NR_Msk (0x3U << FMC_SDCR1_NR_Pos) USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3U << USB_OTG_DIEPTSIZ_MULCNT_Pos) ADC_JSQR_JSQ2_Msk (0x1FU << ADC_JSQR_JSQ2_Pos) RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUS __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE CAN_F5R1_FB26 CAN_F5R1_FB26_Msk ADC_CR2_JSWSTART_Pos (22U) __HAL_RCC_GPIOE_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST)) USB_OTG_GRSTCTL_CSRST_Msk (0x1U << USB_OTG_GRSTCTL_CSRST_Pos) FMPI2C_CR2_NBYTES_Msk (0xFFU << FMPI2C_CR2_NBYTES_Pos) DMA_HIFCR_CTCIF6_Pos (21U) CAN_F3R2_FB12_Pos (12U) RTC_ALRMASSR_MASKSS_Msk (0xFU << RTC_ALRMASSR_MASKSS_Pos) DCMI_CR_LSM_Pos (19U) SDMMC_ERROR_STREAM_WRITE_OVERRUN 0x00040000U GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk TIM_CCMR2_OC4FE_Msk (0x1U << TIM_CCMR2_OC4FE_Pos) OB_BOR_LEVEL3 ((uint8_t)0x00) ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk FMC_SDCR2_SDCLK_Msk (0x3U << FMC_SDCR2_SDCLK_Pos) IS_RCC_PLLI2SR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U)) CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk GPIO_AFRH_AFSEL14_0 (0x1U << GPIO_AFRH_AFSEL14_Pos) CARD_V1_X 0x00000000U CAN_FS1R_FSC14 CAN_FS1R_FSC14_Msk __QQ_FBIT__ 7 MPU_ACCESS_NOT_SHAREABLE ((uint8_t)0x00) CAN_TSR_TME2 CAN_TSR_TME2_Msk _RAND48_SEED_2 (0x1234) CAN_F9R2_FB17_Msk (0x1U << CAN_F9R2_FB17_Pos) SDIO_MASK_TXFIFOEIE SDIO_MASK_TXFIFOEIE_Msk FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk SPI1_BASE (APB2PERIPH_BASE + 0x3000U) TIM3_BASE (APB1PERIPH_BASE + 0x0400U) _SUSECONDS_T_DECLARED  FMC_BWTR1_ADDSET_Pos (0U) TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) SPI_CR1_BIDIOE_Pos (14U) __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET CAN_F11R2_FB3_Msk (0x1U << CAN_F11R2_FB3_Pos) DMA_LIFCR_CFEIF0_Pos (0U) DWT_FUNCTION_EMITRANGE_Pos 5U __SDIO_SUSPEND_CMD_ENABLE(__INSTANCE__) (*(__IO uint32_t *) CMD_SDIOSUSPEND_BB = ENABLE) ITM_TCR_TSENA_Pos 1U GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk CEC_IER_TXENDIE CEC_IER_TXENDIE_Msk RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSI CAN_F2R2_FB16 CAN_F2R2_FB16_Msk GPIO_OSPEEDR_OSPEED11_Msk (0x3U << GPIO_OSPEEDR_OSPEED11_Pos) __HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_IT DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk FMC_BTR2_ACCMOD FMC_BTR2_ACCMOD_Msk FMC_BWTR1_BUSTURN_Msk (0xFU << FMC_BWTR1_BUSTURN_Pos) GPIO_BRR_BR4 GPIO_BRR_BR4_Msk __HAL_RCC_I2C3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN)) _fpos_t SAI_xSLOTR_FBOFF_0 (0x01U << SAI_xSLOTR_FBOFF_Pos) CAN_FLAG_FF0 (0x00000203U) __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE EXTI_FTSR_TR10_Pos (10U) SAI_xFRCR_FSPOL_Msk (0x1U << SAI_xFRCR_FSPOL_Pos) FMC_BTR2_ADDHLD_1 (0x2U << FMC_BTR2_ADDHLD_Pos) USB_OTG_HCINT_CHH_Msk (0x1U << USB_OTG_HCINT_CHH_Pos) FMPI2C_ISR_STOPF_Pos (5U) SDIO_POWER_PWRCTRL_Msk (0x3U << SDIO_POWER_PWRCTRL_Pos) CAN_F5R1_FB28_Pos (28U) RCC_CR_HSICAL_3 (0x08U << RCC_CR_HSICAL_Pos) CAN_F2R1_FB26 CAN_F2R1_FB26_Msk GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11 OPTIONBYTE_BOR 0x00000008U SPI2_BASE (APB1PERIPH_BASE + 0x3800U) USB_OTG_DIEPMSK_EPDM_Msk (0x1U << USB_OTG_DIEPMSK_EPDM_Pos) EXTI_EMR_MR1_Msk (0x1U << EXTI_EMR_MR1_Pos) DCMI_RISR_LINE_RIS DCMI_RIS_LINE_RIS __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET CAN_F11R1_FB17_Msk (0x1U << CAN_F11R1_FB17_Pos) _asctime_buf EXTI_EMR_MR12_Msk (0x1U << EXTI_EMR_MR12_Pos) __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE SPDIFRX_DR1_V SPDIFRX_DR1_V_Msk __HAL_RCC_BACKUPRESET_FORCE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE) RCC_APB2LPENR_TIM11LPEN_Pos (18U) USART_CR2_STOP_Msk (0x3U << USART_CR2_STOP_Pos) I2S_APB1_APB2_FEATURE  IS_TIM_DMA_SOURCE(SOURCE) ((((SOURCE) & 0xFFFF80FFU) == 0x00000000U) && ((SOURCE) != 0x00000000U)) I2C_SR1_ADDR I2C_SR1_ADDR_Msk RTC_TAFCR_TAMPFREQ_Pos (8U) IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLE I2C_OAR1_ADDMODE_Msk (0x1U << I2C_OAR1_ADDMODE_Pos) CAN_F3R2_FB4_Pos (4U) _IN_PORT_T_DECLARED  RTC_TR_HU_2 (0x4U << RTC_TR_HU_Pos) USART_CR2_STOP_1 (0x2U << USART_CR2_STOP_Pos) FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000U) AHB2LPENR FMC_BWTR4_DATAST_4 (0x10U << FMC_BWTR4_DATAST_Pos) RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk RCC_APB2RSTR_SDIORST_Pos (11U) FMPI2C_CR2_STOP_Pos (14U) CAN_F5R2_FB16_Pos (16U) CAN_FA1R_FACT20 CAN_FA1R_FACT20_Msk __HAL_RCC_QSPI_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN)) __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOHLPEN)) CAN_F11R1_FB17 CAN_F11R1_FB17_Msk CAN_ESR_LEC_0 (0x1U << CAN_ESR_LEC_Pos) I2C_SR2_SMBHOST_Pos (6U) GPIO_AFRL_AFSEL4_0 (0x1U << GPIO_AFRL_AFSEL4_Pos) RCC_CR_HSEON_Pos (16U) CAN_F2R1_FB31 CAN_F2R1_FB31_Msk CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) SPDIFRX_CSR_CS_Msk (0xFFU << SPDIFRX_CSR_CS_Pos) __USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLED RCC_CKGATENR_AHB2APB2_CKEN RCC_CKGATENR_AHB2APB2_CKEN_Msk ADC_SMPR1_SMP17_Pos (21U) HAL_CAN_ERROR_EWG (0x00000001U) USB_OTG_GINTSTS_USBRST_Pos (12U) FPU_FPCCR_USER_Pos 1U USB_OTG_PCGCR_STPPCLK_Msk (0x1U << USB_OTG_PCGCR_STPPCLK_Pos) __TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLE CAN_F6R2_FB3_Pos (3U) FMC_SDTR2_TRP_2 (0x4U << FMC_SDTR2_TRP_Pos) __SA_IBIT__ 16 UART_STOPBITS_2 ((uint32_t)USART_CR2_STOP_1) TIM_CCMR2_IC3F_Pos (4U) __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF SPI_SR_MODF_Pos (5U) FMC_SDTR2_TXSR_3 (0x8U << FMC_SDTR2_TXSR_Pos) IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT) || ((MODE) == GPIO_MODE_OUTPUT_PP) || ((MODE) == GPIO_MODE_OUTPUT_OD) || ((MODE) == GPIO_MODE_AF_PP) || ((MODE) == GPIO_MODE_AF_OD) || ((MODE) == GPIO_MODE_IT_RISING) || ((MODE) == GPIO_MODE_IT_FALLING) || ((MODE) == GPIO_MODE_IT_RISING_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING) || ((MODE) == GPIO_MODE_EVT_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING_FALLING) || ((MODE) == GPIO_MODE_ANALOG)) __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE IS_TIM_FAST_STATE(STATE) (((STATE) == TIM_OCFAST_DISABLE) || ((STATE) == TIM_OCFAST_ENABLE)) SAI_xIMR_LFSDETIE_Pos (6U) ADC_SR_JSTRT_Pos (3U) __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__ PWR_CR_PLS_LEV1 0x00000020U ADC_SMPR1_SMP11_0 (0x1U << ADC_SMPR1_SMP11_Pos) ADC_JSQR_JL_Msk (0x3U << ADC_JSQR_JL_Pos) CAN_TDL2R_DATA0_Pos (0U) CAN_F7R2_FB26_Pos (26U) RCC_PERIPHCLK_CLK48 0x00000100U DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk RTC_ALRMASSR_MASKSS_Pos (24U) FMC_BWTR3_ADDSET FMC_BWTR3_ADDSET_Msk USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk _NOTHROW  CAN_F11R1_FB27_Pos (27U) GPIO_AF11_ETH ((uint8_t)0x0B) DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLING CAN_F10R1_FB12 CAN_F10R1_FB12_Msk SDIO_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFU << SDIO_RESP4_CARDSTATUS4_Pos) __USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE __LACCUM_MIN__ (-0X1P31LK-0X1P31LK) USART_CR2_LBDIE_Msk (0x1U << USART_CR2_LBDIE_Pos) SDMMC_ERROR_COM_CRC_FAILED 0x00001000U RTC_CR_WUTE_Pos (10U) __GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLE FMC_BWTR1_ADDHLD FMC_BWTR1_ADDHLD_Msk FMC_BTR3_ADDSET_Msk (0xFU << FMC_BTR3_ADDSET_Pos) SYSCFG_EXTICR4_EXTI14_PG 0x0600U QUADSPI_DLR_DL_Pos (0U) WWDG_CR_T4 WWDG_CR_T_4 DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk GPIO_OSPEEDR_OSPEED11_0 (0x1U << GPIO_OSPEEDR_OSPEED11_Pos) SPI_CR1_LSBFIRST_Msk (0x1U << SPI_CR1_LSBFIRST_Pos) USB_OTG_GINTMSK_USBRST_Pos (12U) GPIO_IDR_ID8 GPIO_IDR_ID8_Msk TIM_CCER_CC2E_Pos (4U) USART_BRR_DIV_Fraction_Msk (0xFU << USART_BRR_DIV_Fraction_Pos) __USFRACT_FBIT__ 8 GPIO_MODER_MODER0_1 (0x2U << GPIO_MODER_MODER0_Pos) EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk RCC_AHB1LPENR_GPIOELPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOELPEN_Pos) OB_WRP_SECTOR_1 0x00000002U SAI_xFRCR_FSDEF_Msk (0x1U << SAI_xFRCR_FSDEF_Pos) GPIO_AF9_TIM14 ((uint8_t)0x09) USB_OTG_EPNUM_1 (0x2U << USB_OTG_EPNUM_Pos) FMPI2C_CR2_START_Msk (0x1U << FMPI2C_CR2_START_Pos) IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM6) || ((INSTANCE) == TIM7) || ((INSTANCE) == TIM8)) RCC_SAI2CLKSOURCE_PLLR ((uint32_t)RCC_DCKCFGR_SAI2SRC_1) SCB_SHCSR_USGFAULTACT_Pos 3U RCC_AHB3LPENR_FMCLPEN RCC_AHB3LPENR_FMCLPEN_Msk TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk UART_DIVFRAQ_SAMPLING16(_PCLK_,_BAUD_) (((UART_DIV_SAMPLING16((_PCLK_), (_BAUD_)) - (UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) * 100U)) * 16U + 50U) / 100U) CAN_F0R2_FB21_Msk (0x1U << CAN_F0R2_FB21_Pos) UART_CR1_REG_INDEX 1U __HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQ ITM_LSR_Access_Pos 1U CAN_F3R2_FB10 CAN_F3R2_FB10_Msk SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) HAL_SD_ERROR_DATA_CRC_FAIL SDMMC_ERROR_DATA_CRC_FAIL CAN_F7R1_FB7_Msk (0x1U << CAN_F7R1_FB7_Pos) CF_CYLINDER_LOW ATA_CYLINDER_LOW ADC_SMPR2_SMP0_Msk (0x7U << ADC_SMPR2_SMP0_Pos) DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk CR_HSION_BB RCC_CR_HSION_BB ___int_ptrdiff_t_h  USB_OTG_HPRT_PRES_Pos (6U) fwopen(__cookie,__fn) funopen(__cookie, (int (*)())0, __fn, (fpos_t (*)())0, (int (*)())0) SysTick_Type TIM_FLAG_CC2OF (TIM_SR_CC2OF) FLASH_OPTCR_nWRP_3 0x00080000U __unbounded  NVIC_BASE (SCS_BASE + 0x0100UL) VDD_VALUE ((uint32_t)3300U) ADC_SQR2_SQ7_Msk (0x1FU << ADC_SQR2_SQ7_Pos) CAN_F10R2_FB13_Pos (13U) SDIO_READ_WAIT_MODE_CLK (SDIO_DCTRL_RWMOD) RCC_APB1LPENR_CECLPEN_Pos (27U) SDMMC_OCR_ERASE_SEQ_ERR 0x10000000U QUADSPI_DCR_CSHT_0 (0x1U << QUADSPI_DCR_CSHT_Pos) SYSCFG_EXTICR3_EXTI11_PA 0x0000U CAN_F13R2_FB13 CAN_F13R2_FB13_Msk GPIO_PUPDR_PUPD8_Msk (0x3U << GPIO_PUPDR_PUPD8_Pos) CAN_F7R1_FB13 CAN_F7R1_FB13_Msk USART2_IRQn FLASH_CR_SER_Msk (0x1U << FLASH_CR_SER_Pos) RTC_TAFCR_TAMPPUDIS_Msk (0x1U << RTC_TAFCR_TAMPPUDIS_Pos) SAI_xFRCR_FRL_6 (0x40U << SAI_xFRCR_FRL_Pos) EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk GPIO_OTYPER_OT5_Pos (5U) _CONST const CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMD FMC_BWTR4_ADDHLD_3 (0x8U << FMC_BWTR4_ADDHLD_Pos) CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallback ADC_LTR_LT_Pos (0U) uwTick RCC_APB2RSTR_TIM10RST_Msk (0x1U << RCC_APB2RSTR_TIM10RST_Pos) FMPI2C_CR1_ADDRIE_Msk (0x1U << FMPI2C_CR1_ADDRIE_Pos) CAN_F9R2_FB1 CAN_F9R2_FB1_Msk FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDef FMC_SDTR1_TMRD_0 (0x1U << FMC_SDTR1_TMRD_Pos) SPDIFRX_IFCR_SBDCF SPDIFRX_IFCR_SBDCF_Msk RTC_TSTR_HT_Pos (20U) CAN_F4R1_FB27_Msk (0x1U << CAN_F4R1_FB27_Pos) RCC_APB1ENR_TIM3EN_Msk (0x1U << RCC_APB1ENR_TIM3EN_Pos) RCC_CSR_PORRSTF_Pos (27U) FMPI2C_CR1_PECEN_Pos (23U) RCC_CIR_LSIRDYF_Msk (0x1U << RCC_CIR_LSIRDYF_Pos) ADC_CSR_JSTRT2_Msk (0x1U << ADC_CSR_JSTRT2_Pos) CAN_F11R2_FB31_Msk (0x1U << CAN_F11R2_FB31_Pos) PVDE_BIT_NUMBER PWR_CR_PVDE_Pos RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk DMA_HIFCR_CHTIF5_Msk (0x1U << DMA_HIFCR_CHTIF5_Pos) CAN_F6R1_FB4_Msk (0x1U << CAN_F6R1_FB4_Pos) GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10 USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1U << USB_OTG_DOEPMSK_B2BSTUP_Pos) __HAL_RCC_RNG_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN); UNUSED(tmpreg); } while(0U) FMC_BCR4_ASYNCWAIT FMC_BCR4_ASYNCWAIT_Msk IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || ((HSE) == RCC_HSE_BYPASS)) CAN_F12R2_FB23_Pos (23U) DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U) DWT_EXCCNT_EXCCNT_Pos 0U USB_OTG_GINTSTS_LPMINT_Pos (27U) ITM_RXBUFFER_EMPTY 0x5AA55AA5U __LOCK_INIT(class,lock) extern struct __lock __lock_ ## lock; class _LOCK_T lock = &__lock_ ## lock WWDG_CFR_W_Msk (0x7FU << WWDG_CFR_W_Pos) FMC_SDCMR_CTB1 FMC_SDCMR_CTB1_Msk EXTI_PR_PR17 EXTI_PR_PR17_Msk USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk UINT8_C(x) __UINT8_C(x) USB_OTG_BCNT_Msk (0x7FFU << USB_OTG_BCNT_Pos) CAN_F9R1_FB3 CAN_F9R1_FB3_Msk CAN_F9R1_FB25_Msk (0x1U << CAN_F9R1_FB25_Pos) __I volatile const _flockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_acquire_recursive((fp)->_lock)) FMC_BCR2_CBURSTRW_Msk (0x1U << FMC_BCR2_CBURSTRW_Pos) SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) __HAL_RCC_SPI4_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN)) CAN_F8R2_FB3 CAN_F8R2_FB3_Msk SYSCFG_EXTICR2_EXTI7_PE 0x4000U USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk FMPI2C_ISR_ADDCODE FMPI2C_ISR_ADDCODE_Msk USB_OTG_DOEPINT_B2BSTUP_Pos (6U) I2C_CCR_DUTY_Msk (0x1U << I2C_CCR_DUTY_Pos) __HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2 RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT __GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESET USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4 UART_WORDLENGTH_8B 0x00000000U TIM_CR1_OPM_Pos (3U) I2C_CR1_NOSTRETCH_Pos (7U) CAN_F12R2_FB17_Pos (17U) ADC_SR_AWD ADC_SR_AWD_Msk ADC_SQR2_SQ8_4 (0x10U << ADC_SQR2_SQ8_Pos) CAN_F3R1_FB5_Pos (5U) DCMI_MIS_VSYNC_MIS_Pos (3U) RCC_DCKCFGR_I2S2SRC_1 (0x2U << RCC_DCKCFGR_I2S2SRC_Pos) __FLT64_MAX_EXP__ 1024 DCMI_IER_OVR_IE_Pos (1U) FMC_SDTR2_TWR_2 (0x4U << FMC_SDTR2_TWR_Pos) DMA_SxNDT_12 (0x1000U << DMA_SxNDT_Pos) __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) QUADSPI_CCR_ADMODE_1 (0x2U << QUADSPI_CCR_ADMODE_Pos) USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFU << USB_OTG_DIEPDMA_DMAADDR_Pos) SDIO_IT_CMDREND SDIO_STA_CMDREND OB_IWDG_HW ((uint8_t)0x00) CAN_F5R1_FB1_Msk (0x1U << CAN_F5R1_FB1_Pos) USB_OTG_GOTGCTL_CIDSTS_Pos (16U) GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk CAN_F1R2_FB11_Msk (0x1U << CAN_F1R2_FB11_Pos) DAC_CR_DMAUDRIE2_Pos (29U) USB_OTG_HCINTMSK_DTERRM_Msk (0x1U << USB_OTG_HCINTMSK_DTERRM_Pos) CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) _REENT _impure_ptr CAN_F2R2_FB23 CAN_F2R2_FB23_Msk FLASH_ACR_LATENCY_4WS 0x00000004U CAN_F9R1_FB1_Pos (1U) RCC_APB1RSTR_TIM3RST_Msk (0x1U << RCC_APB1RSTR_TIM3RST_Pos) CAN_F11R1_FB30 CAN_F11R1_FB30_Msk SYSCFG_EXTICR3_EXTI10_PA 0x0000U CAN_F10R1_FB0_Pos (0U) DMA_LIFCR_CDMEIF1_Msk (0x1U << DMA_LIFCR_CDMEIF1_Pos) CAN_F1R1_FB7_Msk (0x1U << CAN_F1R1_FB7_Pos) USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk ETH_MMCTGFSCCR 0x0000014CU CEC_ISR_LBPE_Msk (0x1U << CEC_ISR_LBPE_Pos) FLASH_CR_PG_Pos (0U) __ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLE GPIO_AFRL_AFSEL5_0 (0x1U << GPIO_AFRL_AFSEL5_Pos) FMC_BTR2_DATLAT_1 (0x2U << FMC_BTR2_DATLAT_Pos) __HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUS CAN_F6R1_FB4_Pos (4U) __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE USB_OTG_GOTGCTL_HNPRQ_Pos (9U) FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk RCC_AHB1LPENR_SRAM2LPEN RCC_AHB1LPENR_SRAM2LPEN_Msk FMC_PMEM_MEMSET2_Pos (0U) GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk RCC_CFGR_HPRE_DIV8 0x000000A0U CAN_F0R2_FB23_Pos (23U) CAN_F12R1_FB23 CAN_F12R1_FB23_Msk SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk CEC_CFGR_BRESTP_Msk (0x1U << CEC_CFGR_BRESTP_Pos) EXTI_EMR_MR4 EXTI_EMR_MR4_Msk GPIO_BRR_BR14_Pos (14U) RCC_CKGATENR_AHB2APB2_CKEN_Pos (1U) __SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLE RTC_TAFCR_ALARMOUTTYPE_Msk (0x1U << RTC_TAFCR_ALARMOUTTYPE_Pos) FMC_PATT_ATTHIZ2_Msk (0xFFU << FMC_PATT_ATTHIZ2_Pos) RTC_ALRMAR_WDSEL_Pos (30U) ADC_CSR_JEOC2_Pos (10U) GPIO_IDR_ID5 GPIO_IDR_ID5_Msk MPU_ACCESS_CACHEABLE ((uint8_t)0x01) __DEC32_MIN_EXP__ (-94) HAL_CAN_ERROR_CRC (0x00000100U) CAN2_RX0_IRQn RTC_ISR_TAMP1F_Msk (0x1U << RTC_ISR_TAMP1F_Pos) RTC_TSSSR_SS_Pos (0U) ADC_SQR3_SQ5_4 (0x10U << ADC_SQR3_SQ5_Pos) RCC_APB1RSTR_FMPI2C1RST_Msk (0x1U << RCC_APB1RSTR_FMPI2C1RST_Pos) GPIO_BSRR_BS5_Pos (5U) FMPI2C_CR1_DFN_Pos (8U) CAN_F11R1_FB6 CAN_F11R1_FB6_Msk RCC_SSCGR_INCSTEP_Msk (0x7FFFU << RCC_SSCGR_INCSTEP_Pos) USB_OTG_GINTSTS_PTXFE_Pos (26U) TIM_TS_ITR0 0x00000000U FMC_BCR3_MWID_1 (0x2U << FMC_BCR3_MWID_Pos) CAN_FFA1R_FFA_Pos (0U) CAN_F10R2_FB7_Msk (0x1U << CAN_F10R2_FB7_Pos) __RCSID(s) struct __hack __HAL_RCC_CRC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN)) FMC_PATT_ATTSET2_5 (0x20U << FMC_PATT_ATTSET2_Pos) CAN_FM1R_FBM24_Pos (24U) CAN_F0R1_FB4_Msk (0x1U << CAN_F0R1_FB4_Pos) __UTQ_FBIT__ 128 GPIO_AF12_FMC ((uint8_t)0x0C) CAN_F5R1_FB11_Pos (11U) RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSE TIM_DCR_DBA TIM_DCR_DBA_Msk RCC_RTCCLKSOURCE_HSE_DIV17 0x00110300U FLASH_OPTCR_WDG_SW_Msk (0x1U << FLASH_OPTCR_WDG_SW_Pos) FMPI2C1 ((FMPI2C_TypeDef *) FMPI2C1_BASE) CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk RCC_DCKCFGR_OFFSET (RCC_OFFSET + 0x8CU) I2C_OAR1_ADD8_Pos (8U) RTC_TAFCR_TSINSEL_Pos (17U) ADC2 ((ADC_TypeDef *) ADC2_BASE) SAI_GCR_SYNCIN_0 (0x1U << SAI_GCR_SYNCIN_Pos) DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk MPU_REGION_SIZE_4GB ((uint8_t)0x1F) I2C_CR1_ACK_Msk (0x1U << I2C_CR1_ACK_Pos) SPI_DR_DR SPI_DR_DR_Msk SYSCFG_EXTICR4_EXTI13_Pos (4U) CAN_FA1R_FACT22_Pos (22U) DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) __TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLED CAN_FLAG_MASK (0x000000FFU) CAN_F12R2_FB7_Pos (7U) CAN_F10R2_FB16_Msk (0x1U << CAN_F10R2_FB16_Pos) SYSCFG_EXTICR2_EXTI6_PH 0x0700U USB_OTG_GINTMSK_HCIM_Pos (25U) __ARM_SIZEOF_WCHAR_T 4 FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORD INSTRUCTION_CACHE_ENABLE 1U CAN_FS1R_FSC26 CAN_FS1R_FSC26_Msk __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE __HAL_RCC_GPIOF_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST)) __HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLE DMA_PRIORITY_MEDIUM ((uint32_t)DMA_SxCR_PL_0) I2C_OAR1_ADD5_Pos (5U) RCC_FLAG_LSERDY ((uint8_t)0x41) DMA_HIFCR_CHTIF7_Msk (0x1U << DMA_HIFCR_CHTIF7_Pos) EXTI_SWIER_SWIER5_Pos (5U) FMC_SDTR2_TXSR FMC_SDTR2_TXSR_Msk TIM_CCMR2_IC3PSC_Pos (2U) USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_IER_EPVIE_Msk (0x1U << CAN_IER_EPVIE_Pos) CAN_F2R2_FB27_Pos (27U) FMC_PATT_ATTHOLD2 FMC_PATT_ATTHOLD2_Msk SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk __predict_true(exp) __builtin_expect((exp), 1) __ARM_FP 4 I2C_OAR1_ADD3_Msk (0x1U << I2C_OAR1_ADD3_Pos) CAN_FS1R_FSC14_Msk (0x1U << CAN_FS1R_FSC14_Pos) USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk CAN_RF1R_RFOM1_Pos (5U) CAN_F7R1_FB21_Pos (21U) FMC_BCR4_MTYP_1 (0x2U << FMC_BCR4_MTYP_Pos) TIM_CCMR1_CC2S_0 (0x1U << TIM_CCMR1_CC2S_Pos) TIM_CCER_CC1P TIM_CCER_CC1P_Msk DCMI_RIS_LINE_RIS_Pos (4U) FMC_SDCR2_NC_Msk (0x3U << FMC_SDCR2_NC_Pos) EXTI_FTSR_TR7_Pos (7U) CAN_F0R2_FB25_Msk (0x1U << CAN_F0R2_FB25_Pos) RCC_CR_HSITRIM_2 (0x04U << RCC_CR_HSITRIM_Pos) USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk CAN_F7R2_FB31 CAN_F7R2_FB31_Msk CAN_F10R2_FB8 CAN_F10R2_FB8_Msk RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBER GPIO_IDR_ID2_Msk (0x1U << GPIO_IDR_ID2_Pos) USART_SR_ORE_Pos (3U) TIM_DMABase_CCER TIM_DMABASE_CCER RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk CAN_FFA1R_FFA14_Msk (0x1U << CAN_FFA1R_FFA14_Pos) __HAL_RCC_TIM6_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST)) CAN_F7R2_FB10_Pos (10U) CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) CAN_F3R2_FB31_Msk (0x1U << CAN_F3R2_FB31_Pos) __FLT64_MIN__ 2.2250738585072014e-308F64 FMC_PMEM_MEMSET2_4 (0x10U << FMC_PMEM_MEMSET2_Pos) xPSR_Z_Pos 30U __HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSB LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBER CAN_RX_FIFO1 (0x00000001U) RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4 RCC_RTCCLKSOURCE_HSE_DIV5 0x00050300U FMC_BTR3_DATAST_4 (0x10U << FMC_BTR3_DATAST_Pos) CAN_F7R1_FB15_Pos (15U) USB_OTG_DOEPCTL_STALL_Msk (0x1U << USB_OTG_DOEPCTL_STALL_Pos) CAN_F3R1_FB7 CAN_F3R1_FB7_Msk RCC_AHB1LPENR_DMA2LPEN_Pos (22U) CAN_F13R2_FB8_Msk (0x1U << CAN_F13R2_FB8_Pos) __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET ADC_CCR_MULTI_Pos (0U) CAN_F13R1_FB9 CAN_F13R1_FB9_Msk __HAL_RCC_TIM10_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST)) CR_HSEON_BB RCC_CR_HSEON_BB MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) CAN_F9R1_FB31_Pos (31U) FMC_BWTR4_ADDSET_2 (0x4U << FMC_BWTR4_ADDSET_Pos) TIM_ARR_ARR TIM_ARR_ARR_Msk CAN_TDT2R_DLC_Msk (0xFU << CAN_TDT2R_DLC_Pos) __HAL_RCC_CCMDATARAMEN_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN)) CAN_F7R1_FB20 CAN_F7R1_FB20_Msk DMA_LIFCR_CDMEIF2_Msk (0x1U << DMA_LIFCR_CDMEIF2_Pos) USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE PHY_LINKED_STATUS ((uint16_t)0x0004U) CAN_F1R1_FB25 CAN_F1R1_FB25_Msk DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1 FMPI2C_PECR_PEC FMPI2C_PECR_PEC_Msk TIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE SCB_ICSR_VECTPENDING_Pos 12U GPIO_IDR_ID2_Pos (2U) UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLE FMC_BTR3_ADDSET_0 (0x1U << FMC_BTR3_ADDSET_Pos) GPIO_MODER_MODE4_0 (0x1U << GPIO_MODER_MODE4_Pos) DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U) USB_OTG_GINTMSK_RSTDEM_Msk (0x1U << USB_OTG_GINTMSK_RSTDEM_Pos) SDMMC_OCR_ILLEGAL_CMD 0x00400000U CAN_F3R2_FB22 CAN_F3R2_FB22_Msk RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk SYSCFG_EXTICR2_EXTI5_PB 0x0010U __STM32_HAL_LEGACY  SAI_xCR1_DS_2 (0x4U << SAI_xCR1_DS_Pos) ADC_SMPR1_SMP12_1 (0x2U << ADC_SMPR1_SMP12_Pos) SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLE FLASH_ACR_LATENCY_8WS 0x00000008U RCC_CSR_LPWRRSTF_Pos (31U) SDIO_MASK_CMDACTIE SDIO_MASK_CMDACTIE_Msk CAN_TSR_LOW_Msk (0x7U << CAN_TSR_LOW_Pos) CAN_F13R1_FB21_Msk (0x1U << CAN_F13R1_FB21_Pos) CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk CAN_F9R1_FB25_Pos (25U) CAN_BS2_1TQ (0x00000000U) TIM_SMCR_TS TIM_SMCR_TS_Msk CAN_F4R2_FB4_Pos (4U) CAN_F2R2_FB26_Pos (26U) FMC_SDSR_MODES2_Msk (0x3U << FMC_SDSR_MODES2_Pos) __HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITE CAN_F11R1_FB3 CAN_F11R1_FB3_Msk USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U) __HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) != RESET) EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk __LACCUM_EPSILON__ 0x1P-31LK __HAL_RCC_DAC_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET) FMC_BCR4_EXTMOD FMC_BCR4_EXTMOD_Msk __HAL_RCC_CAN2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST)) DAC_CR_DMAEN2_Pos (28U) __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN)) GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEED11_0 FMC_BTR3_ACCMOD_1 (0x2U << FMC_BTR3_ACCMOD_Pos) RCC_PLLI2SP_DIV4 0x00000004U EXTI_PR_PR22 EXTI_PR_PR22_Msk SPDIFRX_DR0_C SPDIFRX_DR0_C_Msk IS_UART_WAKEUPMETHOD(WAKEUP) (((WAKEUP) == UART_WAKEUPMETHOD_IDLELINE) || ((WAKEUP) == UART_WAKEUPMETHOD_ADDRESSMARK)) RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0 CAN_TI2R_EXID_Pos (3U) SDIO_IT_TXFIFOF SDIO_STA_TXFIFOF RCC_AHB1ENR_GPIODEN_Pos (3U) SCB_AIRCR_PRIGROUP_Pos 8U TIM_DMABASE_CCR4 0x00000010U __HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENT RTC_BKP14R_Pos (0U) _DEFAULT_SOURCE CAN_F10R1_FB3_Pos (3U) RCC_FMPI2C1CLKSOURCE_HSI ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1) __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__ CAN_F3R1_FB11 CAN_F3R1_FB11_Msk __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE SPDIFRX_CR_CBDMAEN_Pos (10U) GPIO_AF0_MCO ((uint8_t)0x00) CAN_F9R1_FB19_Pos (19U) FMPI2C_CR1_ERRIE_Msk (0x1U << FMPI2C_CR1_ERRIE_Pos) HAL_SD_ERROR_ADDR_OUT_OF_RANGE SDMMC_ERROR_ADDR_OUT_OF_RANGE TIM_CCMR1_IC1F_3 (0x8U << TIM_CCMR1_IC1F_Pos) ADC_SQR2_SQ11_1 (0x02U << ADC_SQR2_SQ11_Pos) RESERVED6 GPIO_LCKR_LCK14_Msk (0x1U << GPIO_LCKR_LCK14_Pos) __PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLED TIM_SMCR_MSM_Msk (0x1U << TIM_SMCR_MSM_Pos) CAN_F6R2_FB18 CAN_F6R2_FB18_Msk EXTI_EMR_EM11 EXTI_EMR_MR11 FMPI2C_TIMEOUTR_TIMEOUTA FMPI2C_TIMEOUTR_TIMEOUTA_Msk FMC_BTR4_ADDHLD_2 (0x4U << FMC_BTR4_ADDHLD_Pos) FMC_BTR2_DATLAT FMC_BTR2_DATLAT_Msk EXTI_PR_PR10_Msk (0x1U << EXTI_PR_PR10_Pos) SAI_xSR_OVRUDR_Msk (0x1U << SAI_xSR_OVRUDR_Pos) __HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLine USART_CR2_LINEN_Pos (14U) GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk CAN_F8R2_FB11_Pos (11U) FMC_SR_ILEN_Msk (0x1U << FMC_SR_ILEN_Pos) GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk FMC_BTR1_DATLAT_1 (0x2U << FMC_BTR1_DATLAT_Pos) MPU_ACCESS_SHAREABLE ((uint8_t)0x01) USB_OTG_DCFG_PERSCHIVL_Msk (0x3U << USB_OTG_DCFG_PERSCHIVL_Pos) CAN_F12R1_FB12_Pos (12U) FMC_BCR1_BURSTEN_Pos (8U) SDMMC_R6_ILLEGAL_CMD 0x00004000U ADC_CSR_EOC1_Pos (1U) CAN_F4R2_FB21_Msk (0x1U << CAN_F4R2_FB21_Pos) SAI_xSLOTR_FBOFF_3 (0x08U << SAI_xSLOTR_FBOFF_Pos) SPI_I2SCFGR_DATLEN_Msk (0x3U << SPI_I2SCFGR_DATLEN_Pos) DMA_HISR_FEIF4_Msk (0x1U << DMA_HISR_FEIF4_Pos) CEC_IER_ARBLSTIE_Msk (0x1U << CEC_IER_ARBLSTIE_Pos) __SOFF 0x1000 CAN_F11R2_FB27_Pos (27U) I2C_CR1_ACK_Pos (10U) SDIO_STA_CMDACT_Pos (11U) USART_CR1_TXEIE_Pos (7U) RCC_APB1RSTR_TIM4RST_Pos (2U) RTC_TAFCR_TAMP2TRG_Pos (4U) __SYSTEM_STM32F4XX_H  FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk EXTI_EMR_EM15 EXTI_EMR_MR15 fropen(__cookie,__fn) funopen(__cookie, __fn, (int (*)())0, (fpos_t (*)())0, (int (*)())0) SAI_xFRCR_FSOFF_Pos (18U) __CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE RCC_APB1ENR_CECEN_Pos (27U) FMC_PCR_ECCPS_0 (0x1U << FMC_PCR_ECCPS_Pos) RCC_IT_PLLRDY ((uint8_t)0x10) __HAL_RCC_GPIOD_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST)) CAN_F4R1_FB2 CAN_F4R1_FB2_Msk ADC_CDR_DATA1 ADC_CDR_DATA1_Msk _gamma_signgam EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk I2C_CR1_SMBUS I2C_CR1_SMBUS_Msk CAN_F9R1_FB4_Msk (0x1U << CAN_F9R1_FB4_Pos) FMC_BTR3_ADDHLD_0 (0x1U << FMC_BTR3_ADDHLD_Pos) FMC_SDCR1_CAS FMC_SDCR1_CAS_Msk __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE CAN_F12R1_FB8_Pos (8U) __HAL_RCC_DAC_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST)) GPIO_ODR_ODR_13 GPIO_ODR_OD13 CAN_F4R1_FB27 CAN_F4R1_FB27_Msk RTC_DR_WDU_Msk (0x7U << RTC_DR_WDU_Pos) DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE CAN_F12R2_FB26 CAN_F12R2_FB26_Msk CAN_F1R2_FB19_Msk (0x1U << CAN_F1R2_FB19_Pos) HAL_SD_ERROR_DMA SDMMC_ERROR_DMA FMC_BWTR4_DATAST_2 (0x04U << FMC_BWTR4_DATAST_Pos) SYSCFG_EXTICR3_EXTI8_Pos (0U) GPIO_AF5_SPI3 ((uint8_t)0x05) __HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIG CAN_TDH2R_DATA5_Pos (8U) __HAL_SD_DMA_DISABLE(__HANDLE__) __SDIO_DMA_DISABLE((__HANDLE__)->Instance) CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMD __SFRACT_MIN__ (-0.5HR-0.5HR) CAN_F1R2_FB26_Msk (0x1U << CAN_F1R2_FB26_Pos) EXTI_EMR_EM19 EXTI_EMR_MR19 RTC_TSTR_ST_1 (0x2U << RTC_TSTR_ST_Pos) __HAL_RCC_DMA2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN)) DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk CAN_TSR_LOW1_Pos (30U) EXTI_PR_PR15 EXTI_PR_PR15_Msk CAN_F6R1_FB12 CAN_F6R1_FB12_Msk TIM_FLAG_CC4OF (TIM_SR_CC4OF) RTC_TSTR_PM RTC_TSTR_PM_Msk CAN_F12R2_FB19_Msk (0x1U << CAN_F12R2_FB19_Pos) ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U FMPI2C_ICR_ADDRCF_Msk (0x1U << FMPI2C_ICR_ADDRCF_Pos) DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U) __HAL_RCC_CEC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) == RESET) DMA_LIFCR_CHTIF2_Msk (0x1U << DMA_LIFCR_CHTIF2_Pos) CAN_F1R1_FB0 CAN_F1R1_FB0_Msk HAL_GetUID _blksize SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUS MPU_RASR_XN_Pos 28U SDIO_STA_RXACT_Pos (13U) DCMI_DR_BYTE1_Msk (0xFFU << DCMI_DR_BYTE1_Pos) RTC_TR_ST RTC_TR_ST_Msk APB2LPENR SDMMC_ERROR_RX_OVERRUN 0x00000020U CAN_FM1R_FBM11_Pos (11U) CAN_F6R2_FB24_Msk (0x1U << CAN_F6R2_FB24_Pos) DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk SYSCFG_EXTICR4_EXTI15_PD 0x3000U SYSCFG_EXTICR2_EXTI7_PJ 0x9000U __DBL_MAX__ ((double)1.7976931348623157e+308L) EXTI_PR_PR15_Pos (15U) I2C_SR1_SMBALERT_Msk (0x1U << I2C_SR1_SMBALERT_Pos) CAN_F9R1_FB29 CAN_F9R1_FB29_Msk USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk MPU_REGION_SIZE_2GB ((uint8_t)0x1E) SYSCFG_EXTICR3_EXTI10_PD 0x0300U GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEED8 __FLT32_MANT_DIG__ 24 CAN_F2R1_FB24 CAN_F2R1_FB24_Msk TPI_ACPR_PRESCALER_Pos 0U __GCC_IEC_559_COMPLEX 0 CAN_F4R1_FB7_Msk (0x1U << CAN_F4R1_FB7_Pos) FMC_SDCMR_CTB1_Pos (4U) CAN_FM1R_FBM8_Pos (8U) RTC_DR_DU RTC_DR_DU_Msk CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMD DAC_DHR12LD_DACC2DHR_Msk (0xFFFU << DAC_DHR12LD_DACC2DHR_Pos) SDMMC_CMD_SD_APP_SECURE_WRITE_MKB ((uint8_t)48) RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8 __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET FLASH_ACR_LATENCY_13WS 0x0000000DU CAN_F1R1_FB6_Pos (6U) __CC_SUPPORTS___INLINE 1 __SWID 0x2000 TIM_SMCR_ETP_Pos (15U) CAN_F0R1_FB2 CAN_F0R1_FB2_Msk SCB ((SCB_Type *) SCB_BASE ) __TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLED RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk IS_OB_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) || ((LEVEL) == OB_BOR_LEVEL3) || ((LEVEL) == OB_BOR_OFF)) AWD1_EVENT ADC_AWD1_EVENT FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDown SPDIFRX_DR1_PE SPDIFRX_DR1_PE_Msk FMC_SDCR2_SDCLK_Pos (10U) FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) FMC_BWTR1_ADDHLD_Pos (4U) USB_OTG_GINTSTS_SOF_Pos (3U) GPIO_IDR_ID15_Pos (15U) USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk EXTI_IMR_IM_Pos (0U) FLASH_OPTCR_nWRP_5 0x00200000U DCMI_RISR_FRAME_RIS DCMI_RIS_FRAME_RIS CAN_F4R1_FB15_Pos (15U) GPIO_MODER_MODE13_0 (0x1U << GPIO_MODER_MODE13_Pos) CAN_F2R1_FB22_Pos (22U) QUADSPI_DCR_CSHT_Msk (0x7U << QUADSPI_DCR_CSHT_Pos) GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk __GNUC__ 7 CAN_F3R1_FB4_Msk (0x1U << CAN_F3R1_FB4_Pos) TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_IT _PDP_ENDIAN 3412 EXTI_IMR_MR21 EXTI_IMR_MR21_Msk CAN_F5R2_FB19 CAN_F5R2_FB19_Msk ADC_JSQR_JSQ3_3 (0x08U << ADC_JSQR_JSQ3_Pos) CAN_F11R2_FB16 CAN_F11R2_FB16_Msk TIM_DMABase_CR1 TIM_DMABASE_CR1 CAN_F4R1_FB5_Pos (5U) GPIO_MODER_MODE3_Pos (6U) _INTMAX_T_DECLARED  GPIO_BSRR_BS15_Pos (15U) __SIZE_TYPE__ unsigned int QUADSPI_CCR_INSTRUCTION_5 (0x20U << QUADSPI_CCR_INSTRUCTION_Pos) DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk SYSCFG_EXTICR2_EXTI6_PC 0x0200U CAN_F4R1_FB10 CAN_F4R1_FB10_Msk __FLT64_MAX_10_EXP__ 308 CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk CAN_MSR_SAMP CAN_MSR_SAMP_Msk USB_OTG_DOEPCTL_EPENA_Pos (31U) CAN_MSR_SAMP_Msk (0x1U << CAN_MSR_SAMP_Pos) DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk PWR_CSR_BRR_Msk (0x1U << PWR_CSR_BRR_Pos) CAN_F7R2_FB17 CAN_F7R2_FB17_Msk USART_DR_DR_Pos (0U) USB_OTG_GINTSTS_ISOODRP_Msk (0x1U << USB_OTG_GINTSTS_ISOODRP_Pos) __need_wint_t __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET USB_OTG_HCTSIZ_DPID_0 (0x1U << USB_OTG_HCTSIZ_DPID_Pos) DCMI_ESUR_FSU_Msk (0xFFU << DCMI_ESUR_FSU_Pos) CAN_F10R1_FB7 CAN_F10R1_FB7_Msk __lock_release(lock) __retarget_lock_release(lock) RTC_TAFCR_TAMPINSEL RTC_TAFCR_TAMP1INSEL _locale TIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED FLASH_OPTCR_nWRP_1 0x00020000U USB_OTG_DIEPINT_TOC_Pos (3U) CAN_F2R2_FB16_Msk (0x1U << CAN_F2R2_FB16_Pos) __HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAG GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk PHY_READ_TO ((uint32_t)0x0000FFFFU) SYSCFG_EXTICR1_EXTI1_PA 0x0000U CAN_F4R1_FB12_Msk (0x1U << CAN_F4R1_FB12_Pos) FMPI2C_TIMINGR_SCLH_Pos (8U) USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk IS_TIM_OCIDLE_STATE(STATE) (((STATE) == TIM_OCIDLESTATE_SET) || ((STATE) == TIM_OCIDLESTATE_RESET)) EXTI_FTSR_TR3_Msk (0x1U << EXTI_FTSR_TR3_Pos) QUADSPI_CCR_ADSIZE_1 (0x2U << QUADSPI_CCR_ADSIZE_Pos) RCC_CFGR_MCO2_0 (0x1U << RCC_CFGR_MCO2_Pos) RCC_PLLSAICFGR_PLLSAIM_Msk (0x3FU << RCC_PLLSAICFGR_PLLSAIM_Pos) TIM_CR2_CCDS TIM_CR2_CCDS_Msk PWR_FLAG_ODSWRDY PWR_CSR_ODSWRDY RCC_PLLI2SCFGR_PLLI2SP_1 (0x2U << RCC_PLLI2SCFGR_PLLI2SP_Pos) USB_OTG_CHNUM_Pos (0U) __DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8 GPIO_OTYPER_OT10_Pos (10U) USB_OTG_HCINT_STALL_Msk (0x1U << USB_OTG_HCINT_STALL_Pos) IS_RCC_I2SAPB1CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_I2SAPB1CLKSOURCE_EXT) || ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLR) || ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLSRC)) timeradd(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec + (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec + (uvp)->tv_usec; if ((vvp)->tv_usec >= 1000000) { (vvp)->tv_sec++; (vvp)->tv_usec -= 1000000; } } while (0) TIM_CR2_OIS4 TIM_CR2_OIS4_Msk __HAL_RCC_TIM9_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET) __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH() do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE); SYSCFG->MEMRMP |= SYSCFG_MEMRMP_MEM_MODE_0; }while(0); GPIO_PUPDR_PUPD7_1 (0x2U << GPIO_PUPDR_PUPD7_Pos) RTC_TSTR_MNU_Msk (0xFU << RTC_TSTR_MNU_Pos) CAN_RI1R_RTR_Pos (1U) GPIO_OSPEEDR_OSPEED5_0 (0x1U << GPIO_OSPEEDR_OSPEED5_Pos) __USQ_IBIT__ 0 CAN_F7R2_FB14_Msk (0x1U << CAN_F7R2_FB14_Pos) RTC_ALRMAR_HU_3 (0x8U << RTC_ALRMAR_HU_Pos) DAC_DHR8RD_DACC2DHR_Pos (8U) __SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLE CAN_F2R1_FB1_Msk (0x1U << CAN_F2R1_FB1_Pos) CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) EXTI4_IRQn offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER) CAN_F6R2_FB16_Pos (16U) USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk CAN_F10R2_FB8_Pos (8U) __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE __INT16 "h" CAN_FA1R_FACT10_Msk (0x1U << CAN_FA1R_FACT10_Pos) __HAL_RCC_TIM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST)) RCC_AHB1LPENR_SRAM2LPEN_Pos (17U) RTC_CR_WUCKSEL_1 (0x2U << RTC_CR_WUCKSEL_Pos) SPDIFRX_SR_SYNCD_Pos (5U) SDIO_CPSM_DISABLE 0x00000000U SYSCFG_EXTICR2_EXTI7_PH 0x7000U USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFU << USB_OTG_HPTXSTS_PTXQTOP_Pos) I2C_CR1_ENARP_Msk (0x1U << I2C_CR1_ENARP_Pos) DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk GPIO_AFRH_AFRH2_0 GPIO_AFRH_AFSEL10_0 DMA_LIFCR_CDMEIF1_Pos (8U) RTC_BKP_NUMBER 0x000000014U __HAL_RCC_CEC_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__SOURCE__))) USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk FMC_SDTR2_TRAS_Pos (8U) __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET I2C_SR2_BUSY_Pos (1U) SDIO_STA_TXUNDERR_Msk (0x1U << SDIO_STA_TXUNDERR_Pos) RCC_CR_HSEBYP_Pos (18U) FMC_BTR3_ACCMOD_Msk (0x3U << FMC_BTR3_ACCMOD_Pos) GPIO_PUPDR_PUPDR1_1 GPIO_PUPDR_PUPD1_1 USB_OTG_DOEPCTL_SNPM_Pos (20U) FLASH_SECTOR_6 6U USB_OTG_GINTMSK_IEPINT_Msk (0x1U << USB_OTG_GINTMSK_IEPINT_Pos) CAN_F9R1_FB20_Pos (20U) CAN_FFA1R_FFA26 CAN_FFA1R_FFA26_Msk USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk __HAL_DBGMCU_FREEZE_TIM7() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM7_STOP)) USART_CR2_LINEN USART_CR2_LINEN_Msk IS_RCC_CLK48CLKSOURCE(SOURCE) (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) || ((SOURCE) == RCC_CLK48CLKSOURCE_PLLSAIP)) USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk CAN_F11R1_FB7_Msk (0x1U << CAN_F11R1_FB7_Pos) __HAL_RCC_TIM4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN)) SAI_xSLOTR_FBOFF_1 (0x02U << SAI_xSLOTR_FBOFF_Pos) ODSWEN_BitNumber ODSWEN_BIT_NUMBER USART_DR_DR_Msk (0x1FFU << USART_DR_DR_Pos) CEC_ISR_RXBR_Msk (0x1U << CEC_ISR_RXBR_Pos) CAN_F4R2_FB19_Msk (0x1U << CAN_F4R2_FB19_Pos) CAN_F12R1_FB27 CAN_F12R1_FB27_Msk __HAL_RCC_GPIOA_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOAEN)) __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET DCMI_ESUR_FEU_Pos (24U) HSE_STARTUP_TIMEOUT ((uint32_t)100U) ADC_SQR1_SQ13_2 (0x04U << ADC_SQR1_SQ13_Pos) CAN_F8R1_FB29_Pos (29U) CAN_F12R2_FB20_Msk (0x1U << CAN_F12R2_FB20_Pos) _UINTMAX_T_DECLARED  __UINT64_C(c) c ## ULL CAN_F0R2_FB4_Msk (0x1U << CAN_F0R2_FB4_Pos) FMC_SDTR1_TWR_Pos (16U) CAN_F7R2_FB31_Msk (0x1U << CAN_F7R2_FB31_Pos) __HAL_ADC_SMPR2 ADC_SMPR2 USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPD7 RCC_AHB1RSTR_CRCRST_Msk (0x1U << RCC_AHB1RSTR_CRCRST_Pos) GPIO_OSPEEDR_OSPEED8_1 (0x2U << GPIO_OSPEEDR_OSPEED8_Pos) ADC_CR1_JDISCEN_Pos (12U) CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk __HAL_RCC_RNG_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST)) ADC_CR1_AWDEN_Pos (23U) __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE OB_PCROP_SECTOR_All 0x00000FFFU FMC_BWTR4_BUSTURN_1 (0x2U << FMC_BWTR4_BUSTURN_Pos) __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE ADC_JSQR_JSQ3_Pos (10U) CAN_F11R1_FB22_Pos (22U) RTC_TSTR_HT_Msk (0x3U << RTC_TSTR_HT_Pos) TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk USB_OTG_HCSPLT_PRTADDR_1 (0x02U << USB_OTG_HCSPLT_PRTADDR_Pos) FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) EXTI_RTSR_TR9_Msk (0x1U << EXTI_RTSR_TR9_Pos) USART_CR1_RE USART_CR1_RE_Msk ADC_SQR3_SQ2_3 (0x08U << ADC_SQR3_SQ2_Pos) __HAL_RCC_SDMMC1_IS_CLK_ENABLED __HAL_RCC_SDIO_IS_CLK_ENABLED GPIO_MODER_MODE13_1 (0x2U << GPIO_MODER_MODE13_Pos) SYSCFG_EXTICR4_EXTI12_PH 0x0007U UART_WAKEUPMETHOD_ADDRESSMARK 0x00000800U EXTI_SWIER_SWIER19_Pos (19U) CAN_F0R1_FB22_Pos (22U) RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk CAN_F8R2_FB11 CAN_F8R2_FB11_Msk CEC_IER_RXENDIE_Pos (1U) __RCC_PLLSRC RCC_GET_PLL_OSCSOURCE RCC_PLLI2SCFGR_PLLI2SM_Pos (0U) AHB2ENR CLKEN_BITNUMBER 0x08U GPIO_ODR_OD11 GPIO_ODR_OD11_Msk RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk ADC_SMPR2_SMP4_Msk (0x7U << ADC_SMPR2_SMP4_Pos) GPIO_OSPEEDR_OSPEED3_Pos (6U) SPDIFRX_CR_PMSK SPDIFRX_CR_PMSK_Msk CAN_F11R1_FB22 CAN_F11R1_FB22_Msk CAN_F7R2_FB15_Pos (15U) ADC_SQR2_SQ12_0 (0x01U << ADC_SQR2_SQ12_Pos) DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk CAN_F5R2_FB22_Pos (22U) SAI2_Block_A ((SAI_Block_TypeDef *)SAI2_Block_A_BASE) FLASH_VOLTAGE_RANGE_3 0x00000002U CAN_FM1R_FBM13_Msk (0x1U << CAN_FM1R_FBM13_Pos) ADC_RESOLUTION8b ADC_RESOLUTION_8B CAN_F11R1_FB16_Pos (16U) FMC_SDRTR_REIE FMC_SDRTR_REIE_Msk __HAL_RCC_TIM10_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN)) EXTI_SWIER_SWIER12_Pos (12U) EXTI_RTSR_TR3_Pos (3U) TIM_EGR_UG_Msk (0x1U << TIM_EGR_UG_Pos) RCC_APB1LPENR_USART3LPEN_Pos (18U) DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk FLASH_ACR_LATENCY_2WS 0x00000002U CAN_F2R2_FB5_Pos (5U) CAN_F0R1_FB21_Msk (0x1U << CAN_F0R1_FB21_Pos) CAN_F6R1_FB19 CAN_F6R1_FB19_Msk RCC_CFGR_SWS_1 (0x2U << RCC_CFGR_SWS_Pos) HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrive RCC_PLLSAICFGR_PLLSAIN_Msk (0x1FFU << RCC_PLLSAICFGR_PLLSAIN_Pos) IS_UART_STOPBITS(STOPBITS) (((STOPBITS) == UART_STOPBITS_1) || ((STOPBITS) == UART_STOPBITS_2)) CAN_FM1R_FBM1_Msk (0x1U << CAN_FM1R_FBM1_Pos) UART_STOPBITS_1 0x00000000U __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__)) EXTI_EMR_MR14 EXTI_EMR_MR14_Msk __HAL_DBGMCU_FREEZE_CAN1() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN1_STOP)) FMC_PCR_TAR_3 (0x8U << FMC_PCR_TAR_Pos) TIM_BDTR_OSSR_Pos (11U) SDIO_MASK_RXACTIE_Pos (13U) __ARM_NEON__ FMC_PCR_TCLR_1 (0x2U << FMC_PCR_TCLR_Pos) IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2) || ((INSTANCE) == SPI3) || ((INSTANCE) == SPI4)) __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE TIM_CCMR2_OC3M_1 (0x2U << TIM_CCMR2_OC3M_Pos) ADC_SQR1_SQ15_1 (0x02U << ADC_SQR1_SQ15_Pos) CEC_ISR_LBPE_Pos (5U) _GLOBAL_REENT _global_impure_ptr FMC_PCR_PWAITEN FMC_PCR_PWAITEN_Msk CAN_TDH2R_DATA6_Pos (16U) MAC_ADDR1 0U GPIO_OSPEEDR_OSPEED10_1 (0x2U << GPIO_OSPEEDR_OSPEED10_Pos) USART_SR_PE_Msk (0x1U << USART_SR_PE_Pos) SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN)) IS_TIM_CLEARINPUT_SOURCE(SOURCE) (((SOURCE) == TIM_CLEARINPUTSOURCE_NONE) || ((SOURCE) == TIM_CLEARINPUTSOURCE_ETR)) __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE ADC_SQR2_SQ7_0 (0x01U << ADC_SQR2_SQ7_Pos) CAN_FLAG_TXOK1 (0x00000509U) CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk FMC_BWTR3_DATAST_Msk (0xFFU << FMC_BWTR3_DATAST_Pos) __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE __ORDER_BIG_ENDIAN__ 4321 CAN_F13R1_FB26_Pos (26U) GPIO_ODR_OD14_Pos (14U) __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) != RESET) BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESS SAI_xSR_MUTEDET_Pos (1U) ITM_TPR_PRIVMASK_Pos 0U FLASH_VOLTAGE_RANGE_2 0x00000001U USB_OTG_DIEPINT_INEPNE_Pos (6U) TIM4 ((TIM_TypeDef *) TIM4_BASE) CAN_F5R2_FB30_Msk (0x1U << CAN_F5R2_FB30_Pos) CAN_F13R1_FB11 CAN_F13R1_FB11_Msk CEC_IER_LBPEIE_Pos (5U) SDIO_IT_RXFIFOF SDIO_STA_RXFIFOF __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET MPU_CTRL_ENABLE_Msk (1UL ) RCC_CR_HSICAL_5 (0x20U << RCC_CR_HSICAL_Pos) _unused PWR_CR_MRLVDS PWR_CR_MRLVDS_Msk HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT()) FLASH_ACR_ICRST_Pos (11U) SDIO_MASK_RXFIFOHFIE SDIO_MASK_RXFIFOHFIE_Msk USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk TIM_EGR_CC2G_Msk (0x1U << TIM_EGR_CC2G_Pos) __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPDIFRXLPEN)) DAC_CR_DMAUDRIE2_Msk (0x1U << DAC_CR_DMAUDRIE2_Pos) RCC_DCKCFGR_SAI2SRC_0 (0x1U << RCC_DCKCFGR_SAI2SRC_Pos) CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk DMA_HISR_TCIF6_Pos (21U) CAN_FM1R_FBM21_Pos (21U) CAN_F9R2_FB19_Pos (19U) UINT_FAST16_MAX (__UINT_FAST16_MAX__) __HAL_RCC_BKPSRAM_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_BKPSRAMEN)) ITM_TCR_SYNCENA_Pos 2U DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk __sf CAN_F0R2_FB28_Msk (0x1U << CAN_F0R2_FB28_Pos) SDMMC_0TO7BITS 0x000000FFU CEC_CFGR_LBPEGEN_Msk (0x1U << CEC_CFGR_LBPEGEN_Pos) __HAL_RCC_GPIOH_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); UNUSED(tmpreg); } while(0U) CAN_F2R1_FB24_Msk (0x1U << CAN_F2R1_FB24_Pos) __HAL_PWR_PVD_EXTI_DISABLE_IT() (EXTI->IMR &= ~(PWR_EXTI_LINE_PVD)) I2C_SR1_BERR_Pos (8U) CAN_F9R2_FB2_Pos (2U) __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk FMC_SDTR1_TRCD_0 (0x1U << FMC_SDTR1_TRCD_Pos) CAN_TSR_TERR1_Msk (0x1U << CAN_TSR_TERR1_Pos) CAN_F10R1_FB9_Pos (9U) __HAL_RCC_GPIOG_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST)) USB_OTG_HPTXSTS_PTXQTOP_6 (0x40U << USB_OTG_HPTXSTS_PTXQTOP_Pos) __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk CAN_IER_BOFIE_Pos (10U) MPU_REGION_NUMBER7 ((uint8_t)0x07) EXTI_IMR_MR17_Pos (17U) CAN_F7R2_FB24 CAN_F7R2_FB24_Msk __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk DMA_PDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_PSIZE_0) ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk FMC_BTR4_DATLAT_2 (0x4U << FMC_BTR4_DATLAT_Pos) __HAL_RCC_USART2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART2RST)) TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTE RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk RCC_PLLCFGR_PLLQ_0 (0x1U << RCC_PLLCFGR_PLLQ_Pos) GPIO_PUPDR_PUPDR1_0 GPIO_PUPDR_PUPD1_0 HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor()) SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLE IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZE HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED CAN_F12R2_FB3 CAN_F12R2_FB3_Msk EXTI_EMR_EM21 EXTI_EMR_MR21 DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk __MACHINE_ENDIAN_H__  SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk __tm GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk CAN_F1R1_FB26_Pos (26U) GPIO_PUPDR_PUPD2_Pos (4U) PCCARD_ERROR HAL_PCCARD_STATUS_ERROR RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOCLPEN_Pos) __noinline __attribute__ ((__noinline__)) __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2 FPU ((FPU_Type *) FPU_BASE ) __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET RCC_PLLSOURCE_HSI RCC_PLLCFGR_PLLSRC_HSI TPI_FIFO0_ETM2_Pos 16U ADC_CR2_CONT ADC_CR2_CONT_Msk FMC_SDTR2_TMRD_Pos (0U) DMA_HIFCR_CDMEIF5_Msk (0x1U << DMA_HIFCR_CDMEIF5_Pos) __ntohs(_x) __bswap16(_x) __GCC_HAVE_DWARF2_CFI_ASM 1 FMC_SDTR1_TMRD FMC_SDTR1_TMRD_Msk SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk __WCHAR_WIDTH__ 32 CAN_TI1R_EXID_Msk (0x3FFFFU << CAN_TI1R_EXID_Pos) __HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk IS_TIM_SLAVE_MODE(MODE) (((MODE) == TIM_SLAVEMODE_DISABLE) || ((MODE) == TIM_SLAVEMODE_GATED) || ((MODE) == TIM_SLAVEMODE_RESET) || ((MODE) == TIM_SLAVEMODE_TRIGGER) || ((MODE) == TIM_SLAVEMODE_EXTERNAL1)) CAN_F9R2_FB10 CAN_F9R2_FB10_Msk __HAL_RCC_TIM13_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN)) EXTI_IMR_MR4 EXTI_IMR_MR4_Msk FMPI2C_OAR2_OA2 FMPI2C_OAR2_OA2_Msk CAN_F3R2_FB15 CAN_F3R2_FB15_Msk EXTI_PR_PR7_Msk (0x1U << EXTI_PR_PR7_Pos) EXTI_IMR_MR7_Pos (7U) USB_OTG_HCCHAR_EPNUM_0 (0x1U << USB_OTG_HCCHAR_EPNUM_Pos) _FSEEK_OPTIMIZATION 1 FMPI2C_ISR_ARLO_Pos (9U) USB_OTG_GINTMSK_MMISM_Pos (1U) DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos) ADC_CR2_ADON_Pos (0U) RTC_ALRMBR_MSK2_Pos (15U) USB_OTG_FIFO_BASE 0x1000U __SEOF 0x0020 RCC_CIR_LSIRDYIE_Msk (0x1U << RCC_CIR_LSIRDYIE_Pos) DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) HAL_SD_ERROR_UNSUPPORTED_FEATURE SDMMC_ERROR_UNSUPPORTED_FEATURE TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) CAN_F8R2_FB26 CAN_F8R2_FB26_Msk USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk CAN_FFA1R_FFA25 CAN_FFA1R_FFA25_Msk SDMMC_R6_COM_CRC_FAILED 0x00008000U TIM_TIM2_ETH_PTP 0x00000400U GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk SPDIFRX_DR1_DRNL2 SPDIFRX_DR1_DRNL2_Msk CAN_F0R2_FB12_Pos (12U) DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk SDMMC_OCR_CARD_ECC_FAILED 0x00200000U SDIO_DCTRL_DMAEN SDIO_DCTRL_DMAEN_Msk FMPI2C_OAR2_OA2MSK FMPI2C_OAR2_OA2MSK_Msk HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallback DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk _SYS_TYPES_H  CAN_F9R1_FB28 CAN_F9R1_FB28_Msk TIM_EGR_COMG_Pos (5U) CAN_FFA1R_FFA2_Msk (0x1U << CAN_FFA1R_FFA2_Pos) IS_TIM_CCXN_INSTANCE(INSTANCE,CHANNEL) ((((INSTANCE) == TIM1) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3))) || (((INSTANCE) == TIM8) && (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2) || ((CHANNEL) == TIM_CHANNEL_3)))) CAN_F7R2_FB29_Msk (0x1U << CAN_F7R2_FB29_Pos) RCC_APB1LPENR_CECLPEN_Msk (0x1U << RCC_APB1LPENR_CECLPEN_Pos) FMC_BTR3_CLKDIV_Pos (20U) __SAPP 0x0100 ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk RCC_AHB1RSTR_GPIOGRST_Msk (0x1U << RCC_AHB1RSTR_GPIOGRST_Pos) SAI_xSLOTR_SLOTEN_Pos (16U) USB_OTG_GINTSTS_HCINT_Pos (25U) DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk SDIO_STA_SDIOIT_Msk (0x1U << SDIO_STA_SDIOIT_Pos) CAN_F11R1_FB24_Msk (0x1U << CAN_F11R1_FB24_Pos) EXTI_PR_PR2_Msk (0x1U << EXTI_PR_PR2_Pos) FMC_BWTR2_ADDHLD_Msk (0xFU << FMC_BWTR2_ADDHLD_Pos) CAN_FLAG_EWG (0x00000300U) CAN_F2R1_FB6_Pos (6U) __GNUCLIKE_BUILTIN_VARARGS 1 ADC_CR2_ADON_Msk (0x1U << ADC_CR2_ADON_Pos) __FLT_DIG__ 6 CAN_F8R2_FB12 CAN_F8R2_FB12_Msk SAI_xFRCR_FSPO SAI_xFRCR_FSPOL DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos) GPIO_AF12_SDMMC GPIO_AF12_SDIO PWR_SLEEPENTRY_WFI ((uint8_t)0x01) CAN_F3R1_FB30 CAN_F3R1_FB30_Msk RCC_BDCR_RTCSEL_Msk (0x3U << RCC_BDCR_RTCSEL_Pos) __HAL_RCC_PWR_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_PWRLPEN)) CAN_F8R2_FB1_Msk (0x1U << CAN_F8R2_FB1_Pos) __HAL_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR & (__INTERRUPT__))) GPIO_MODER_MODER3_1 (0x2U << GPIO_MODER_MODER3_Pos) ADC_SR_STRT_Msk (0x1U << ADC_SR_STRT_Pos) EXTI_PR_PR2_Pos (2U) HAL_SD_ERROR_AKE_SEQ_ERR SDMMC_ERROR_AKE_SEQ_ERR __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG())) DCMI_ESCR_FEC_Pos (24U) GPIO_PUPDR_PUPD6_Msk (0x3U << GPIO_PUPDR_PUPD6_Pos) __UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLED ADC_SMPR2_SMP8_Msk (0x7U << ADC_SMPR2_SMP8_Pos) SYSCFG_EXTICR1_EXTI2_PG 0x0600U DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) CAN_F2R2_FB22_Pos (22U) TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) ADC_CR2_JEXTSEL_Msk (0xFU << ADC_CR2_JEXTSEL_Pos) CAN_F4R2_FB7_Msk (0x1U << CAN_F4R2_FB7_Pos) USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk SDIO_DATABLOCK_SIZE_8B (SDIO_DCTRL_DBLOCKSIZE_0|SDIO_DCTRL_DBLOCKSIZE_1) CAN_F5R2_FB26 CAN_F5R2_FB26_Msk SPDIFRX_SR_SERR_Pos (7U) __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE CAN_FA1R_FACT11_Pos (11U) CAN_F8R1_FB12_Msk (0x1U << CAN_F8R1_FB12_Pos) IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || ((STATE) == DMA_MINC_DISABLE)) __ARM_FP16_FORMAT_ALTERNATIVE CEC_ISR_TXACKE_Pos (12U) RTC_CALIBR_DCS_Msk (0x1U << RTC_CALIBR_DCS_Pos) RTC_ISR_ALRBF_Pos (9U) ADC_CR2_EXTSEL_1 (0x2U << ADC_CR2_EXTSEL_Pos) __SIZE_T__  TIM_CCER_CC3E_Msk (0x1U << TIM_CCER_CC3E_Pos) FMC_PCR_ECCEN_Pos (6U) CAN_F1R1_FB1 CAN_F1R1_FB1_Msk TIM_CCER_CC4NP_Msk (0x1U << TIM_CCER_CC4NP_Pos) PDP_ENDIAN _PDP_ENDIAN ADC_SMPR2_SMP6_2 (0x4U << ADC_SMPR2_SMP6_Pos) CAN_F0R1_FB19_Msk (0x1U << CAN_F0R1_FB19_Pos) __FLT32X_MIN_EXP__ (-1021) USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk __USFRACT_MAX__ 0XFFP-8UHR WWDG_CR_T_6 (0x40U << WWDG_CR_T_Pos) SYSCFG_EXTICR2_EXTI6_PG 0x0600U CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk GPIO_PUPDR_PUPD11_1 (0x2U << GPIO_PUPDR_PUPD11_Pos) FLASH_LATENCY_9 FLASH_ACR_LATENCY_9WS __HAL_RCC_SAI2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI2LPEN)) CAN_F12R1_FB3_Msk (0x1U << CAN_F12R1_FB3_Pos) CAN_F2R2_FB16_Pos (16U) EXTI_EMR_MR0_Pos (0U) DMA_PBURST_INC4 ((uint32_t)DMA_SxCR_PBURST_0) DCMI_CWSIZE_CAPCNT_Pos (0U) SDIO_STA_DCRCFAIL_Pos (1U) CAN_F6R1_FB26 CAN_F6R1_FB26_Msk CAN_F7R1_FB10_Pos (10U) RTC_DR_MU_1 (0x2U << RTC_DR_MU_Pos) TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk _GCC_WRAP_STDINT_H  SAI_xSR_WCKCFG_Pos (2U) RCC_AHB1RSTR_GPIOGRST_Pos (6U) GPIO_BSRR_BR1_Msk (0x1U << GPIO_BSRR_BR1_Pos) SDIO_ICR_DATAENDC_Msk (0x1U << SDIO_ICR_DATAENDC_Pos) __INT_LEAST16_MAX__ 0x7fff FPU_MVFR0_Divide_Pos 16U EXTI_EMR_MR21 EXTI_EMR_MR21_Msk CAN_F7R1_FB7 CAN_F7R1_FB7_Msk __count CEC_IER_TXACKEIE_Msk (0x1U << CEC_IER_TXACKEIE_Pos) CAN_F8R2_FB23 CAN_F8R2_FB23_Msk CAN_F12R2_FB18 CAN_F12R2_FB18_Msk __INT_LEAST8_WIDTH__ 8 RCC_CFGR_PPRE1_DIV16 0x00001C00U USART_CR1_PCE_Pos (10U) CAN_F6R2_FB7 CAN_F6R2_FB7_Msk CAN_F2R2_FB28 CAN_F2R2_FB28_Msk CAN_F5R1_FB17_Msk (0x1U << CAN_F5R1_FB17_Pos) SDMMC_CMD_APP_SD_SET_BUSWIDTH ((uint8_t)6) RCC_PLLVCO_OUTPUT_MIN 100000000U RCC_LSI_ON ((uint8_t)0x01) CAN_F3R2_FB4_Msk (0x1U << CAN_F3R2_FB4_Pos) GPIO_PUPDR_PUPD7_Pos (14U) CAN_F9R1_FB3_Pos (3U) SPI_SR_OVR SPI_SR_OVR_Msk __GNUC_STDC_INLINE__ 1 I2C_CR1_NOSTRETCH_Msk (0x1U << I2C_CR1_NOSTRETCH_Pos) IS_SDIO_TRANSFER_DIR(DIR) (((DIR) == SDIO_TRANSFER_DIR_TO_CARD) || ((DIR) == SDIO_TRANSFER_DIR_TO_SDIO)) CAN_TDT1R_DLC_Msk (0xFU << CAN_TDT1R_DLC_Pos) ADC_SQR3_SQ6_0 (0x01U << ADC_SQR3_SQ6_Pos) RCC_APB1LPENR_I2C1LPEN_Pos (21U) EXTI_EMR_MR19_Pos (19U) SCB_DFSR_BKPT_Pos 1U CAN_F5R1_FB27 CAN_F5R1_FB27_Msk SDIO_STA_CMDSENT_Msk (0x1U << SDIO_STA_CMDSENT_Pos) __INT_FAST32_TYPE__ int xPSR_C_Pos 29U DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk __DBL_HAS_DENORM__ 1 GPIO_BRR_BR9_Pos (9U) FMPI2C_ISR_TIMEOUT_Pos (12U) FMC_SDRTR_COUNT_Msk (0x1FFFU << FMC_SDRTR_COUNT_Pos) HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5 ADC_SQR3_SQ3_3 (0x08U << ADC_SQR3_SQ3_Pos) TIM_OSSR_ENABLE (TIM_BDTR_OSSR) CAN_F4R2_FB26_Pos (26U) FMPI2C_TIMEOUTR_TIMOUTEN FMPI2C_TIMEOUTR_TIMOUTEN_Msk FMC_SDCR2_SDCLK FMC_SDCR2_SDCLK_Msk USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk SDIO_CMD_WAITRESP SDIO_CMD_WAITRESP_Msk USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U) EXTI_IMR_IM8 EXTI_IMR_MR8 SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLE __WCHAR_TYPE__ unsigned int ADC_JDR2_JDATA_Pos (0U) GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4 TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1 CAN_F8R1_FB12 CAN_F8R1_FB12_Msk SYSCFG_MEMRMP_SWP_FMC_Msk (0x3U << SYSCFG_MEMRMP_SWP_FMC_Pos) CAN_F5R2_FB9 CAN_F5R2_FB9_Msk ADC_RESOLUTION6b ADC_RESOLUTION_6B RCC_APB2RSTR_SAI2RST_Msk (0x1U << RCC_APB2RSTR_SAI2RST_Pos) RCC_CR_PLLSAION_Msk (0x1U << RCC_CR_PLLSAION_Pos) DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET SPDIFRX_IMR_OVRIE_Msk (0x1U << SPDIFRX_IMR_OVRIE_Pos) SPDIFRX_CSR_CS_Pos (16U) CAN_F1R1_FB16_Pos (16U) FMC_SR_IRS_Pos (0U) DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) SDMMC_CMD_SD_APP_SECURE_ERASE ((uint8_t)38) USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk CoreDebug_DHCSR_S_RESET_ST_Pos 25U __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE __HAL_RCC_DMA1_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA1EN)) == RESET) GPIO_ODR_ODR_3 GPIO_ODR_OD3 EXTI_FTSR_TR8_Msk (0x1U << EXTI_FTSR_TR8_Pos) SAI_xSR_FLVL_2 (0x4U << SAI_xSR_FLVL_Pos) FMPI2C_CR1_STOPIE FMPI2C_CR1_STOPIE_Msk FMC_SDCR1_NR FMC_SDCR1_NR_Msk DMA2_Stream0_BASE (DMA2_BASE + 0x010U) EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk DMA_SxCR_TCIE_Pos (4U) DAC_DHR12L2_DACC2DHR_Msk (0xFFFU << DAC_DHR12L2_DACC2DHR_Pos) CAN_F9R1_FB14_Pos (14U) CAN_TI1R_RTR_Pos (1U) ADC_CSR_JSTRT3_Pos (19U) USB_OTG_GUSBCFG_HNPCAP_Pos (9U) FMC_PMEM_MEMSET2_6 (0x40U << FMC_PMEM_MEMSET2_Pos) SAI_xIMR_MUTEDETIE_Msk (0x1U << SAI_xIMR_MUTEDETIE_Pos) CAN_F13R1_FB30_Msk (0x1U << CAN_F13R1_FB30_Pos) RTC_BKP19R_Msk (0xFFFFFFFFU << RTC_BKP19R_Pos) FPU_MVFR1_D_NaN_mode_Pos 4U FMPI2C_ISR_RXNE FMPI2C_ISR_RXNE_Msk SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk CEC_IER_SBPEIE CEC_IER_SBPEIE_Msk USART2 ((USART_TypeDef *) USART2_BASE) __HAL_RCC_I2C2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C2LPEN)) __ptr_t void * CAN_FS1R_FSC24_Msk (0x1U << CAN_FS1R_FSC24_Pos) __HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENT DAC_CR_BOFF1_Msk (0x1U << DAC_CR_BOFF1_Pos) DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORD CAN_F1R2_FB11 CAN_F1R2_FB11_Msk IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON)) CAN_F12R1_FB11_Msk (0x1U << CAN_F12R1_FB11_Pos) RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1 FLASH_SECTOR_1 1U __packed __attribute__((__packed__)) CAN_F10R2_FB21_Msk (0x1U << CAN_F10R2_FB21_Pos) __TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESET SCB_CPUID_VARIANT_Pos 20U CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk FMC_Bank5_6 ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE) CAN_F0R2_FB6_Pos (6U) __OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_H SPI_SR_CRCERR_Pos (4U) CAN_F4R2_FB23_Pos (23U) ADC_CR1_DISCNUM_2 (0x4U << ADC_CR1_DISCNUM_Pos) SDIO_MAXERASETIMEOUT 63000U SDIO_CMD_CPSMEN_Msk (0x1U << SDIO_CMD_CPSMEN_Pos) TIM_CCMR2_OC4PE_Pos (11U) HAL_CAN_ERROR_NONE (0x00000000U) FMPI2C_TIMEOUTR_TEXTEN_Msk (0x1U << FMPI2C_TIMEOUTR_TEXTEN_Pos) DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk RCC_FLAG_LPWRRST ((uint8_t)0x7F) CAN_IT_LAST_ERROR_CODE ((uint32_t)CAN_IER_LECIE) FLASH_IT_ERR 0x02000000U DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk __CORE_CMSIMD_H  FMC_SDCR2_RPIPE_Msk (0x3U << FMC_SDCR2_RPIPE_Pos) DMA1_Stream4_IRQn GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk GPIO_IDR_IDR_13 GPIO_IDR_ID13 CSR_RMVF_BB RCC_CSR_RMVF_BB EXTI_EMR_MR1 EXTI_EMR_MR1_Msk __DECONST(type,var) ((type)(__uintptr_t)(const void *)(var)) TIM2 ((TIM_TypeDef *) TIM2_BASE) MPU_CTRL_HFNMIENA_Pos 1U GPIO_IDR_ID2 GPIO_IDR_ID2_Msk __long_double_t long double CEC_IER_TXACKEIE_Pos (12U) __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE SDIO_CLKCR_PWRSAV_Msk (0x1U << SDIO_CLKCR_PWRSAV_Pos) GPIO_MODER_MODE6_Pos (12U) USART_CR3_CTSIE_Msk (0x1U << USART_CR3_CTSIE_Pos) SDIO_MASK_TXUNDERRIE_Msk (0x1U << SDIO_MASK_TXUNDERRIE_Pos) TIM_BDTR_DTG_5 (0x20U << TIM_BDTR_DTG_Pos) USART_CR3_ONEBIT_Pos (11U) IWDG_SR_PVU IWDG_SR_PVU_Msk SDIO_MASK_TXFIFOEIE_Msk (0x1U << SDIO_MASK_TXFIFOEIE_Pos) PWR_MODE_EVT PWR_PVD_MODE_NORMAL CAN_F1R1_FB26_Msk (0x1U << CAN_F1R1_FB26_Pos) FMC_BTR3_DATAST_1 (0x02U << FMC_BTR3_DATAST_Pos) IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATE RCC_I2SAPB2CLKSOURCE_PLLI2S 0x00000000U __HAL_RCC_TIM12_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN)) GPIO_IDR_ID12 GPIO_IDR_ID12_Msk GPIO_MODER_MODE14_0 (0x1U << GPIO_MODER_MODE14_Pos) __HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG USB_OTG_GINTMSK_RXFLVLM_Pos (4U) CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk RCC_APB1LPENR_CAN1LPEN_Pos (25U) __SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLED SPI_I2SCFGR_I2SCFG_0 (0x1U << SPI_I2SCFGR_I2SCFG_Pos) USB_OTG_DOEPCTL_STALL_Pos (21U) USB_OTG_DOEPINT_OTEPSPR_Msk (0x1U << USB_OTG_DOEPINT_OTEPSPR_Pos) USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk CAN_F7R1_FB25 CAN_F7R1_FB25_Msk FMC_BWTR2_DATAST FMC_BWTR2_DATAST_Msk __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET RCC_RTCCLKSOURCE_HSE_DIV13 0x000D0300U __uint8_t GPIO_BRR_BR0_Pos (0U) CAN_F5R1_FB0 CAN_F5R1_FB0_Msk __HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMC RCC_CR_HSERDY RCC_CR_HSERDY_Msk SAI_xFRCR_FRL_2 (0x04U << SAI_xFRCR_FRL_Pos) __ULACCUM_IBIT__ 32 CAN_F7R1_FB13_Msk (0x1U << CAN_F7R1_FB13_Pos) FMC_SDTR2_TRCD_0 (0x1U << FMC_SDTR2_TRCD_Pos) TIM_DMABURSTLENGTH_7TRANSFERS 0x00000600U FMPI2C_ISR_NACKF_Msk (0x1U << FMPI2C_ISR_NACKF_Pos) __CONCAT(x,y) __CONCAT1(x,y) IS_VOLTAGERANGE(RANGE) (((RANGE) == FLASH_VOLTAGE_RANGE_1) || ((RANGE) == FLASH_VOLTAGE_RANGE_2) || ((RANGE) == FLASH_VOLTAGE_RANGE_3) || ((RANGE) == FLASH_VOLTAGE_RANGE_4)) USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFU << USB_OTG_DIEPTXF_INEPTXSA_Pos) TIM_DMABASE_ARR 0x0000000BU GPIO_OSPEEDR_OSPEED8_Msk (0x3U << GPIO_OSPEEDR_OSPEED8_Pos) RCC_PLLSAIP_DIV4 0x00000004U GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk RCC_APB2LPENR_SYSCFGLPEN_Pos (14U) CAN_F6R1_FB24_Msk (0x1U << CAN_F6R1_FB24_Pos) PWR_CR_VOS_Pos (14U) IS_RCC_SAI2CLKSOURCE(SOURCE) (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) || ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_SAI2CLKSOURCE_PLLR) || ((SOURCE) == RCC_SAI2CLKSOURCE_PLLSRC)) CAN_F7R2_FB3_Pos (3U) _seek __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET SDIO_RESP1_CARDSTATUS1 SDIO_RESP1_CARDSTATUS1_Msk CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk __TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLE TIM_DMA_ID_CC3 ((uint16_t)0x0003) EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk EXTI_EMR_EM6 EXTI_EMR_MR6 RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk __HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTER __HAL_RCC_QSPI_IS_CLK_ENABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) != RESET) ADC_JOFR3_JOFFSET3_Pos (0U) __HAL_RCC_TIM6_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN)) DMA_FIFO_THRESHOLD_HALFFULL ((uint32_t)DMA_SxFCR_FTH_0) RCC_AHB1ENR_GPIOHEN_Msk (0x1U << RCC_AHB1ENR_GPIOHEN_Pos) __FLT32X_MIN_10_EXP__ (-307) __ARM_EABI__ 1 RCC_CR_PLLI2SRDY_Pos (27U) FMC_NAND_WAIT_FEATURE_ENABLE FMC_NAND_PCC_WAIT_FEATURE_ENABLE DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk SAI_xCLRFR_CWCKCFG_Pos (2U) USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk FMC_BCR1_WREN_Pos (12U) SCB_SHCSR_SVCALLACT_Pos 7U HAL_TIMEOUT TIM_SMCR_MSM_Pos (7U) EXTI_RTSR_TR12_Pos (12U) CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1 CAN_F1R2_FB23_Pos (23U) IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQ CAN_F3R2_FB2 CAN_F3R2_FB2_Msk CAN_F9R1_FB11 CAN_F9R1_FB11_Msk __HAL_SPI_1LINE_TX SPI_1LINE_TX CAN_F0R1_FB2_Pos (2U) __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17 CAN_F3R1_FB16 CAN_F3R1_FB16_Msk DMA2_Stream6_IRQn RCC_PERIPHCLK_SPDIFRX 0x00000400U TIM_SR_CC3OF_Msk (0x1U << TIM_SR_CC3OF_Pos) DAC_CR_TSEL1 DAC_CR_TSEL1_Msk __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE FMC_BTR2_CLKDIV_0 (0x1U << FMC_BTR2_CLKDIV_Pos) EXTI_IMR_MR16 EXTI_IMR_MR16_Msk USB_OTG_DOEPINT_EPDISD_Pos (1U) __FILE_defined  RCC_PLLCFGR_PLLN_Msk (0x1FFU << RCC_PLLCFGR_PLLN_Pos) GPIO_MODE_EVT_RISING_FALLING 0x10320000U CAN_F3R1_FB29_Msk (0x1U << CAN_F3R1_FB29_Pos) __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE SYSCFG_EXTICR4_EXTI13_PJ 0x0009U SPI_CR2_TXEIE_Pos (7U) __INT_LEAST32_MAX__ 0x7fffffffL RCC_APB1ENR_TIM2EN_Msk (0x1U << RCC_APB1ENR_TIM2EN_Pos) SPI_I2SCFGR_I2SSTD_Msk (0x3U << SPI_I2SCFGR_I2SSTD_Pos) SAI_xFRCR_FSALL_1 (0x02U << SAI_xFRCR_FSALL_Pos) RCC_AHB1ENR_GPIODEN_Msk (0x1U << RCC_AHB1ENR_GPIODEN_Pos) GPIO_BSRR_BS10_Pos (10U) TIM_CCER_CC4E TIM_CCER_CC4E_Msk __GNUCLIKE___SECTION 1 ADC_SQR3_SQ5_2 (0x04U << ADC_SQR3_SQ5_Pos) RCC_APB2ENR_SYSCFGEN_Pos (14U) DMA_SxCR_PBURST_0 (0x1U << DMA_SxCR_PBURST_Pos) CAN_F12R2_FB0_Msk (0x1U << CAN_F12R2_FB0_Pos) __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET FMC_SDTR2_TMRD_0 (0x1U << FMC_SDTR2_TMRD_Pos) NVIC_PRIORITYGROUP_3 0x00000004U CAN_RDL0R_DATA0_Pos (0U) CAN_TDT2R_TGT_Msk (0x1U << CAN_TDT2R_TGT_Pos) DAC_CR_MAMP1 DAC_CR_MAMP1_Msk __HAL_RCC_CEC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CECEN)) CAN_MCR_TTCM_Msk (0x1U << CAN_MCR_TTCM_Pos) __clock_t_defined  RTC_TSTR_MNT_Pos (12U) CAN_F0R2_FB7_Pos (7U) EXTI_EMR_MR21_Msk (0x1U << EXTI_EMR_MR21_Pos) RCC_AHB1ENR_OTGHSEN_Pos (29U) RCC_FLAG_BORRST ((uint8_t)0x79) CAN_F2R1_FB11_Pos (11U) TIM_CCER_CC4E_Pos (12U) GPIO_AFRL_AFRL2_3 GPIO_AFRL_AFSEL2_3 TIM_CR1_ARPE_Msk (0x1U << TIM_CR1_ARPE_Pos) TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk __GCC_ATOMIC_POINTER_LOCK_FREE 2 CAN_F1R2_FB26_Pos (26U) EXTI_PR_PR21_Pos (21U) FPU_FPCCR_MMRDY_Pos 5U CAN_F11R1_FB14 CAN_F11R1_FB14_Msk GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEED8_1 USART_CR3_CTSE_Pos (9U) SDIO_FIFOCNT_FIFOCOUNT SDIO_FIFOCNT_FIFOCOUNT_Msk TIM4_BASE (APB1PERIPH_BASE + 0x0800U) __HAL_RCC_SPI4_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET) RCC_CFGR_RTCPRE_Msk (0x1FU << RCC_CFGR_RTCPRE_Pos) MPU_RASR_AP_Pos 24U GPIO_AFRH_AFSEL8_2 (0x4U << GPIO_AFRH_AFSEL8_Pos) FLASH_CR_SNB_1 (0x02U << FLASH_CR_SNB_Pos) SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk GPIO_MODER_MODER7_Pos (14U) __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED FLASH_SECTOR_TOTAL 8U DMA_LIFCR_CDMEIF3_Msk (0x1U << DMA_LIFCR_CDMEIF3_Pos) CAN1_BASE (APB1PERIPH_BASE + 0x6400U) GPIO_BSRR_BS_0 GPIO_BSRR_BS0 IS_RCC_MCO(MCOx) (((MCOx) == RCC_MCO1) || ((MCOx) == RCC_MCO2)) __FLT64_DECIMAL_DIG__ 17 USB_OTG_GINTMSK_GINAKEFFM_Pos (6U) DCMI_ESCR_FSC_Pos (0U) GPIO_MODER_MODER1_0 (0x1U << GPIO_MODER_MODER1_Pos) __HAL_RCC_SPI2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN); UNUSED(tmpreg); } while(0U) GPIO_BRR_BR11 GPIO_BRR_BR11_Msk GPIO_AF10_OTG_HS ((uint8_t)0x0A) CAN_F7R2_FB7_Msk (0x1U << CAN_F7R2_FB7_Pos) RTC_BKP0R_Pos (0U) USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk SDIO_STA_TXACT_Msk (0x1U << SDIO_STA_TXACT_Pos) __ARM_32BIT_STATE 1 RTC_BKP15R_Msk (0xFFFFFFFFU << RTC_BKP15R_Pos) FMC_BTR1_BUSTURN_2 (0x4U << FMC_BTR1_BUSTURN_Pos) __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE SPDIFRX_SR_FERR_Msk (0x1U << SPDIFRX_SR_FERR_Pos) CAN_F0R2_FB13_Msk (0x1U << CAN_F0R2_FB13_Pos) FMC_BTR1_DATLAT_3 (0x8U << FMC_BTR1_DATLAT_Pos) CAN_TDH1R_DATA7_Pos (24U) __IRDA_ENABLE __HAL_IRDA_ENABLE RTC_TAFCR_TAMPPRCH RTC_TAFCR_TAMPPRCH_Msk MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) RCC_PLLMUL_3 RCC_PLL_MUL3 ADC_SR_JSTRT ADC_SR_JSTRT_Msk FLASH_ERROR_PGS HAL_FLASH_ERROR_PGS __HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReq RCC_APB1RSTR_TIM2RST_Pos (0U) IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) FMC_BWTR1_DATAST_Msk (0xFFU << FMC_BWTR1_DATAST_Pos) USB_OTG_HCINT_NAK_Pos (4U) CAN_F11R2_FB21 CAN_F11R2_FB21_Msk __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7 __HAL_RCC_SPDIFRX_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPDIFRXEN)) ADC_SQR3_SQ1_1 (0x02U << ADC_SQR3_SQ1_Pos) DMA_HISR_TCIF6_Msk (0x1U << DMA_HISR_TCIF6_Pos) DAC_SWTRIGR_SWTRIG2_Msk (0x1U << DAC_SWTRIGR_SWTRIG2_Pos) TIM_OR_TI4_RMP_0 (0x1U << TIM_OR_TI4_RMP_Pos) RCC_DCKCFGR_PLLSAIDIVQ_4 (0x10U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) IS_RCC_PLLI2SM_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 63U)) USB_OTG_DEACHINT_OEP1INT_Msk (0x1U << USB_OTG_DEACHINT_OEP1INT_Pos) CAN_F4R2_FB21 CAN_F4R2_FB21_Msk PWR_CSR_ODRDY_Msk (0x1U << PWR_CSR_ODRDY_Pos) OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3 GPIO_BSRR_BS_4 GPIO_BSRR_BS4 RTC_TSDR_MU_2 (0x4U << RTC_TSDR_MU_Pos) CAN_FS1R_FSC19_Msk (0x1U << CAN_FS1R_FSC19_Pos) ADC_SQR2_SQ10_Msk (0x1FU << ADC_SQR2_SQ10_Pos) RCC_AHB3RSTR_FMCRST_Pos (0U) __DBL_DECIMAL_DIG__ 17 HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEY DMA_FLAG_HTIF1_5 0x00000400U FLASH_CR_PSIZE_1 (0x2U << FLASH_CR_PSIZE_Pos) _T_SIZE_  CAN_FFA1R_FFA13_Pos (13U) SDIO_STA_TXFIFOE_Msk (0x1U << SDIO_STA_TXFIFOE_Pos) USB_OTG_DCTL_CGONAK_Pos (10U) USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk __UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET SAI_xCR1_MONO_Pos (12U) __sferror(p) ((int)(((p)->_flags & __SERR) != 0)) CAN_F12R2_FB24_Msk (0x1U << CAN_F12R2_FB24_Pos) SDIO_MASK_CCRCFAILIE SDIO_MASK_CCRCFAILIE_Msk CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk __HAL_RCC_DAC_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN)) RTC_ALRMBSSR_MASKSS_0 (0x1U << RTC_ALRMBSSR_MASKSS_Pos) USB_OTG_FRMNUM_Pos (21U) RTC_ISR_INITS_Msk (0x1U << RTC_ISR_INITS_Pos) CAN_F10R1_FB5_Msk (0x1U << CAN_F10R1_FB5_Pos) TPI_FIFO1_ITM0_Msk (0xFFUL ) QUADSPI_CCR_ADSIZE_Msk (0x3U << QUADSPI_CCR_ADSIZE_Pos) SDIO_STA_DCRCFAIL SDIO_STA_DCRCFAIL_Msk DCMI_RISR_OVR_RIS DCMI_RIS_OVR_RIS DCMI_CR_OELS DCMI_CR_OELS_Msk CAN_F2R1_FB29 CAN_F2R1_FB29_Msk CAN_F6R2_FB4_Msk (0x1U << CAN_F6R2_FB4_Pos) __HAL_RCC_SPI2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET) CAN_F4R1_FB19_Msk (0x1U << CAN_F4R1_FB19_Pos) CAN_F6R1_FB31_Pos (31U) _ANSIDECL_H_  FMC_BCR3_MWID_Pos (4U) GPIO_BSRR_BS_8 GPIO_BSRR_BS8 CAN_TSR_TME0_Pos (26U) USB_OTG_GINTSTS_ESUSP_Msk (0x1U << USB_OTG_GINTSTS_ESUSP_Pos) FMPI2C_TIMEOUTR_TIDLE_Msk (0x1U << FMPI2C_TIMEOUTR_TIDLE_Pos) __ARM_NEON GPIO_PUPDR_PUPDR6_1 GPIO_PUPDR_PUPD6_1 CAN_F0R2_FB30_Msk (0x1U << CAN_F0R2_FB30_Pos) DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) FMC_BTR1_ADDHLD_3 (0x8U << FMC_BTR1_ADDHLD_Pos) I2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk CAN_FS1R_FSC19_Pos (19U) CAN_F12R2_FB0 CAN_F12R2_FB0_Msk __requires_shared(...) __lock_annotate(shared_locks_required(__VA_ARGS__)) DMA_HIFCR_CTEIF5_Pos (9U) __locks_exclusive(...) __lock_annotate(exclusive_lock_function(__VA_ARGS__)) RCC_CIR_PLLRDYC_Pos (20U) DCMI_CR_ESS_Pos (4U) CAN_FFA1R_FFA18 CAN_FFA1R_FFA18_Msk RTC_ISR_INITS RTC_ISR_INITS_Msk CAN_F0R2_FB12 CAN_F0R2_FB12_Msk CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk CAN_F13R2_FB10 CAN_F13R2_FB10_Msk PWR_CR_DBP PWR_CR_DBP_Msk QUADSPI_CCR_DMODE_Msk (0x3U << QUADSPI_CCR_DMODE_Pos) FMC_SDCR1_NC_Pos (0U) CAN_F11R1_FB0_Pos (0U) RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk USB_OTG_GINTMSK_HCIM_Msk (0x1U << USB_OTG_GINTMSK_HCIM_Pos) TIM_RESET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC) : ((__HANDLE__)->Instance->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC)) __INTMAX_MAX__ 0x7fffffffffffffffLL __DBL_MANT_DIG__ 53 CAN_F6R1_FB25_Pos (25U) CAN_F10R2_FB1_Msk (0x1U << CAN_F10R2_FB1_Pos) __HAL_I2C_SPEED I2C_SPEED __UINT32_C(c) c ## UL CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk CAN_FS1R_FSC5_Pos (5U) GPIO_BSRR_BR15_Pos (31U) CAN_FM1R_FBM17_Msk (0x1U << CAN_FM1R_FBM17_Pos) USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk CAN_F11R1_FB1 CAN_F11R1_FB1_Msk GPIO_ODR_OD2 GPIO_ODR_OD2_Msk SPDIFRX_CR_PTMSK SPDIFRX_CR_PTMSK_Msk __HAL_RCC_TIM3_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST)) WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0 RCC_PLLSAICFGR_PLLSAIN_4 (0x010U << RCC_PLLSAICFGR_PLLSAIN_Pos) FLASH_LATENCY_14 FLASH_ACR_LATENCY_14WS __HAL_RCC_TIM7_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST)) GPIO_PUPDR_PUPD4_Pos (8U) __HAL_RCC_GPIOB_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOBEN)) FLASH_KEY2 0xCDEF89ABU CAN_F5R2_FB1_Msk (0x1U << CAN_F5R2_FB1_Pos) SYSCFG_MEMRMP_UFB_MODE_Pos (8U) __HAL_RCC_TIM13_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN); UNUSED(tmpreg); } while(0U) RTC_TAFCR_TAMP2E_Msk (0x1U << RTC_TAFCR_TAMP2E_Pos) RCC_APB1LPENR_SPI3LPEN_Msk (0x1U << RCC_APB1LPENR_SPI3LPEN_Pos) FMPI2C_CR1_NACKIE FMPI2C_CR1_NACKIE_Msk __SHRT_MAX__ 0x7fff USB_OTG_GINTMSK_PRTIM_Msk (0x1U << USB_OTG_GINTMSK_PRTIM_Pos) CAN_FLAG_WKU (0x00000103U) CAN_ESR_EWGF CAN_ESR_EWGF_Msk USB_OTG_PCGCR_GATEHCLK_Msk (0x1U << USB_OTG_PCGCR_GATEHCLK_Pos) CAN_F1R2_FB7_Msk (0x1U << CAN_F1R2_FB7_Pos) FMC_SDCMR_CTB1_Msk (0x1U << FMC_SDCMR_CTB1_Pos) USB_OTG_HCINT_FRMOR_Pos (9U) __HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLD EXTI_PR_PR12 EXTI_PR_PR12_Msk QUADSPI_CCR_DHHC_Msk (0x1U << QUADSPI_CCR_DHHC_Pos) __HAL_RCC_I2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN)) __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULL SPI_RXCRCR_RXCRC_Pos (0U) TIM_SMCR_SMS_Msk (0x7U << TIM_SMCR_SMS_Pos) GPIO_LCKR_LCK2_Msk (0x1U << GPIO_LCKR_LCK2_Pos) IS_CAN_TX_MAILBOX(TRANSMITMAILBOX) (((TRANSMITMAILBOX) == CAN_TX_MAILBOX0 ) || ((TRANSMITMAILBOX) == CAN_TX_MAILBOX1 ) || ((TRANSMITMAILBOX) == CAN_TX_MAILBOX2 )) SYSCFG_EXTICR3_EXTI9_PB 0x0010U __HAL_SD_SDMMC_DISABLE __HAL_SD_SDIO_DISABLE USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U) SPDIFRX_DR1_DR SPDIFRX_DR1_DR_Msk SYSCFG_EXTICR1_EXTI0_PI 0x0008U RCC_APB1LPENR_USART3LPEN_Msk (0x1U << RCC_APB1LPENR_USART3LPEN_Pos) DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) DMA_HIFCR_CDMEIF5_Pos (8U) __GNUCLIKE_MATH_BUILTIN_CONSTANTS  CAN_F5R2_FB11_Pos (11U) GPIO_MODER_MODER5_0 (0x1U << GPIO_MODER_MODER5_Pos) RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFU << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) FMC_SDCR1_NR_Pos (2U) __CORTEX_M (0x04U) ADC_CCR_DDS ADC_CCR_DDS_Msk __int20 +2 FMC_SDRTR_CRE FMC_SDRTR_CRE_Msk TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk CAN_FM1R_FBM22_Msk (0x1U << CAN_FM1R_FBM22_Pos) RCC_CFGR_SWS_0 (0x1U << RCC_CFGR_SWS_Pos) ADC_JDR3_JDATA_Pos (0U) DMA1_Stream0_BASE (DMA1_BASE + 0x010U) NAND_AddressTypedef NAND_AddressTypeDef CAN_F11R1_FB26_Msk (0x1U << CAN_F11R1_FB26_Pos) __clockid_t_defined  GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00U) GPIO_AFRL_AFRL2_2 GPIO_AFRL_AFSEL2_2 SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk HAL_GetTickFreq __TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLE RCC_BDCR_LSERDY_Msk (0x1U << RCC_BDCR_LSERDY_Pos) CAN_F11R2_FB18_Pos (18U) GPIO_AFRH_AFSEL11_Pos (12U) SPI_CR2_RXNEIE_Pos (6U) TIM_CCMR2_IC3PSC_Msk (0x3U << TIM_CCMR2_IC3PSC_Pos) __GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLED HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVR __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk __HAL_SYSCFG_REMAPMEMORY_FLASH() (SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE)) __CORE_CMFUNC_H  SPDIFRX_CR_RXSTEO SPDIFRX_CR_RXSTEO_Msk IS_TIM_OPM_CHANNELS(CHANNEL) (((CHANNEL) == TIM_CHANNEL_1) || ((CHANNEL) == TIM_CHANNEL_2)) RCC_DCKCFGR2_FMPI2C1SEL_0 (0x1U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE FLASH_LATENCY_10 FLASH_ACR_LATENCY_10WS CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk CAN_F0R1_FB18_Msk (0x1U << CAN_F0R1_FB18_Pos) MPU_RNR_REGION_Msk (0xFFUL ) __HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARD __HAL_RCC_SAI1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI1SRC, (__SOURCE__))) I2C_CR1_POS I2C_CR1_POS_Msk IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F3R1_FB23 CAN_F3R1_FB23_Msk PWR_PVDLEVEL_0 PWR_CR_PLS_LEV0 CAN_F1R2_FB20_Msk (0x1U << CAN_F1R2_FB20_Pos) __HAL_RCC_TIM9_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN); UNUSED(tmpreg); } while(0U) CAN_F7R2_FB21_Pos (21U) TIM_CCMR1_IC2PSC_Pos (10U) EXTI_PR_PR5 EXTI_PR_PR5_Msk CAN_TDT2R_TGT_Pos (8U) __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) _wcrtomb_state DCMI_SR_VSYNC DCMI_SR_VSYNC_Msk USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk SAI_xCR1_DS_0 (0x1U << SAI_xCR1_DS_Pos) __HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_IT CAN_F5R2_FB20 CAN_F5R2_FB20_Msk ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk SDMMC_HALFFIFO 0x00000008U CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk IS_DAC_GENERATE_WAVE IS_DAC_WAVE RCC_RTCCLKSOURCE_HSE_DIV11 0x000B0300U EXTI_EMR_MR19_Msk (0x1U << EXTI_EMR_MR19_Pos) __HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR) __DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESET SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLE CAN_FM1R_FBM8_Msk (0x1U << CAN_FM1R_FBM8_Pos) RCC_APB2RSTR_SAI1RST_Msk (0x1U << RCC_APB2RSTR_SAI1RST_Pos) __LDBL_MAX__ 1.7976931348623157e+308L HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7 FMC_BCR1_MWID_1 (0x2U << FMC_BCR1_MWID_Pos) RCC_CFGR_PPRE1_0 (0x1U << RCC_CFGR_PPRE1_Pos) USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk SDIO_CLKCR_PWRSAV SDIO_CLKCR_PWRSAV_Msk FMC_PMEM_MEMSET2_7 (0x80U << FMC_PMEM_MEMSET2_Pos) __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET RCC_APB2ENR_ADC2EN_Pos (9U) FMC_PCR_PWID_1 (0x2U << FMC_PCR_PWID_Pos) GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk __HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFF RTC_ALRMBR_HU_1 (0x2U << RTC_ALRMBR_HU_Pos) USB_OTG_DOEPMSK_EPDM_Msk (0x1U << USB_OTG_DOEPMSK_EPDM_Pos) I2C_SR1_OVR_Msk (0x1U << I2C_SR1_OVR_Pos) RCC_AHB1LPENR_OTGHSULPILPEN_Pos (30U) IS_RCC_PLLSAIQ_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 15U)) RTC_TAFCR_TSINSEL_Msk (0x1U << RTC_TAFCR_TSINSEL_Pos) SDIO_MASK_TXFIFOHEIE SDIO_MASK_TXFIFOHEIE_Msk CAN_FLAG_LOW1 (0x0000051EU) USB_OTG_GINTSTS_EOPF_Pos (15U) SCB_VTOR_TBLOFF_Pos 7U __HAL_I2C_GENERATE_START I2C_GENERATE_START CAN_F9R2_FB31_Pos (31U) CAN_F10R2_FB22_Msk (0x1U << CAN_F10R2_FB22_Pos) __FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLED TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORD MPU_REGION_SIZE_32KB ((uint8_t)0x0E) GPIO_PIN_8 ((uint16_t)0x0100) CAN_F1R1_FB21_Pos (21U) __THUMB_INTERWORK__ 1 CAN_FA1R_FACT13_Msk (0x1U << CAN_FA1R_FACT13_Pos) SDIO_MASK_DCRCFAILIE SDIO_MASK_DCRCFAILIE_Msk RCC_APB1ENR_DACEN_Pos (29U) SDMMC_ALLZERO 0x00000000U RCC_CR_PLLSAIRDY RCC_CR_PLLSAIRDY_Msk __lock_release_recursive(lock) __retarget_lock_release_recursive(lock) __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | __CM4_CMSIS_VERSION_SUB ) SEEK_CUR 1 CAN_F8R2_FB16 CAN_F8R2_FB16_Msk USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDown TIM_EGR_BG TIM_EGR_BG_Msk IWDG_KR_KEY_Msk (0xFFFFU << IWDG_KR_KEY_Pos) DWT_FUNCTION_DATAVSIZE_Pos 10U __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET SDMMC_OCR_STREAM_WRITE_OVERRUN 0x00020000U USB_OTG_HCSPLT_XACTPOS_Msk (0x3U << USB_OTG_HCSPLT_XACTPOS_Pos) TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORD _WANT_REGISTER_FINI 1 I2C_SR1_BTF_Msk (0x1U << I2C_SR1_BTF_Pos) SDIO_CLOCK_BYPASS_DISABLE 0x00000000U CAN_F3R2_FB23_Msk (0x1U << CAN_F3R2_FB23_Pos) GPIO_PUPDR_PUPDR6_0 GPIO_PUPDR_PUPD6_0 RTC_ALRMBR_DU_1 (0x2U << RTC_ALRMBR_DU_Pos) CAN_F7R1_FB31_Pos (31U) HAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNAL SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk CAN_F9R2_FB25_Pos (25U) RCC_PLLSAICFGR_PLLSAIQ_0 (0x1U << RCC_PLLSAICFGR_PLLSAIQ_Pos) CAN_F4R2_FB13 CAN_F4R2_FB13_Msk DAC2_CHANNEL_1 DAC_CHANNEL_1 __SDIO_ENABLE(__INSTANCE__) (*(__IO uint32_t *)CLKCR_CLKEN_BB = ENABLE) CAN_FM1R_FBM23_Pos (23U) HAL_DCMI_EnableCROP HAL_DCMI_EnableCrop CAN_F1R1_FB15_Pos (15U) __HAL_PWR_PVD_EXTI_GET_FLAG() (EXTI->PR & (PWR_EXTI_LINE_PVD)) __caddr_t_defined  __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1U << USB_OTG_DIEPCTL_EONUM_DPID_Pos) RTC_DR_DT_0 (0x1U << RTC_DR_DT_Pos) HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7 __HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0) ADC_SQR3_SQ6_4 (0x10U << ADC_SQR3_SQ6_Pos) USB_OTG_HCCHAR_DAD_Pos (22U) I2C_OAR1_ADD0_Pos (0U) FMC_BWTR2_ACCMOD_Pos (28U) CAN_FFA1R_FFA6_Msk (0x1U << CAN_FFA1R_FFA6_Pos) FMC_BWTR1_DATAST_2 (0x04U << FMC_BWTR1_DATAST_Pos) STM32F4xx_HAL_CAN_H  TIM_IT_CC1 (TIM_DIER_CC1IE) FMC_PCR_ECCPS_Pos (17U) ADC_CDR_DATA2 ADC_CDR_DATA2_Msk HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67 FMC_BTR4_CLKDIV_Msk (0xFU << FMC_BTR4_CLKDIV_Pos) __HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLED DAC_CR_WAVE2_Pos (22U) I2C_SR2_DUALF_Msk (0x1U << I2C_SR2_DUALF_Pos) TIM_DMABURSTLENGTH_9TRANSFERS 0x00000800U __END_DECLS  CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk GPIO_ODR_OD8_Pos (8U) __HAL_RCC_CRC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST)) __HAL_I2C_RISE_TIME I2C_RISE_TIME FMC_SDTR1_TRCD_Pos (24U) __USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET CAN_F10R1_FB27_Msk (0x1U << CAN_F10R1_FB27_Pos) __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() do{__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); }while(0U) GPIO_PUPDR_PUPD0_Pos (0U) CAN_F8R1_FB31 CAN_F8R1_FB31_Msk HAL_SD_ERROR_CARD_ECC_DISABLED SDMMC_ERROR_CARD_ECC_DISABLED FMC_NAND_MEM_BUS_WIDTH_8 FMC_NAND_PCC_MEM_BUS_WIDTH_8 GPIO_BSRR_BS11_Msk (0x1U << GPIO_BSRR_BS11_Pos) MPU_REGION_SIZE_16KB ((uint8_t)0x0D) CAN_F8R2_FB3_Pos (3U) CAN_F1R2_FB18_Msk (0x1U << CAN_F1R2_FB18_Pos) __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET) CAN_F3R1_FB26_Pos (26U) CAN_FM1R_FBM7_Pos (7U) PWR_CR_PLS_LEV6 0x000000C0U CAN_F7R1_FB29_Msk (0x1U << CAN_F7R1_FB29_Pos) __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE RTC_TAFCR_TAMPFLT_Msk (0x3U << RTC_TAFCR_TAMPFLT_Pos) ADC_CR2_JEXTSEL_3 (0x8U << ADC_CR2_JEXTSEL_Pos) DWT_MASK_MASK_Msk (0x1FUL ) IS_TIM_COUNTER_MODE(MODE) (((MODE) == TIM_COUNTERMODE_UP) || ((MODE) == TIM_COUNTERMODE_DOWN) || ((MODE) == TIM_COUNTERMODE_CENTERALIGNED1) || ((MODE) == TIM_COUNTERMODE_CENTERALIGNED2) || ((MODE) == TIM_COUNTERMODE_CENTERALIGNED3)) USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1U << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) CAN_F3R1_FB25_Pos (25U) TIM_TIM11_HSE 0x00000002U CAN_F3R2_FB12 CAN_F3R2_FB12_Msk __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE FMC_BCR2_WREN_Pos (12U) RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE MPU_TYPE_IREGION_Pos 16U ENCMDCOMPL_BITNUMBER 0x0CU ADC_JSQR_JSQ3_4 (0x10U << ADC_JSQR_JSQ3_Pos) USB_OTG_GOTGINT_HNSSCHG_Pos (9U) TIM_BDTR_AOE_Msk (0x1U << TIM_BDTR_AOE_Pos) ADC_SQR3_SQ4_0 (0x01U << ADC_SQR3_SQ4_Pos) SDIO_FLAG_TXDAVL SDIO_STA_TXDAVL DAC_DHR8R2_DACC2DHR_Pos (0U) FMC_NAND_MEM_BUS_WIDTH_16 FMC_NAND_PCC_MEM_BUS_WIDTH_16 GPIO_MODER_MODE10_Msk (0x3U << GPIO_MODER_MODE10_Pos) SYSCFG_EXTICR1_EXTI2_PE 0x0400U SCB_AIRCR_VECTKEY_Pos 16U USART_CR1_RXNEIE_Pos (5U) FMC_BWTR4_BUSTURN_3 (0x8U << FMC_BWTR4_BUSTURN_Pos) __UINT_LEAST8_TYPE__ unsigned char __DEC128_MAX_EXP__ 6145 RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk EXTI_EMR_MR9_Pos (9U) TIM_BDTR_OSSR_Msk (0x1U << TIM_BDTR_OSSR_Pos) USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE ADC_SMPR1_SMP10_Msk (0x7U << ADC_SMPR1_SMP10_Pos) __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN)) __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->NDTR) GPIO_OSPEEDR_OSPEED10_0 (0x1U << GPIO_OSPEEDR_OSPEED10_Pos) CAN_F3R1_FB19_Pos (19U) DCTRL_RWSTOP_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32U) + (RWSTOP_BITNUMBER * 4U)) GPIO_PUPDR_PUPDR11_1 GPIO_PUPDR_PUPD11_1 CAN_F13R1_FB8_Pos (8U) GPIO_AFRL_AFRL2_1 GPIO_AFRL_AFSEL2_1 DMA_LISR_DMEIF2_Pos (18U) SPDIFRX_SR_FERR SPDIFRX_SR_FERR_Msk TIM_CCMR2_IC3F_3 (0x8U << TIM_CCMR2_IC3F_Pos) GPIO_BRR_BR1 GPIO_BRR_BR1_Msk __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET __HAL_RCC_I2C3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET) __UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE SCnSCB_ACTLR_DISFOLD_Pos 2U USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk __OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE SYSCFG_EXTICR3_EXTI11_PJ 0x9000U RTC_ISR_INITS_Pos (4U) CAN_F7R2_FB29 CAN_F7R2_FB29_Msk CAN_F2R2_FB11_Pos (11U) DCMI_MIS_ERR_MIS_Msk (0x1U << DCMI_MIS_ERR_MIS_Pos) SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) SPI_I2SCFGR_I2SSTD_1 (0x2U << SPI_I2SCFGR_I2SSTD_Pos) RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk SDIO_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFU << SDIO_RESP3_CARDSTATUS3_Pos) SDMMC_CMD_SDMMC_RW_DIRECT ((uint8_t)52) CAN_F4R2_FB13_Msk (0x1U << CAN_F4R2_FB13_Pos) DCMI ((DCMI_TypeDef *) DCMI_BASE) CAN_F11R2_FB10_Msk (0x1U << CAN_F11R2_FB10_Pos) USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk GPIO_IDR_IDR_11 GPIO_IDR_ID11 RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk __LDBL_HAS_INFINITY__ 1 SPDIFRX ((SPDIFRX_TypeDef *) SPDIFRX_BASE) CAN_F13R1_FB29_Msk (0x1U << CAN_F13R1_FB29_Pos) CAN_F9R2_FB4_Msk (0x1U << CAN_F9R2_FB4_Pos) GPIO_AFRH_AFRH5_3 GPIO_AFRH_AFSEL13_3 MPU_RASR_ATTRS_Pos 16U GPIO_AFRH_AFSEL12_Pos (16U) GPIO_AF0_RTC_50Hz ((uint8_t)0x00) CAN_FM1R_FBM18 CAN_FM1R_FBM18_Msk SYSCFG_EXTICR3_EXTI8_Msk (0xFU << SYSCFG_EXTICR3_EXTI8_Pos) FMC_SDSR_MODES1_1 (0x2U << FMC_SDSR_MODES1_Pos) CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk SPI_TXCRCR_TXCRC_Pos (0U) FMC_SDTR1_TXSR_1 (0x2U << FMC_SDTR1_TXSR_Pos) __SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLE __USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET TIM_CCMR1_IC1PSC_1 (0x2U << TIM_CCMR1_IC1PSC_Pos) USB_OTG_NPTXFSA_Msk (0xFFFFU << USB_OTG_NPTXFSA_Pos) CAN_F5R1_FB29_Pos (29U) IS_FLASH_TYPEPROGRAM(VALUE) (((VALUE) == FLASH_TYPEPROGRAM_BYTE) || ((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) || ((VALUE) == FLASH_TYPEPROGRAM_WORD) || ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD)) Sdmmc1ClockSelection SdioClockSelection BIG_ENDIAN _BIG_ENDIAN USB_OTG_HPRT_POCA_Pos (4U) GPIO_PUPDR_PUPDR11_0 GPIO_PUPDR_PUPD11_0 __SIZEOF_LONG_DOUBLE__ 8 SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk CAN_F13R2_FB28 CAN_F13R2_FB28_Msk GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPD4 HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9 USB_OTG_GOTGCTL_CIDSTS_Msk (0x1U << USB_OTG_GOTGCTL_CIDSTS_Pos) CAN_F4R1_FB18_Msk (0x1U << CAN_F4R1_FB18_Pos) RTC_ALRMBR_DT_Msk (0x3U << RTC_ALRMBR_DT_Pos) DMA_SxPAR_PA_Pos (0U) RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk SYSCFG_EXTICR2_EXTI6_PF 0x0500U CAN_F0R1_FB13 CAN_F0R1_FB13_Msk CAN_F11R1_FB26_Pos (26U) CAN_F4R2_FB21_Pos (21U) _offset CAN_RDT1R_FMI_Msk (0xFFU << CAN_RDT1R_FMI_Pos) QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk RCC_APB2ENR_USART1EN_Msk (0x1U << RCC_APB2ENR_USART1EN_Pos) __HAL_RCC_SPI3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN)) NULL ((void *)0) __HAL_RCC_TIM11_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM11LPEN)) __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE __TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLE MPU_RASR_C_Pos 17U SDIO_STA_TXACT SDIO_STA_TXACT_Msk CAN_MCR_SLEEP_Pos (1U) DMA_MBURST_SINGLE 0x00000000U CAN_BTR_SJW_0 (0x1U << CAN_BTR_SJW_Pos) IS_RCC_SDIOCLKSOURCE(SOURCE) (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) || ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK)) ADC_JSQR_JSQ4_3 (0x08U << ADC_JSQR_JSQ4_Pos) __DEC128_MIN__ 1E-6143DL RCC_BDCR_RTCEN_Pos (15U) FPU_IRQn WWDG_CR_T_5 (0x20U << WWDG_CR_T_Pos) CoreDebug_DEMCR_VC_CHKERR_Pos 6U FMC_SDTR1_TMRD_3 (0x8U << FMC_SDTR1_TMRD_Pos) RTC_CR_TSE RTC_CR_TSE_Msk CAN_F9R2_FB9 CAN_F9R2_FB9_Msk RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLL CAN_ESR_LEC CAN_ESR_LEC_Msk USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04U << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) CAN_MCR_AWUM CAN_MCR_AWUM_Msk USB_OTG_DIEPINT_TXFE_Pos (7U) EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk __DQ_IBIT__ 0 TIM_CCMR1_OC2CE_Pos (15U) CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) CAN_F4R2_FB15_Pos (15U) RCC_AHB1LPENR_GPIOGLPEN_Pos (6U) LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONS USB_OTG_DCFG_DAD_1 (0x02U << USB_OTG_DCFG_DAD_Pos) USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1U << USB_OTG_GOTGCTL_BVALOVAL_Pos) USB_OTG_DCFG_DAD_5 (0x20U << USB_OTG_DCFG_DAD_Pos) GPIO_LCKR_LCK14_Pos (14U) GPIO_LCKR_LCK3_Pos (3U) RCC_CFGR_PPRE2_DIV8 0x0000C000U GPIO_MODER_MODER0_Msk (0x3U << GPIO_MODER_MODER0_Pos) DMA_HISR_HTIF5_Pos (10U) CAN_F12R2_FB23 CAN_F12R2_FB23_Msk CAN_F5R1_FB5_Pos (5U) QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk USB_OTG_HCSPLT_PRTADDR_3 (0x08U << USB_OTG_HCSPLT_PRTADDR_Pos) EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk __SOPT 0x0400 GPIO_OSPEEDR_OSPEED6_Pos (12U) __HAL_SD_SDMMC_ENABLE __HAL_SD_SDIO_ENABLE FMPI2C_ICR_TIMOUTCF_Msk (0x1U << FMPI2C_ICR_TIMOUTCF_Pos) CAN_RI0R_IDE_Pos (2U) RCC_APB1LPENR_DACLPEN RCC_APB1LPENR_DACLPEN_Msk __CC_SUPPORTS_VARADIC_XXX 1 IS_CAN_DLC(DLC) ((DLC) <= 8U) GPIO_OTYPER_OT6_Pos (6U) GPIO_OTYPER_OT13_Pos (13U) SAI_xCR1_NODIV_Pos (19U) ADC_CCR_DMA_1 (0x2U << ADC_CCR_DMA_Pos) RTC_CR_WUCKSEL_Pos (0U) FMC_SDTR2_TRC_Pos (12U) RCC_APB1RSTR_USART2RST_Pos (17U) CAN_TSR_ABRQ0_Msk (0x1U << CAN_TSR_ABRQ0_Pos) I2C_CR1_ENPEC_Pos (5U) SYSCFG_EXTICR2_EXTI4_PE 0x0004U USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk USART_SR_TXE_Pos (7U) SDMMC_CMD_CLR_WRITE_PROT ((uint8_t)29) CAN_F3R1_FB31_Msk (0x1U << CAN_F3R1_FB31_Pos) ITM_TCR_BUSY_Pos 23U CAN_F5R1_FB26_Pos (26U) __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE SYSCFG_EXTICR3_EXTI8_PJ 0x0009U INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1) FMC_BWTR1_BUSTURN_1 (0x2U << FMC_BWTR1_BUSTURN_Pos) USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk CAN_F6R2_FB25_Pos (25U) CAN_F12R2_FB6_Msk (0x1U << CAN_F12R2_FB6_Pos) RTC_TSTR_SU_2 (0x4U << RTC_TSTR_SU_Pos) CAN_F10R1_FB12_Msk (0x1U << CAN_F10R1_FB12_Pos) CEC_ISR_RXOVR_Pos (2U) __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1) DMA_HIFCR_CHTIF7_Pos (26U) MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE CAN_F10R1_FB26_Pos (26U) FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) __COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESET DAC_CR_TEN2 DAC_CR_TEN2_Msk NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUT ADC_CR1_JAWDEN_Msk (0x1U << ADC_CR1_JAWDEN_Pos) IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FILTERMODE_IDMASK) || ((MODE) == CAN_FILTERMODE_IDLIST)) GPIO_PUPDR_PUPDR15_0 GPIO_PUPDR_PUPD15_0 RTC_ALRMASSR_MASKSS_2 (0x4U << RTC_ALRMASSR_MASKSS_Pos) GPIO_BRR_BR12_Msk (0x1U << GPIO_BRR_BR12_Pos) RTC_TAFCR_TAMPPRCH_Pos (13U) RCC_APB2ENR_SDIOEN RCC_APB2ENR_SDIOEN_Msk __HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_IT __LDBL_MIN__ 2.2250738585072014e-308L __HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPI FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WS DCMI_IER_ERR_IE_Msk (0x1U << DCMI_IER_ERR_IE_Pos) RCC_DCKCFGR_PLLI2SDIVQ_4 (0x10U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) EXTI_SWIER_SWIER9_Pos (9U) RCC_PLLSAI_SUPPORT  RCC_PLLSAICFGR_PLLSAIN_0 (0x001U << RCC_PLLSAICFGR_PLLSAIN_Pos) USB_OTG_HPRT_PLSTS_Msk (0x3U << USB_OTG_HPRT_PLSTS_Pos) DMA_HIFCR_CDMEIF6_Msk (0x1U << DMA_HIFCR_CDMEIF6_Pos) I2C_OAR2_ADD2_Msk (0x7FU << I2C_OAR2_ADD2_Pos) FMC_SDTR1_TRCD_Msk (0xFU << FMC_SDTR1_TRCD_Pos) USB_OTG_DCFG_DAD_Msk (0x7FU << USB_OTG_DCFG_DAD_Pos) __INT16_MAX__ 0x7fff CAN_F6R2_FB19_Pos (19U) CAN_FLAG_SLAKI (0x00000104U) SDIO_MASK_DATAENDIE_Pos (8U) TMP_MAX 26 CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk CAN_F11R2_FB8_Pos (8U) EXTI_EMR_MR16_Pos (16U) DBGMCU_TypeDef CAN_F5R2_FB27_Pos (27U) EXTI_IMR_MR0_Msk (0x1U << EXTI_IMR_MR0_Pos) GPIO_AFRL_AFSEL1_3 (0x8U << GPIO_AFRL_AFSEL1_Pos) CAN_F6R1_FB9 CAN_F6R1_FB9_Msk CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk USB_OTG_DCFG_PERSCHIVL_Pos (24U) _INO_T_DECLARED  FMC_BWTR2_ADDSET_Pos (0U) physadr physadr_t CAN_F6R2_FB9 CAN_F6R2_FB9_Msk DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE) __SACCUM_IBIT__ 8 __STM32F4xx_FLASH_RAMFUNC_H  RCC_DCKCFGR_I2S2SRC RCC_DCKCFGR_I2S2SRC_Msk __UDQ_FBIT__ 64 TIM_CHANNEL_ALL 0x00000018U DMA_SxCR_PFCTRL_Msk (0x1U << DMA_SxCR_PFCTRL_Pos) __ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLE EXTI_EMR_MR6_Msk (0x1U << EXTI_EMR_MR6_Pos) ADC_CSR_OVR1_Pos (5U) __USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE GPIO_AFRL_AFRL2_0 GPIO_AFRL_AFSEL2_0 GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEED13 GPIO_MODER_MODER6_1 (0x2U << GPIO_MODER_MODER6_Pos) USB_OTG_DEACHINT_IEP1INT_Msk (0x1U << USB_OTG_DEACHINT_IEP1INT_Pos) RCC_MCO2SOURCE_SYSCLK 0x00000000U RTC_BKP16R RTC_BKP16R_Msk SDIO_STA_DTIMEOUT_Msk (0x1U << SDIO_STA_DTIMEOUT_Pos) CAN_FM1R_FBM0_Pos (0U) MPU_RASR_SIZE_Pos 1U RCC_CFGR_PPRE2_DIV4 0x0000A000U CAN_F4R2_FB14 CAN_F4R2_FB14_Msk CAN_F11R2_FB13 CAN_F11R2_FB13_Msk SDIO_DCTRL_RWSTOP SDIO_DCTRL_RWSTOP_Msk FMC_BTR2_ADDHLD FMC_BTR2_ADDHLD_Msk __HAL_SD_GET_FLAG(__HANDLE__,__FLAG__) __SDIO_GET_FLAG((__HANDLE__)->Instance, (__FLAG__)) RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk TIM_DMABase_DIER TIM_DMABASE_DIER __HAL_TIM_SetCounter __HAL_TIM_SET_COUNTER CAN_FMR_FINIT_Msk (0x1U << CAN_FMR_FINIT_Pos) TIM_BDTR_BKE TIM_BDTR_BKE_Msk HAL_UART_ERROR_ORE 0x00000008U QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1 CAN_F8R2_FB0 CAN_F8R2_FB0_Msk __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET) QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE USB_OTG_GRXSTSP_PKTSTS_Pos (17U) EXTI_IMR_MR19_Msk (0x1U << EXTI_IMR_MR19_Pos) CAN_F8R2_FB29_Pos (29U) FMPI2C_TIMEOUTR_TIDLE FMPI2C_TIMEOUTR_TIDLE_Msk PWR_CR_PLS_LEV0 0x00000000U TPI_FFSR_TCPresent_Pos 2U QUADSPI_DCR_CSHT_Pos (8U) CAN_BS2_5TQ ((uint32_t)CAN_BTR_TS2_2) ADC_SQR1_SQ16_0 (0x01U << ADC_SQR1_SQ16_Pos) __UHQ_IBIT__ 0 CAN_F0R1_FB19_Pos (19U) SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) ADC_JDR3_JDATA_Msk (0xFFFFU << ADC_JDR3_JDATA_Pos) __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE DMA_SxCR_MBURST_1 (0x2U << DMA_SxCR_MBURST_Pos) RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk TIM_DMA_CC2 (TIM_DIER_CC2DE) IWDG_SR_RVU_Pos (1U) SDMMC_CMD_ERASE ((uint8_t)38) USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk TIM4_IRQn OB_RDP_LEVEL0 OB_RDP_LEVEL_0 GPIO_MODE_INPUT 0x00000000U SYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk CAN_FFA1R_FFA12_Msk (0x1U << CAN_FFA1R_FFA12_Pos) FMC_BTR2_DATAST_3 (0x08U << FMC_BTR2_DATAST_Pos) PLLI2SCFGR USB_OTG_GINTMSK_EPMISM_Pos (17U) GPIO_MODER_MODE2_1 (0x2U << GPIO_MODER_MODE2_Pos) USB_OTG_DIEPMSK_INEPNMM_Pos (5U) OTG_HS_EP1_OUT_IRQn EXTI_IMR_IM11 EXTI_IMR_MR11 DMA_CHANNEL_0 0x00000000U __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET CAN_F11R2_FB22_Pos (22U) INT8_MIN (-__INT8_MAX__ - 1) CAN_F2R2_FB25_Msk (0x1U << CAN_F2R2_FB25_Pos) FMC_ECCR_ECC2 FMC_ECCR_ECC2_Msk GPIO_OSPEEDR_OSPEED14_Pos (28U) CAN_F4R1_FB21_Msk (0x1U << CAN_F4R1_FB21_Pos) CAN_F13R2_FB13_Msk (0x1U << CAN_F13R2_FB13_Pos) TIM_CLEARINPUTSOURCE_NONE 0x00000000U CAN_F13R1_FB29 CAN_F13R1_FB29_Msk FMC_BTR2_ADDSET_2 (0x4U << FMC_BTR2_ADDSET_Pos) FMC_BTR1_ADDSET_Pos (0U) I2C_CCR_FS I2C_CCR_FS_Msk FMC_BTR1_CLKDIV_Msk (0xFU << FMC_BTR1_CLKDIV_Pos) MPU_BASE (SCS_BASE + 0x0D90UL) CAN_RF1R_RFOM1_Msk (0x1U << CAN_RF1R_RFOM1_Pos) CAN_ESR_TEC_Msk (0xFFU << CAN_ESR_TEC_Pos) EXTI_IMR_MR8_Pos (8U) CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk EXTI_PR_PR14_Msk (0x1U << EXTI_PR_PR14_Pos) ADC_JSQR_JSQ1_1 (0x02U << ADC_JSQR_JSQ1_Pos) CAN_F10R2_FB29_Pos (29U) INT_FAST8_MAX (__INT_FAST8_MAX__) CAN_F0R2_FB31 CAN_F0R2_FB31_Msk CAN_F2R1_FB29_Pos (29U) DCMI_CR_OELS_Pos (20U) ADC_CR2_EOCS_Pos (10U) ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk RCC_I2SAPB1CLKSOURCE_PLLR ((uint32_t)RCC_DCKCFGR_I2S1SRC_1) EXTI_IMR_IM15 EXTI_IMR_MR15 CAN_F11R2_FB16_Pos (16U) GPIO_AFRH_AFRH4_0 GPIO_AFRH_AFSEL12_0 TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLING FMC_SDCMR_NRFS FMC_SDCMR_NRFS_Msk TIM_BDTR_DTG_0 (0x01U << TIM_BDTR_DTG_Pos) TIM_DMA_TRIGGER (TIM_DIER_TDE) CRC_BASE (AHB1PERIPH_BASE + 0x3000U) CAN_FS1R_FSC26_Pos (26U) __ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESET TIM_BDTR_LOCK_0 (0x1U << TIM_BDTR_LOCK_Pos) USB_OTG_GINTMSK_ISOODRPM_Msk (0x1U << USB_OTG_GINTMSK_ISOODRPM_Pos) RTC_TSTR_HU_Pos (16U) CALIB CAN_F6R2_FB4 CAN_F6R2_FB4_Msk __TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLED CAN_FLAG_LOW2 (0x0000051FU) SDIO_CMD_WAITINT_Pos (8U) MPU_REGION_SIZE_8KB ((uint8_t)0x0C) __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN)) SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk BKPSRAM_BASE 0x40024000U APSR_C_Pos 29U RTC_SHIFTR_ADD1S_Pos (31U) RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk HAL_CAN_ERROR_PARAM (0x00200000U) USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SYSCFGEN)) __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE CAN_F12R1_FB24 CAN_F12R1_FB24_Msk SPI_SR_FRE SPI_SR_FRE_Msk GPIO_MODER_MODER11_1 (0x2U << GPIO_MODER_MODER11_Pos) CAN_F0R1_FB20 CAN_F0R1_FB20_Msk __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_TIM_STATE_RESET) QUADSPI_LPTR_TIMEOUT_Pos (0U) FLASH_OPTCR_BOR_LEV_0 0x00000004U RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48 ADC_HTR_HT_Msk (0xFFFU << ADC_HTR_HT_Pos) ___int16_t_defined 1 WWDG_CR_T_Msk (0x7FU << WWDG_CR_T_Pos) ADC_JSQR_JSQ1_4 (0x10U << ADC_JSQR_JSQ1_Pos) CAN_F9R2_FB22 CAN_F9R2_FB22_Msk __size_t__  GPIO_AFRL_AFRL7_3 GPIO_AFRL_AFSEL7_3 RCC_APB2RSTR_USART6RST_Msk (0x1U << RCC_APB2RSTR_USART6RST_Pos) CAN_F3R2_FB27 CAN_F3R2_FB27_Msk DMA_HIFCR_CDMEIF7_Msk (0x1U << DMA_HIFCR_CDMEIF7_Pos) USB_OTG_BCNT USB_OTG_BCNT_Msk CAN_F13R2_FB26_Pos (26U) FMC_PATT_ATTHIZ2_4 (0x10U << FMC_PATT_ATTHIZ2_Pos) GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEED6_0 USART_CR2_CLKEN_Pos (11U) EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSI FMC_BTR1_DATLAT_Pos (24U) SYSCFG_EXTICR2_EXTI5_PA 0x0000U __LEAST16 "h" ADC_SR_JEOC ADC_SR_JEOC_Msk GPIO_OSPEEDR_OSPEED5_Msk (0x3U << GPIO_OSPEEDR_OSPEED5_Pos) SYSCFG_EXTICR2_EXTI4_Pos (0U) HAL_OK CAN_F0R1_FB13_Msk (0x1U << CAN_F0R1_FB13_Pos) TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED QUADSPI_CR_DFM_Pos (6U) USB_OTG_HPRT_PLSTS_Pos (10U) DMA_CIRCULAR ((uint32_t)DMA_SxCR_CIRC) ADC_SR_EOC_Msk (0x1U << ADC_SR_EOC_Pos) CAN_F12R2_FB28_Msk (0x1U << CAN_F12R2_FB28_Pos) __HAL_FLASH_ENABLE_IT(__INTERRUPT__) (FLASH->CR |= (__INTERRUPT__)) RCC_APB1ENR_TIM14EN_Pos (8U) TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) GPIO_IDR_IDR_4 GPIO_IDR_ID4 FMC_SDCMR_NRFS_3 (0x8U << FMC_SDCMR_NRFS_Pos) __COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLE GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk GPIO_ODR_ODR_14 GPIO_ODR_OD14 __LEAST8 "hh" __SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLED SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk SAI_xFRCR_FRL_Pos (0U) FMC_SDTR2_TRCD FMC_SDTR2_TRCD_Msk USB_OTG_DIEPCTL_USBAEP_Msk (0x1U << USB_OTG_DIEPCTL_USBAEP_Pos) CAN_F9R2_FB26_Msk (0x1U << CAN_F9R2_FB26_Pos) __LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLE NVIC_PRIORITYGROUP_2 0x00000005U GPIO_IDR_ID10_Pos (10U) RCC_APB1RSTR_SPDIFRXRST RCC_APB1RSTR_SPDIFRXRST_Msk SCnSCB_ACTLR_DISOOFP_Pos 9U RWSTART_BITNUMBER 0x08U __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET FLASH_SCALE1_LATENCY4_FREQ 120000000U CAN_F4R1_FB10_Pos (10U) RCC_AHB1ENR_GPIOBEN_Msk (0x1U << RCC_AHB1ENR_GPIOBEN_Pos) CAN_F11R1_FB0 CAN_F11R1_FB0_Msk CAN_F5R1_FB11_Msk (0x1U << CAN_F5R1_FB11_Pos) SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk __SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLED CAN_F12R1_FB15_Msk (0x1U << CAN_F12R1_FB15_Pos) CAN_F11R1_FB9_Pos (9U) HAL_IncTick CAN_F9R2_FB14 CAN_F9R2_FB14_Msk EXTI_IMR_MR18_Msk (0x1U << EXTI_IMR_MR18_Pos) CAN_F5R2_FB13 CAN_F5R2_FB13_Msk DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk EXTI_IMR_MR6_Pos (6U) CAN_F0R2_FB24_Pos (24U) RCC_CFGR_RTCPRE_3 (0x08U << RCC_CFGR_RTCPRE_Pos) SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) EXTI_IMR_MR18 EXTI_IMR_MR18_Msk __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN)) __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET USART_CR2_LBDL_Msk (0x1U << USART_CR2_LBDL_Pos) SCB_ICSR_VECTACTIVE_Pos 0U QUADSPI_CR_TOIE_Pos (20U) SRAM1_BASE 0x20000000U ADC_LTR_LT ADC_LTR_LT_Msk RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk SDIO_STA_RXFIFOE SDIO_STA_RXFIFOE_Msk FMPI2C_OAR2_OA2_Msk (0x7FU << FMPI2C_OAR2_OA2_Pos) IS_TIM_PWM_MODE(MODE) (((MODE) == TIM_OCMODE_PWM1) || ((MODE) == TIM_OCMODE_PWM2)) TIM_CCER_CC1E TIM_CCER_CC1E_Msk RCC_CIR_HSIRDYC_Msk (0x1U << RCC_CIR_HSIRDYC_Pos) GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk FLASH_OPTCR1_nWRP_6 (0x040U << FLASH_OPTCR1_nWRP_Pos) __HAL_RCC_TIM12_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN)) IS_PCROPSTATE(VALUE) (((VALUE) == OB_PCROP_STATE_DISABLE) || ((VALUE) == OB_PCROP_STATE_ENABLE)) IS_CAN_FILTER_BANK_DUAL(BANK) ((BANK) <= 27U) GPIO_AFRH_AFRH3_1 GPIO_AFRH_AFSEL11_1 CAN_F3R2_FB19_Pos (19U) USB_OTG_GLPMCFG_REMWAKE_Msk (0x1U << USB_OTG_GLPMCFG_REMWAKE_Pos) __ARM_FEATURE_QRDMX FMC_SDTR1_TRP_2 (0x4U << FMC_SDTR1_TRP_Pos) DP83848_PHY_ADDRESS 0x01U __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__)) CAN_F6R1_FB20_Pos (20U) ADC_SMPR1_SMP11_Pos (3U) __HAL_RCC_DMA2_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) != RESET) CSR_LSEBYP_BB RCC_CSR_LSEBYP_BB USB_OTG_GOTGINT_SEDET_Pos (2U) CAN_F2R1_FB16_Msk (0x1U << CAN_F2R1_FB16_Pos) CAN_F7R1_FB2_Msk (0x1U << CAN_F7R1_FB2_Pos) RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIP SDIO_STA_TXDAVL SDIO_STA_TXDAVL_Msk DCMI_CR_ESS_Msk (0x1U << DCMI_CR_ESS_Pos) RCC_APB2ENR_TIM10EN_Msk (0x1U << RCC_APB2ENR_TIM10EN_Pos) __HAL_PWR_OVERDRIVESWITCHING_DISABLE() (*(__IO uint32_t *) CR_ODSWEN_BB = DISABLE) CAN_F13R1_FB6_Msk (0x1U << CAN_F13R1_FB6_Pos) RCC_CIR_PLLSAIRDYF_Msk (0x1U << RCC_CIR_PLLSAIRDYF_Pos) GPIO_BRR_BR3_Msk (0x1U << GPIO_BRR_BR3_Pos) CAN_F3R1_FB8_Msk (0x1U << CAN_F3R1_FB8_Pos) __HAL_DBGMCU_UNFREEZE_TIM2() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM2_STOP)) CAN_F12R1_FB20_Msk (0x1U << CAN_F12R1_FB20_Pos) FPU_MVFR1_FtZ_mode_Msk (0xFUL ) CAN_F6R2_FB31_Pos (31U) SAI2_Block_B_BASE (SAI2_BASE + 0x024U) GPIO_PUPDR_PUPD3_1 (0x2U << GPIO_PUPDR_PUPD3_Pos) USB_OTG_DSTS_FNSOF_Msk (0x3FFFU << USB_OTG_DSTS_FNSOF_Pos) FMPI2C_ISR_ALERT_Msk (0x1U << FMPI2C_ISR_ALERT_Pos) GPIO_LCKR_LCK6_Msk (0x1U << GPIO_LCKR_LCK6_Pos) CAN_F2R1_FB6 CAN_F2R1_FB6_Msk MRLVDS_BIT_NUMBER PWR_CR_MRLVDS_Pos ADC_SQR2_SQ11_Pos (20U) RCC_CKGATENR_FLITF_CKEN_Pos (5U) CAN_MSR_INAK_Msk (0x1U << CAN_MSR_INAK_Pos) DMA_HISR_TEIF7_Msk (0x1U << DMA_HISR_TEIF7_Pos) CAN_F5R2_FB18_Msk (0x1U << CAN_F5R2_FB18_Pos) __USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLE CAN_F6R1_FB14_Pos (14U) GPIO_AFRH_AFRH6_3 GPIO_AFRH_AFSEL14_3 CAN_F7R1_FB14_Msk (0x1U << CAN_F7R1_FB14_Pos) RCC_CR_HSERDY_Msk (0x1U << RCC_CR_HSERDY_Pos) EXTI_FTSR_TR17_Pos (17U) _SSIZE_T_DECLARED  SAI_xSR_FLVL_1 (0x2U << SAI_xSR_FLVL_Pos) RCC_CKGATENR_SRAM_CKEN_Pos (4U) SPI_SR_CRCERR SPI_SR_CRCERR_Msk CAN_F5R2_FB29_Pos (29U) __need_inttypes USB_OTG_HCCHAR_EPTYP_Pos (18U) FPU_FPDSCR_FZ_Pos 24U CAN_FM1R_FBM26_Msk (0x1U << CAN_FM1R_FBM26_Pos) USB_OTG_DIEPMSK_BIM_Pos (9U) CAN_TDL0R_DATA1_Pos (8U) ADC_CSR_JEOC3 ADC_CSR_JEOC3_Msk RCC_RTCCLKSOURCE_NO_CLK 0x00000000U RTC_BKP9R_Pos (0U) DMA2_Stream2_BASE (DMA2_BASE + 0x040U) CAN_FFA1R_FFA20_Msk (0x1U << CAN_FFA1R_FFA20_Pos) CAN_FA1R_FACT_Pos (0U) QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFU << QUADSPI_ABR_ALTERNATE_Pos) IS_RCC_PLLN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U)) FMC_BWTR2_BUSTURN FMC_BWTR2_BUSTURN_Msk __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || ((INSTANCE) == CAN2)) __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN)) GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEED1_0 RCC_IT_CSSHSE RCC_IT_CSS FMC_BTR4_ADDSET_1 (0x2U << FMC_BTR4_ADDSET_Pos) CAN_F13R2_FB2_Msk (0x1U << CAN_F13R2_FB2_Pos) CAN_ESR_EWGF_Msk (0x1U << CAN_ESR_EWGF_Pos) CAN_FS1R_FSC25_Pos (25U) EXTI_IMR_MR9_Msk (0x1U << EXTI_IMR_MR9_Pos) CAN_F1R1_FB8 CAN_F1R1_FB8_Msk RCC_MCO_DIV128 RCC_MCODIV_128 __INTMAX_TYPE__ long long int OB_BOR_LEVEL2 ((uint8_t)0x04) CAN_MSR_TXM_Pos (8U) CAN_F3R1_FB6_Pos (6U) SYSCFG_EXTICR3_EXTI10_PC 0x0200U CAN_F2R1_FB5_Msk (0x1U << CAN_F2R1_FB5_Pos) EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk FMC_PMEM_MEMHIZ2_3 (0x08U << FMC_PMEM_MEMHIZ2_Pos) IS_RCC_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) <= 15U) GPIO_OSPEEDR_OSPEED15_Pos (30U) CAN_FA1R_FACT3_Pos (3U) FLASH_CR_LOCK FLASH_CR_LOCK_Msk RCC_PLLCFGR_PLLM_Msk (0x3FU << RCC_PLLCFGR_PLLM_Pos) CAN_F8R1_FB24_Pos (24U) GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk USB_OTG_HCCHAR_CHENA_Msk (0x1U << USB_OTG_HCCHAR_CHENA_Pos) __LDBL_DENORM_MIN__ 4.9406564584124654e-324L EXTI_SWIER_SWIER20_Pos (20U) RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk RCC_AHB1ENR_BKPSRAMEN_Pos (18U) __UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLE CAN_F4R2_FB26 CAN_F4R2_FB26_Msk USB_OTG_HCTSIZ_DPID_1 (0x2U << USB_OTG_HCTSIZ_DPID_Pos) SPDIFRX_DR1_DR_Pos (8U) TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk FMC_PATT_ATTHOLD2_7 (0x80U << FMC_PATT_ATTHOLD2_Pos) IS_CAN_EXTID(EXTID) ((EXTID) <= 0x1FFFFFFFU) TIM_BDTR_BKP TIM_BDTR_BKP_Msk CAN_F7R1_FB31_Msk (0x1U << CAN_F7R1_FB31_Pos) QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk CAN_F10R1_FB1_Pos (1U) SYSCFG_EXTICR1_EXTI1_PK 0x00A0U SPDIFRX_CR_PMSK_Pos (6U) CAN_F5R1_FB28 CAN_F5R1_FB28_Msk GPIO_AFRH_AFSEL11_3 (0x8U << GPIO_AFRH_AFSEL11_Pos) RTC_TR_MNU_Msk (0xFU << RTC_TR_MNU_Pos) FMPI2C_CR1_TCIE_Pos (6U) CAN_F6R1_FB5_Pos (5U) CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk DMA2_Stream7_BASE (DMA2_BASE + 0x0B8U) GPIO_AFRL_AFRL7_2 GPIO_AFRL_AFSEL7_2 GPIO_AF9_CAN2 ((uint8_t)0x09) CAN_TI2R_IDE CAN_TI2R_IDE_Msk __HAL_RCC_GPIOC_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) != RESET) HAL_SD_ERROR_NONE SDMMC_ERROR_NONE GPIO_AFRL_AFSEL6_1 (0x2U << GPIO_AFRL_AFSEL6_Pos) CAN_FFA1R_FFA16 CAN_FFA1R_FFA16_Msk ADC_CCR_ADCPRE_Msk (0x3U << ADC_CCR_ADCPRE_Pos) FMC_SDCR1_WP FMC_SDCR1_WP_Msk USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFU << USB_OTG_DIEPCTL_MPSIZ_Pos) SDIO_STA_CTIMEOUT_Pos (2U) IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x00000FFFU)) __HAL_DBGMCU_FREEZE_TIM5() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM5_STOP)) RCC_CIR_PLLSAIRDYIE_Msk (0x1U << RCC_CIR_PLLSAIRDYIE_Pos) I2C_CR1_POS_Pos (11U) DMA_SxCR_ACK_Msk (0x1U << DMA_SxCR_ACK_Pos) __HAL_RCC_I2C3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST)) __need_ptrdiff_t CAN_F2R2_FB13 CAN_F2R2_FB13_Msk CAN_F1R1_FB2_Msk (0x1U << CAN_F1R1_FB2_Pos) OB_PCROP_DESELECTED ((uint8_t)0x00) EXTI_SWIER_SWIER7_Msk (0x1U << EXTI_SWIER_SWIER7_Pos) CAN_F4R1_FB15 CAN_F4R1_FB15_Msk _rand48 GPIO_MODER_MODER4_0 (0x1U << GPIO_MODER_MODER4_Pos) RCC_APB2LPENR_ADC1LPEN_Msk (0x1U << RCC_APB2LPENR_ADC1LPEN_Pos) IS_GPIO_PIN(PIN) ((((PIN) & GPIO_PIN_MASK ) != 0x00U) && (((PIN) & ~GPIO_PIN_MASK) == 0x00U)) IS_OB_PCROP_SELECT(PCROP) (((PCROP) == OB_PCROP_SELECTED) || ((PCROP) == OB_PCROP_DESELECTED)) GPIO_BSRR_BS6_Pos (6U) RCC_BDCR_RTCEN_Msk (0x1U << RCC_BDCR_RTCEN_Pos) CAN_F11R1_FB11_Pos (11U) __INT64 "ll" __HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JL GPIO_AF3_TIM10 ((uint8_t)0x03) CAN_F0R2_FB17 CAN_F0R2_FB17_Msk CAN_F10R2_FB26_Pos (26U) __HAL_RCC_GPIOG_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST)) USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk _Bigint SYSCFG_EXTICR4_EXTI14_PD 0x0300U __HAL_DBGMCU_UNFREEZE_TIM11() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM11_STOP)) OB_IWDG_SW ((uint8_t)0x20) __FLT32_DECIMAL_DIG__ 9 USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk USART_CR3_NACK_Msk (0x1U << USART_CR3_NACK_Pos) __OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE GPIO_OTYPER_OT10_Msk (0x1U << GPIO_OTYPER_OT10_Pos) CR_DBP_BB (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (DBP_BIT_NUMBER * 4U)) USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk FMC_BTR1_BUSTURN FMC_BTR1_BUSTURN_Msk RTC ((RTC_TypeDef *) RTC_BASE) FMC_SDTR1_TWR_2 (0x4U << FMC_SDTR1_TWR_Pos) TIM_CCMR1_IC2F_2 (0x4U << TIM_CCMR1_IC2F_Pos) SCB_ICSR_ISRPENDING_Pos 22U USB_OTG_DIEPINT_NAK_Pos (13U) FMC_PCR_PWID_0 (0x1U << FMC_PCR_PWID_Pos) RCC_APB2RSTR_SPI1RST_Msk (0x1U << RCC_APB2RSTR_SPI1RST_Pos) FLASH_SECTOR_4 4U FMC_SR_ILEN FMC_SR_ILEN_Msk ADC_CR1_AWDCH_2 (0x04U << ADC_CR1_AWDCH_Pos) _QUAD_LOWWORD 0 __HAL_RCC_SAI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) == RESET) SDIO_FLAG_CMDREND SDIO_STA_CMDREND GPIO_PUPDR_PUPD12_0 (0x1U << GPIO_PUPDR_PUPD12_Pos) IWDG_RLR_RL IWDG_RLR_RL_Msk CAN_F12R2_FB8_Pos (8U) PWR_CR_UDEN_Msk (0x3U << PWR_CR_UDEN_Pos) CAN_F10R2_FB26 CAN_F10R2_FB26_Msk SPI_SR_FRE_Pos (8U) CAN_F9R2_FB20_Pos (20U) RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk HAL_SuspendTick RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk CAN_F3R1_FB23_Msk (0x1U << CAN_F3R1_FB23_Pos) __has_include_next(STR) __has_include_next__(STR) ADC_JSQR_JSQ2_0 (0x01U << ADC_JSQR_JSQ2_Pos) FMC_BTR2_CLKDIV FMC_BTR2_CLKDIV_Msk CAN_F13R1_FB21_Pos (21U) CAN_FM1R_FBM27 CAN_FM1R_FBM27_Msk __INT_FAST16_TYPE__ int __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOBLPEN)) QUADSPI_CCR_SIOO_Msk (0x1U << QUADSPI_CCR_SIOO_Pos) CAN_FFA1R_FFA24 CAN_FFA1R_FFA24_Msk SDMMC_ERROR_INVALID_PARAMETER 0x08000000U USB_OTG_HCTSIZ_PKTCNT_Pos (19U) PWR_CSR_OFFSET_BB (PWR_OFFSET + PWR_CSR_OFFSET) RCC_APB2RSTR_ADCRST_Msk (0x1U << RCC_APB2RSTR_ADCRST_Pos) RCC_APB2LPENR_ADC3LPEN_Msk (0x1U << RCC_APB2LPENR_ADC3LPEN_Pos) IS_CAN_BS1(BS1) (((BS1) == CAN_BS1_1TQ) || ((BS1) == CAN_BS1_2TQ) || ((BS1) == CAN_BS1_3TQ) || ((BS1) == CAN_BS1_4TQ) || ((BS1) == CAN_BS1_5TQ) || ((BS1) == CAN_BS1_6TQ) || ((BS1) == CAN_BS1_7TQ) || ((BS1) == CAN_BS1_8TQ) || ((BS1) == CAN_BS1_9TQ) || ((BS1) == CAN_BS1_10TQ)|| ((BS1) == CAN_BS1_11TQ)|| ((BS1) == CAN_BS1_12TQ)|| ((BS1) == CAN_BS1_13TQ)|| ((BS1) == CAN_BS1_14TQ)|| ((BS1) == CAN_BS1_15TQ)|| ((BS1) == CAN_BS1_16TQ)) TIM_CR2_OIS2_Msk (0x1U << TIM_CR2_OIS2_Pos) HAL_EnableCompensationCell USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk TIM_CR1_CMS_0 (0x1U << TIM_CR1_CMS_Pos) RCC_AHB1RSTR_DMA1RST_Msk (0x1U << RCC_AHB1RSTR_DMA1RST_Pos) SDIO_MASK_RXOVERRIE_Pos (5U) EXTI_FTSR_TR8_Pos (8U) SCB_AIRCR_VECTRESET_Pos 0U ETH_MAC_READCONTROLLER_READING_DATA 0x00000020U __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE CAN_F9R2_FB14_Pos (14U) HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7 CAN_F8R1_FB21_Msk (0x1U << CAN_F8R1_FB21_Pos) SPDIFRX_SR_WIDTH5 SPDIFRX_SR_WIDTH5_Msk DMA_HISR_TCIF5_Pos (11U) USB_OTG_GLPMCFG_SNDLPM_Pos (24U) GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk CAN_F11R1_FB23_Pos (23U) FMC_BWTR3_ADDHLD_1 (0x2U << FMC_BWTR3_ADDHLD_Pos) DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk FMC_ECCR_ECC2_Msk (0xFFFFFFFFU << FMC_ECCR_ECC2_Pos) __HAL_RCC_TIM11_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM11RST)) HAL_DMA_ERROR_TE 0x00000001U CAN_F0R1_FB28_Msk (0x1U << CAN_F0R1_FB28_Pos) SYSCFG_EXTICR3_EXTI11_Pos (12U) __SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLED I2C_CR2_FREQ_Pos (0U) RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk SDMMC_CMD_HS_BUSTEST_READ ((uint8_t)14) USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk GPIO_OSPEEDR_OSPEED4_0 (0x1U << GPIO_OSPEEDR_OSPEED4_Pos) TIM_CR2_OIS4_Pos (14U) ADC1 ((ADC_TypeDef *) ADC1_BASE) __DQ_FBIT__ 63 ADC_SMPR2_SMP3_1 (0x2U << ADC_SMPR2_SMP3_Pos) CAN_F11R1_FB31_Msk (0x1U << CAN_F11R1_FB31_Pos) SPI_SR_BSY_Pos (7U) CAN_RDH0R_DATA6_Pos (16U) I2C_CR2_DMAEN_Pos (11U) USB_OTG_DCFG_DAD_3 (0x08U << USB_OTG_DCFG_DAD_Pos) CAN_F9R1_FB23 CAN_F9R1_FB23_Msk CAN_F1R2_FB6_Pos (6U) USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk _VOLATILE volatile SAI_xIMR_MUTEDETIE_Pos (1U) CAN_F3R1_FB28 CAN_F3R1_FB28_Msk SysTick_CTRL_TICKINT_Pos 1U FMPI2C_ISR_TXE_Msk (0x1U << FMPI2C_ISR_TXE_Pos) RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1U << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) __DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLE CAN_F8R2_FB7_Pos (7U) FMC_BTR3_DATAST FMC_BTR3_DATAST_Msk RCC_APB2ENR_TIM11EN_Pos (18U) CAN_F5R1_FB26_Msk (0x1U << CAN_F5R1_FB26_Pos) QUADSPI_CCR_DMODE_1 (0x2U << QUADSPI_CCR_DMODE_Pos) GPIO_IDR_ID3_Pos (3U) RTC_DR_WDU RTC_DR_WDU_Msk WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREAB CAN_F3R1_FB14_Pos (14U) FMC_BCR3_CBURSTRW_Pos (19U) FMPI2C_CR2_PECBYTE_Pos (26U) FMC_BTR1_DATAST_Pos (8U) RTC_DR_DU_1 (0x2U << RTC_DR_DU_Pos) SYSCFG_PMC_ADC1DC2_Msk (0x1U << SYSCFG_PMC_ADC1DC2_Pos) USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK CAN_F4R2_FB12_Msk (0x1U << CAN_F4R2_FB12_Pos) GPIO_PUPDR_PUPD3_Pos (6U) RTC_CALR_CALW16_Msk (0x1U << RTC_CALR_CALW16_Pos) CAN_F11R2_FB14_Msk (0x1U << CAN_F11R2_FB14_Pos) FMPI2C_CR1_DFN_Msk (0xFU << FMPI2C_CR1_DFN_Pos) EXTI_IMR_IM21 EXTI_IMR_MR21 TIM_CR2_OIS1 TIM_CR2_OIS1_Msk SAI_xFRCR_FSALL_Pos (8U) SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) IS_WRPAREA IS_OB_WRPAREA FMC_BWTR4_DATAST_7 (0x80U << FMC_BWTR4_DATAST_Pos) CAN_F4R2_FB5_Pos (5U) RTC_TSTR_MNU_Pos (8U) RCC_FLAG_LSIRDY ((uint8_t)0x61) USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk SDIO_ICR_SDIOITC_Pos (22U) CAN_F8R2_FB28_Msk (0x1U << CAN_F8R2_FB28_Pos) FMC_BTR2_ADDSET FMC_BTR2_ADDSET_Msk USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFU << USB_OTG_HCDMA_DMAADDR_Pos) SD_TypeDef SDIO_TypeDef RCC_OSCILLATORTYPE_HSE 0x00000001U SYSCFG_EXTICR1_EXTI2_PD 0x0300U UART_WAKEUPMETHOD_IDLELINE 0x00000000U USB_OTG_PKTSTS_2 (0x4U << USB_OTG_PKTSTS_Pos) CR_CSSON_BB RCC_CR_CSSON_BB USB_OTG_GRSTCTL_RXFFLSH_Pos (4U) USB_OTG_DEACHINT_IEP1INT_Pos (1U) CAN_F5R1_FB14 CAN_F5R1_FB14_Msk GPIO_OSPEEDR_OSPEED7_1 (0x2U << GPIO_OSPEEDR_OSPEED7_Pos) SPDIFRX_DR1_U SPDIFRX_DR1_U_Msk CAN_MSR_SLAK CAN_MSR_SLAK_Msk SYSCFG_PMC_ADCxDC2_Msk (0x7U << SYSCFG_PMC_ADCxDC2_Pos) __HAL_RCC_TIM7_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN); UNUSED(tmpreg); } while(0U) SCB_SCR_SEVONPEND_Pos 4U CAN_F10R2_FB11 CAN_F10R2_FB11_Msk FMC_PMEM_MEMHIZ2_1 (0x02U << FMC_PMEM_MEMHIZ2_Pos) CAN_F3R2_FB8 CAN_F3R2_FB8_Msk CAN_F3R1_FB31_Pos (31U) TIM_CCMR1_IC2F_3 (0x8U << TIM_CCMR1_IC2F_Pos) __ATFILE_VISIBLE 1 DAC_CR_MAMP2_3 (0x8U << DAC_CR_MAMP2_Pos) TIM_CCMR2_IC3F_Msk (0xFU << TIM_CCMR2_IC3F_Pos) GPIO_OTYPER_OT12_Msk (0x1U << GPIO_OTYPER_OT12_Pos) I2C_CR1_ENGC_Msk (0x1U << I2C_CR1_ENGC_Pos) RTC_CR_ALRAE_Msk (0x1U << RTC_CR_ALRAE_Pos) DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk USB_OTG_DCFG_DAD_0 (0x01U << USB_OTG_DCFG_DAD_Pos) __SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLE RTC_TR_ST_0 (0x1U << RTC_TR_ST_Pos) PWR_PVD_MODE_EVENT_FALLING 0x00020002U DMA_HIFCR_CDMEIF4_Msk (0x1U << DMA_HIFCR_CDMEIF4_Pos) ETH_MAC_READCONTROLLER_IDLE 0x00000000U GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk EXTI_PR_PR20_Msk (0x1U << EXTI_PR_PR20_Pos) TIM_ARR_ARR_Msk (0xFFFFFFFFU << TIM_ARR_ARR_Pos) DMA_LISR_TEIF0_Msk (0x1U << DMA_LISR_TEIF0_Pos) USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk CAN_F2R2_FB10_Msk (0x1U << CAN_F2R2_FB10_Pos) TIM_SR_CC2IF_Pos (2U) SYSCFG_MEMRMP_MEM_MODE_2 (0x4U << SYSCFG_MEMRMP_MEM_MODE_Pos) USB_OTG_HOST_CHANNEL_BASE 0x500U USB_OTG_DIEPCTL_TXFNUM_Msk (0xFU << USB_OTG_DIEPCTL_TXFNUM_Pos) TIM_CR2_CCDS_Pos (3U) GPIOD ((GPIO_TypeDef *) GPIOD_BASE) __ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED CAN_F8R2_FB5_Pos (5U) __HAL_RCC_CAN2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN)) RCC_CR_HSITRIM_1 (0x02U << RCC_CR_HSITRIM_Pos) FMC_BTR2_DATLAT_0 (0x1U << FMC_BTR2_DATLAT_Pos) RCC_BDCR_LSEON_Msk (0x1U << RCC_BDCR_LSEON_Pos) ADC_CSR_OVR2_Msk (0x1U << ADC_CSR_OVR2_Pos) TIM_CCMR2_CC4S_Msk (0x3U << TIM_CCMR2_CC4S_Pos) __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLE TIM_SMCR_TS_2 (0x4U << TIM_SMCR_TS_Pos) CAN_F5R1_FB18_Pos (18U) MPU_PRIVILEGED_DEFAULT MPU_CTRL_PRIVDEFENA_Msk SCS_BASE (0xE000E000UL) CAN_F1R1_FB18_Msk (0x1U << CAN_F1R1_FB18_Pos) RCC_RTCCLKSOURCE_HSE_DIV25 0x00190300U ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk __HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQ SPI_CR1_CRCNEXT_Msk (0x1U << SPI_CR1_CRCNEXT_Pos) KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLE CAN_F6R1_FB8_Msk (0x1U << CAN_F6R1_FB8_Pos) FMPI2C_ICR_BERRCF_Pos (8U) CAN_RF0R_FOVR0_Pos (4U) CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk FMC_BCR1_WAITCFG_Msk (0x1U << FMC_BCR1_WAITCFG_Pos) HAL_TICK_FREQ_DEFAULT SDIO_MASK_TXUNDERRIE_Pos (4U) DWT_SLEEPCNT_SLEEPCNT_Pos 0U EXTI_IMR_MR21_Msk (0x1U << EXTI_IMR_MR21_Pos) FMPI2C_ISR_TXIS_Pos (1U) __ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESET CAN_F4R2_FB10_Pos (10U) GPIO_OSPEEDR_OSPEED12_Pos (24U) _VOID void FMC_BTR2_DATAST_2 (0x04U << FMC_BTR2_DATAST_Pos) CAN_F10R2_FB29_Msk (0x1U << CAN_F10R2_FB29_Pos) SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk SCnSCB_ACTLR_DISFPCA_Pos 8U SDIO_MASK_CMDRENDIE_Msk (0x1U << SDIO_MASK_CMDRENDIE_Pos) CAN_F12R1_FB9_Pos (9U) __FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESET SYSCFG_EXTICR1_EXTI2_PK 0x0A00U DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE) TIM_RCR_REP TIM_RCR_REP_Msk DMA_LIFCR_CHTIF3_Pos (26U) USB_OTG_GOTGCTL_HNGSCS_Pos (8U) _SYS_SELECT_H  CAN_F6R1_FB16_Msk (0x1U << CAN_F6R1_FB16_Pos) CAN_FM1R_FBM23 CAN_FM1R_FBM23_Msk CAN_FA1R_FACT16_Msk (0x1U << CAN_FA1R_FACT16_Pos) __HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLED RCC_CSSON_BIT_NUMBER 0x13U CAN_F10R1_FB27 CAN_F10R1_FB27_Msk CSSON_BITNUMBER RCC_CSSON_BIT_NUMBER GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEED4 USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1U << USB_OTG_GRSTCTL_TXFFLSH_Pos) __HAL_PWR_UNDERDRIVE_DISABLE() (PWR->CR &= (uint32_t)(~PWR_CR_UDEN)) DCMI_SR_VSYNC_Msk (0x1U << DCMI_SR_VSYNC_Pos) __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE SMBUS_PEC_ENABLED SMBUS_PEC_ENABLE __HAL_TIM_GetCounter __HAL_TIM_GET_COUNTER PTHREAD_EXPLICIT_SCHED 2 RCC_CFGR_SW_PLLR 0x00000003U GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk USB_OTG_PCGCCTL_BASE 0xE00U CAN_F7R1_FB28_Pos (28U) SDIO_TRANSFER_CLK_DIV ((uint8_t)0x0) TIM_DMABase_CCR5 TIM_DMABASE_CCR5 CAN_F10R1_FB16_Msk (0x1U << CAN_F10R1_FB16_Pos) __IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE RCC_PLLCFGR_PLLSRC_Msk (0x1U << RCC_PLLCFGR_PLLSRC_Pos) RTC_TSDR_MU_0 (0x1U << RTC_TSDR_MU_Pos) GPIO_ODR_OD12_Msk (0x1U << GPIO_ODR_OD12_Pos) I2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) CAN_F0R2_FB24 CAN_F0R2_FB24_Msk DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk TIM_FLAG_BREAK (TIM_SR_BIF) CAN_F10R2_FB14_Msk (0x1U << CAN_F10R2_FB14_Pos) RTC_BKP12R_Pos (0U) SAI_xFRCR_FRL_4 (0x10U << SAI_xFRCR_FRL_Pos) SAI1_Block_B_BASE (SAI1_BASE + 0x024U) RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk RCC_CFGR_PPRE2_1 (0x2U << RCC_CFGR_PPRE2_Pos) CAN_F5R1_FB5_Msk (0x1U << CAN_F5R1_FB5_Pos) HAL_UART_ERROR_DMA 0x00000010U DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk FMC_BTR2_ACCMOD_1 (0x2U << FMC_BTR2_ACCMOD_Pos) CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk OB_WRP_SECTOR_4 0x00000010U SAI2_IRQn __HAL_TIM_DISABLE(__HANDLE__) do { if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0U) { if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0U) { (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); } } } while(0U) CAN_F11R2_FB4_Msk (0x1U << CAN_F11R2_FB4_Pos) TIM_COMMUTATION_TRGI (TIM_CR2_CCUS) CAN_TSR_ALST0_Msk (0x1U << CAN_TSR_ALST0_Pos) TIM_CCER_CC1P_Msk (0x1U << TIM_CCER_CC1P_Pos) DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk SAI_xCR2_FTH_2 (0x4U << SAI_xCR2_FTH_Pos) CAN_F10R1_FB21_Pos (21U) USB_OTG_GOTGINT_ADTOCHG_Pos (18U) IS_TIM_MSM_STATE(STATE) (((STATE) == TIM_MASTERSLAVEMODE_ENABLE) || ((STATE) == TIM_MASTERSLAVEMODE_DISABLE)) CAN_BTR_TS2_1 (0x2U << CAN_BTR_TS2_Pos) GPIO_AF6_DFSDM GPIO_AF6_DFSDM1 _TIMEVAL_DEFINED  PHY_RESTART_AUTONEGOTIATION ((uint16_t)0x0200U) RCC_CFGR_MCO2PRE_Msk (0x7U << RCC_CFGR_MCO2PRE_Pos) CAN_TSR_RQCP0_Pos (0U) INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1) SAI_GCR_SYNCIN_Pos (0U) TIM_DMABase_CR2 TIM_DMABASE_CR2 EXTI_SWIER_SWIER19_Msk (0x1U << EXTI_SWIER_SWIER19_Pos) SAI_xCR2_MUTE_Pos (5U) TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERS EXTI_EMR_MR14_Pos (14U) RCC_AHB1RSTR_CRCRST_Pos (12U) GPIO_AFRL_AFSEL5_3 (0x8U << GPIO_AFRL_AFSEL5_Pos) CAN_F13R2_FB7_Pos (7U) FMC_SDCR1_WP_Pos (9U) DWT_CTRL_LSUEVTENA_Pos 20U CAN_TDT0R_DLC_Msk (0xFU << CAN_TDT0R_DLC_Pos) CAN_FM1R_FBM9_Pos (9U) IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U) __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT)) CAN_FLAG_TME1 (0x0000051BU) RCC_RTCCLKSOURCE_HSE_DIV9 0x00090300U __LACCUM_IBIT__ 32 CEC_ISR_TXACKE CEC_ISR_TXACKE_Msk CAN_F6R2_FB14_Pos (14U) TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0 CAN_F1R1_FB7_Pos (7U) EXTI_RTSR_TR3_Msk (0x1U << EXTI_RTSR_TR3_Pos) FMC_BCR1_BURSTEN FMC_BCR1_BURSTEN_Msk AWD_EVENT ADC_AWD_EVENT CAN_F12R1_FB16 CAN_F12R1_FB16_Msk ADC_CSR_EOC2_Pos (9U) USART_CR3_RTSE_Pos (8U) CAN_F9R2_FB15 CAN_F9R2_FB15_Msk CAN_F10R1_FB15_Pos (15U) USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk RCC_CSR_LSION_Pos (0U) ADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGO I2C_CR1_START I2C_CR1_START_Msk CAN_F2R2_FB10 CAN_F2R2_FB10_Msk USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U) CAN_F8R1_FB19_Msk (0x1U << CAN_F8R1_FB19_Pos) CAN_F4R1_FB21_Pos (21U) CAN_FILTERSCALE_32BIT (0x00000001U) TPI_DEVTYPE_SubType_Msk (0xFUL ) __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN)) CAN_F7R1_FB4_Pos (4U) RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk __BIT_TYPES_DEFINED__ 1 HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224 CAN_F11R2_FB1 CAN_F11R2_FB1_Msk DMA_SxCR_PSIZE_1 (0x2U << DMA_SxCR_PSIZE_Pos) CAN_F12R1_FB31_Pos (31U) __DEC32_EPSILON__ 1E-6DF SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk RTC_SSR_SS RTC_SSR_SS_Msk WWDG_CR_T_1 (0x02U << WWDG_CR_T_Pos) DMA_HISR_DMEIF4_Msk (0x1U << DMA_HISR_DMEIF4_Pos) I2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk __HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSB CAN_FM1R_FBM_Pos (0U) DAC_DHR8R1_DACC1DHR_Msk (0xFFU << DAC_DHR8R1_DACC1DHR_Pos) SPI_I2SPR_MCKOE_Pos (9U) EXTI_SWIER_SWIER0_Pos (0U) FMC_BTR1_ADDHLD_Pos (4U) GPIO_OTYPER_OT14_Msk (0x1U << GPIO_OTYPER_OT14_Pos) USB_OTG_CHNUM_3 (0x8U << USB_OTG_CHNUM_Pos) SDMMC_ERROR_DATA_TIMEOUT 0x00000008U CAN_F4R1_FB6_Pos (6U) SDIO_MASK_TXFIFOHEIE_Pos (14U) SDMMC_CMD_SEND_CID ((uint8_t)10) ADC_SQR1_SQ13_Pos (0U) SCB_SHCSR_USGFAULTENA_Pos 18U GPIO_PUPDR_PUPDR8_1 GPIO_PUPDR_PUPD8_1 USB_OTG_GOTGCTL_DHNPEN_Msk (0x1U << USB_OTG_GOTGCTL_DHNPEN_Pos) FMC_BTR2_ADDSET_Msk (0xFU << FMC_BTR2_ADDSET_Pos) DMA_SxCR_PINCOS_Pos (15U) SPDIFRX_DR0_DR_Msk (0xFFFFFFU << SPDIFRX_DR0_DR_Pos) RCC_PLLCFGR_PLLQ_Pos (24U) USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk putchar_unlocked(_c) _putchar_unlocked(_c) EXTI_EMR_EM7 EXTI_EMR_MR7 GPIO_MODER_MODE6_1 (0x2U << GPIO_MODER_MODE6_Pos) RTC_CALR_CALM_6 (0x040U << RTC_CALR_CALM_Pos) USB_OTG_HCCHAR_ODDFRM_Msk (0x1U << USB_OTG_HCCHAR_ODDFRM_Pos) DMA1_Stream7_BASE (DMA1_BASE + 0x0B8U) __HAL_TIM_GET_FLAG(__HANDLE__,__FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__)) LSEON_BITNUMBER RCC_LSEON_BIT_NUMBER _SYS__SIGSET_H_  SAI_xCR1_MCKDIV_3 (0x8U << SAI_xCR1_MCKDIV_Pos) RCC_DCKCFGR_SAI1SRC_Pos (20U) RCC_APB1LPENR_TIM4LPEN_Pos (2U) I2C_SR1_PECERR_Pos (12U) RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLK ADC_JOFR1_JOFFSET1_Pos (0U) __sym_compat(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@" #verid) GPIO_AFRL_AFRL7_0 GPIO_AFRL_AFSEL7_0 USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk CAN_F13R2_FB17_Msk (0x1U << CAN_F13R2_FB17_Pos) __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE DAC_CR_MAMP1_3 (0x8U << DAC_CR_MAMP1_Pos) CAN_F13R1_FB9_Msk (0x1U << CAN_F13R1_FB9_Pos) RCC_CFGR_RTCPRE_2 (0x04U << RCC_CFGR_RTCPRE_Pos) USB_OTG_GOTGCTL_HSHNPEN_Pos (10U) RCC_MCODIV_4 ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2) GPIO_PUPDR_PUPDR5_1 GPIO_PUPDR_PUPD5_1 UART_FLAG_PE ((uint32_t)USART_SR_PE) FD_CLR(n,p) ((p)->fds_bits[(n)/NFDBITS] &= ~(1L << ((n) % NFDBITS))) SDIO_DCTRL_DBLOCKSIZE_Pos (4U) SYSCFG_EXTICR1_EXTI2_PF 0x0500U UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINE RTC_CR_FMT_Pos (6U) SAI_xCR2_MUTECNT_5 (0x20U << SAI_xCR2_MUTECNT_Pos) SPI_SR_TXE SPI_SR_TXE_Msk RCC_PERIPHCLK_CEC 0x00000040U RTC_ISR_TAMP2F_Msk (0x1U << RTC_ISR_TAMP2F_Pos) USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk __HAL_ADC_SQR1_RK ADC_SQR1_RK RCC_AHB2LPENR_OTGFSLPEN_Pos (7U) CAN_F8R2_FB18_Pos (18U) GPIO_PUPDR_PUPDR4_1 GPIO_PUPDR_PUPD4_1 DCTRL_OFFSET (SDIO_OFFSET + 0x2CU) DCMI_MISR_ERR_MIS DCMI_MIS_ERR_MIS __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L) FLASH_CR_SER FLASH_CR_SER_Msk USB_OTG_DCTL_SDIS_Pos (1U) CAN_F12R1_FB19_Pos (19U) RCC_RTCCLKSOURCE_HSE_DIV24 0x00180300U __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetention USB_OTG_GINTSTS_USBSUSP_Pos (11U) GPIO_AFRL_AFSEL0_2 (0x4U << GPIO_AFRL_AFSEL0_Pos) EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk PWR_CSR_VOSRDY PWR_CSR_VOSRDY_Msk GPIO_IDR_ID6_Msk (0x1U << GPIO_IDR_ID6_Pos) SAI_xCR1_LSBFIRST_Msk (0x1U << SAI_xCR1_LSBFIRST_Pos) HAL_TICK_FREQ_100HZ RCC_AHB1RSTR_DMA2RST_Msk (0x1U << RCC_AHB1RSTR_DMA2RST_Pos) __UINT8_C(c) c CAN_F0R1_FB31_Pos (31U) __SIZEOF_LONG_LONG__ 8 __HAL_SD_CLEAR_IT(__HANDLE__,__INTERRUPT__) __SDIO_CLEAR_IT((__HANDLE__)->Instance, (__INTERRUPT__)) GPIO_LCKR_LCK12_Msk (0x1U << GPIO_LCKR_LCK12_Pos) __HAL_SD_GET_IT(__HANDLE__,__INTERRUPT__) __SDIO_GET_IT((__HANDLE__)->Instance, (__INTERRUPT__)) CAN_F10R2_FB9_Pos (9U) TIM_CR2_MMS_2 (0x4U << TIM_CR2_MMS_Pos) __HAL_RCC_PWR_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST)) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) do{ __IO uint32_t tmpreg = 0x00U; tmpreg = (__HANDLE__)->Instance->SR; tmpreg = (__HANDLE__)->Instance->DR; UNUSED(tmpreg); } while(0U) CAN_F0R2_FB22_Msk (0x1U << CAN_F0R2_FB22_Pos) SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) GPIO_AFRH_AFRH0_3 GPIO_AFRH_AFSEL8_3 TIM_DIER_TDE_Pos (14U) USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk CAN_F7R2_FB28 CAN_F7R2_FB28_Msk CAN_F10R2_FB30_Msk (0x1U << CAN_F10R2_FB30_Pos) CAN_FA1R_FACT25_Msk (0x1U << CAN_FA1R_FACT25_Pos) RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk CAN_F5R1_FB21 CAN_F5R1_FB21_Msk SYSCFG_CFGR_FMPI2C1_SCL SYSCFG_CFGR_FMPI2C1_SCL_Msk PWR_CSR_UDRDY_Msk (0x3U << PWR_CSR_UDRDY_Pos) CEC_CFGR_SFTOPT_Msk (0x1U << CEC_CFGR_SFTOPT_Pos) UART_IT_LBD ((uint32_t)(UART_CR2_REG_INDEX << 28U | USART_CR2_LBDIE)) GPIO_MODER_MODER2_1 (0x2U << GPIO_MODER_MODER2_Pos) __HAL_RCC_I2C1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST)) RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQ CAN_TSR_ALST1_Msk (0x1U << CAN_TSR_ALST1_Pos) RCC_APB2LPENR_SAI2LPEN_Msk (0x1U << RCC_APB2LPENR_SAI2LPEN_Pos) MEMRMP_OFFSET SYSCFG_OFFSET CAN_F13R2_FB4 CAN_F13R2_FB4_Msk GPIO_AFRL_AFRL0_3 GPIO_AFRL_AFSEL0_3 IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGER FMPI2C_CR1_ALERTEN FMPI2C_CR1_ALERTEN_Msk DCMI_IER_LINE_IE_Msk (0x1U << DCMI_IER_LINE_IE_Pos) CAN_F3R2_FB0_Msk (0x1U << CAN_F3R2_FB0_Pos) ADC_SQR2_SQ8_Msk (0x1FU << ADC_SQR2_SQ8_Pos) GPIO_AFRH_AFSEL14_2 (0x4U << GPIO_AFRH_AFSEL14_Pos) FPDS_BIT_NUMBER PWR_CR_FPDS_Pos RCC_HSI_OFF ((uint8_t)0x00) CAN_F1R2_FB23 CAN_F1R2_FB23_Msk CAN_F0R1_FB25_Pos (25U) GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk FMC_PCR_TCLR FMC_PCR_TCLR_Msk RTC_ALRMBR_PM_Pos (22U) USB_OTG_HCTSIZ_XFRSIZ_Pos (0U) GPIO_MODER_MODE7_Msk (0x3U << GPIO_MODER_MODE7_Pos) __bounded  LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUE CAN_F5R2_FB20_Msk (0x1U << CAN_F5R2_FB20_Pos) FMC_BWTR2_DATAST_3 (0x08U << FMC_BWTR2_DATAST_Pos) PWR_CSR_SBF PWR_CSR_SBF_Msk __HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST)) SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk CAN_FFA1R_FFA2_Pos (2U) CAN2_BASE (APB1PERIPH_BASE + 0x6800U) SDIO_CPSM_ENABLE SDIO_CMD_CPSMEN USB_OTG_GAHBCFG_HBSTLEN_1 (0x1U << USB_OTG_GAHBCFG_HBSTLEN_Pos) IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || ((INSTANCE) == SPI2) || ((INSTANCE) == SPI3)) CAN_IT_RX_FIFO1_MSG_PENDING ((uint32_t)CAN_IER_FMPIE1) IS_MPU_REGION_NUMBER(NUMBER) (((NUMBER) == MPU_REGION_NUMBER0) || ((NUMBER) == MPU_REGION_NUMBER1) || ((NUMBER) == MPU_REGION_NUMBER2) || ((NUMBER) == MPU_REGION_NUMBER3) || ((NUMBER) == MPU_REGION_NUMBER4) || ((NUMBER) == MPU_REGION_NUMBER5) || ((NUMBER) == MPU_REGION_NUMBER6) || ((NUMBER) == MPU_REGION_NUMBER7)) DMA_LISR_DMEIF3_Pos (24U) CAN_F13R2_FB21_Pos (21U) FMPI2C_ICR_NACKCF_Msk (0x1U << FMPI2C_ICR_NACKCF_Pos) CAN_F3R2_FB18_Msk (0x1U << CAN_F3R2_FB18_Pos) __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET INT_FAST64_MAX (__INT_FAST64_MAX__) CAN_F4R1_FB28_Msk (0x1U << CAN_F4R1_FB28_Pos) _NOARGS void RCC_IT_PLLI2SRDY ((uint8_t)0x20) __pure __attribute__((__pure__)) QUADSPI_CR_TCEN_Pos (3U) HAL_RCC_MODULE_ENABLED  __HAL_TIM_URS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|= (TIM_CR1_URS)) CAN_F6R2_FB27 CAN_F6R2_FB27_Msk CAN_FM1R_FBM18_Pos (18U) RCC_CIR_LSIRDYIE_Pos (8U) GPIO_AFRH_AFSEL9_Pos (4U) __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE __HAL_RCC_CRC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET) RCC_CSR_BORRSTF_Msk (0x1U << RCC_CSR_BORRSTF_Pos) CAN_F1R1_FB12 CAN_F1R1_FB12_Msk SYSCFG_MEMRMP_SWP_FMC_Pos (10U) ADC_SQR3_SQ4_Msk (0x1FU << ADC_SQR3_SQ4_Pos) TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk DWT_CTRL_SLEEPEVTENA_Pos 19U RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2 GPIO_PUPDR_PUPD14_1 (0x2U << GPIO_PUPDR_PUPD14_Pos) CAN_F12R1_FB19_Msk (0x1U << CAN_F12R1_FB19_Pos) SAI_xSR_FLVL_Msk (0x7U << SAI_xSR_FLVL_Pos) CAN_ESR_LEC_Msk (0x7U << CAN_ESR_LEC_Pos) CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk FMPI2C_CR1_DFN FMPI2C_CR1_DFN_Msk CAN_F4R2_FB19 CAN_F4R2_FB19_Msk __GXX_ABI_VERSION 1011 __LDBL_MAX_10_EXP__ 308 MPU_REGION_SIZE_32MB ((uint8_t)0x18) __STM32F4xx_CMSIS_VERSION_MAIN (0x02U) __TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLED USB_OTG_EPNUM_Msk (0xFU << USB_OTG_EPNUM_Pos) _niobs CAN_TDT0R_DLC_Pos (0U) __UQQ_IBIT__ 0 DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk CAN_F12R1_FB4_Pos (4U) MPU_REGION_SIZE_4KB ((uint8_t)0x0B) __SNPT 0x0800 __SIZE_T  FMC_BWTR4_DATAST_6 (0x40U << FMC_BWTR4_DATAST_Pos) RCC_PLLCFGR_PLLN_4 (0x010U << RCC_PLLCFGR_PLLN_Pos) GPIO_MODER_MODER1_Msk (0x3U << GPIO_MODER_MODER1_Pos) RCC_AHB1RSTR_OTGHRST_Pos (29U) OPTIONBYTE_WRP 0x00000001U __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET __CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET FMC_BTR1_BUSTURN_0 (0x1U << FMC_BTR1_BUSTURN_Pos) __STM32F4xx_H  EXTI_RTSR_TR4_Pos (4U) __SIZEOF_WINT_T__ 4 __NULLABILITY_PRAGMA_PUSH  RCC_AHB1RSTR_GPIOFRST_Msk (0x1U << RCC_AHB1RSTR_GPIOFRST_Pos) QUADSPI_DCR_FSIZE_1 (0x02U << QUADSPI_DCR_FSIZE_Pos) CAN_F2R2_FB6_Pos (6U) __ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE SYSCFG_EXTICR1_EXTI0_Pos (0U) GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk FMPI2C_ICR_ADDRCF FMPI2C_ICR_ADDRCF_Msk CEC_CFGR_OAR_Pos (16U) CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE __LLFRACT_MIN__ (-0.5LLR-0.5LLR) GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) __tm_mon CAN_F1R2_FB12_Msk (0x1U << CAN_F1R2_FB12_Pos) CAN_F6R1_FB28 CAN_F6R1_FB28_Msk TIM_CCR3_CCR3_Msk (0xFFFFU << TIM_CCR3_CCR3_Pos) __alloc_size(x) __attribute__((__alloc_size__(x))) CAN_F7R1_FB4 CAN_F7R1_FB4_Msk CAN_F1R2_FB21_Pos (21U) TIM_SR_CC4IF_Msk (0x1U << TIM_SR_CC4IF_Pos) __GNUC_VA_LIST_COMPATIBILITY 1 RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10 CAN_FFA1R_FFA19_Msk (0x1U << CAN_FFA1R_FFA19_Pos) CAN_F12R1_FB24_Msk (0x1U << CAN_F12R1_FB24_Pos) CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk _Kmax (sizeof (size_t) << 3) CAN_F3R1_FB20_Pos (20U) __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET PWR_CR_ODSWEN_Msk (0x1U << PWR_CR_ODSWEN_Pos) FMC_BTR2_ACCMOD_Msk (0x3U << FMC_BTR2_ACCMOD_Pos) SDIO_DPSM_DISABLE 0x00000000U CAN_F9R1_FB8_Msk (0x1U << CAN_F9R1_FB8_Pos) USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk __XSI_VISIBLE 0 __HAL_I2C_FREQRANGE I2C_FREQRANGE GPIO_MODER_MODER9_1 (0x2U << GPIO_MODER_MODER9_Pos) ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET SYSCFG_EXTICR2_EXTI6_Pos (8U) GPIO_BSRR_BR12_Msk (0x1U << GPIO_BSRR_BR12_Pos) __HAL_UART_FLUSH_DRREGISTER(__HANDLE__) ((__HANDLE__)->Instance->DR) IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0) || ((SECTOR) == FLASH_SECTOR_1) || ((SECTOR) == FLASH_SECTOR_2) || ((SECTOR) == FLASH_SECTOR_3) || ((SECTOR) == FLASH_SECTOR_4) || ((SECTOR) == FLASH_SECTOR_5) || ((SECTOR) == FLASH_SECTOR_6) || ((SECTOR) == FLASH_SECTOR_7)) CAN_F6R2_FB10_Msk (0x1U << CAN_F6R2_FB10_Pos) USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1U << USB_OTG_GINTMSK_CIDSCHGM_Pos) IS_UART_INSTANCE IS_UART_HALFDUPLEX_INSTANCE CAN_F6R1_FB14 CAN_F6R1_FB14_Msk IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCK ETH_MAC_TXFIFO_WRITING 0x00300000U CAN_F1R2_FB15_Pos (15U) CAN_F10R1_FB22 CAN_F10R1_FB22_Msk RTC_ISR_WUTF_Pos (10U) __HAL_UART_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) ACR_BYTE0_ADDRESS 0x40023C00U SDMMC_CMD_SD_APP_OP_COND ((uint8_t)41) RTC_BKP14R_Msk (0xFFFFFFFFU << RTC_BKP14R_Pos) __TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLED __FLT32X_HAS_INFINITY__ 1 CAN_F6R1_FB6 CAN_F6R1_FB6_Msk EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk __TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLE EXTI_FTSR_TR12_Pos (12U) SPDIFRX_SR_WIDTH5_Msk (0x7FFFU << SPDIFRX_SR_WIDTH5_Pos) CAN_F5R2_FB6 CAN_F5R2_FB6_Msk SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) __DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLE TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk CAN_F3R2_FB31_Pos (31U) CAN_F8R1_FB9 CAN_F8R1_FB9_Msk __HAL_RCC_PLLSAI_ENABLE_IT() (RCC->CIR |= (RCC_CIR_PLLSAIRDYIE)) RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk I2C_SR2_DUALF_Pos (7U) __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET TIM_CCMR1_CC1S_1 (0x2U << TIM_CCMR1_CC1S_Pos) xPSR_IT_Pos 25U CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk __HAL_RCC_GPIOH_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOHRST)) RCC_FMPI2C1CLKSOURCE_PCLK1 0x00000000U ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk DBGMCU_IDCODE_DEV_ID_Pos (0U) _MACHINE__TYPES_H  RCC_DCKCFGR_SAI1SRC_1 (0x2U << RCC_DCKCFGR_SAI1SRC_Pos) FMC_SDTR2_TRCD_Pos (24U) TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk CAN_F6R1_FB20 CAN_F6R1_FB20_Msk __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE CAN_F0R1_FB25 CAN_F0R1_FB25_Msk CAN_F9R2_FB3_Pos (3U) FMC_BCR3_BURSTEN FMC_BCR3_BURSTEN_Msk PWR_OFFSET (PWR_BASE - PERIPH_BASE) __HAL_FLASH_DATA_CACHE_ENABLE() (FLASH->ACR |= FLASH_ACR_DCEN) RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2 STM32F446xx 1 CAN_FS1R_FSC20_Pos (20U) CAN_F8R1_FB5_Msk (0x1U << CAN_F8R1_FB5_Pos) RCC_PLLCFGR_PLLP_Pos (16U) __HAL_TIM_GET_ICPRESCALER(__HANDLE__,__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) : ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) : (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U) CAN_F9R2_FB27 CAN_F9R2_FB27_Msk FMC_BCR3_MWID_0 (0x1U << FMC_BCR3_MWID_Pos) SDIO_DCTRL_DTDIR_Msk (0x1U << SDIO_DCTRL_DTDIR_Pos) CAN_F3R2_FB15_Msk (0x1U << CAN_F3R2_FB15_Pos) __CHAR32_TYPE__ long unsigned int GPIO_AFRH_AFRH0_2 GPIO_AFRH_AFSEL8_2 USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) CAN_F5R2_FB18_Pos (18U) QUADSPI_FCR_CTCF_Pos (1U) USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPT SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk FMC_BWTR4_ADDHLD_0 (0x1U << FMC_BWTR4_ADDHLD_Pos) CAN_F4R2_FB8 CAN_F4R2_FB8_Msk USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk CAN_F3R1_FB14 CAN_F3R1_FB14_Msk TIM_DMABURSTLENGTH_1TRANSFER 0x00000000U RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2 TIM_CR1_URS_Msk (0x1U << TIM_CR1_URS_Pos) QUADSPI_ABR_ALTERNATE_Pos (0U) RTC_TSDR_MU_Msk (0xFU << RTC_TSDR_MU_Pos) CAN_RDT0R_TIME_Msk (0xFFFFU << CAN_RDT0R_TIME_Pos) DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U) __SIZEOF_FLOAT__ 4 SDIO_MASK_CMDACTIE_Pos (11U) FLASH_ERROR_FAST HAL_FLASH_ERROR_FAST USB_OTG_GINTMSK_FSUSPM_Pos (22U) CAN_F11R2_FB17 CAN_F11R2_FB17_Msk CAN_RDT0R_FMI_Pos (8U) __TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLED CAN_FS1R_FSC14_Pos (14U) IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI) USB_OTG_GINTSTS_RXFLVL_Msk (0x1U << USB_OTG_GINTSTS_RXFLVL_Pos) CAN_MCR_NART_Pos (4U) CAN_F8R2_FB13_Msk (0x1U << CAN_F8R2_FB13_Pos) FMC_SDTR2_TXSR_1 (0x2U << FMC_SDTR2_TXSR_Pos) __HAL_RCC_TIM2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET) CAN_F0R1_FB30_Msk (0x1U << CAN_F0R1_FB30_Pos) EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk I2C_OAR1_ADD4_Msk (0x1U << I2C_OAR1_ADD4_Pos) GPIO_PUPDR_PUPD15_Pos (30U) MPU_REGION_NUMBER3 ((uint8_t)0x03) FMC_BWTR2_ADDSET_3 (0x8U << FMC_BWTR2_ADDSET_Pos) CAN_F9R1_FB16 CAN_F9R1_FB16_Msk TIM_DIER_BIE_Pos (7U) __GNUCLIKE_ASM 3 DCMI_ESUR_LEU_Pos (16U) SPDIFRX_IFCR_SYNCDCF_Pos (5U) RCC_PLLSAICFGR_PLLSAIN_6 (0x040U << RCC_PLLSAICFGR_PLLSAIN_Pos) DMA_SxCR_CHSEL_Msk (0x7U << DMA_SxCR_CHSEL_Pos) RCC_CSR_BORRSTF_Pos (25U) HAL_NAND_Write_Page HAL_NAND_Write_Page_8b CAN_F8R1_FB13_Pos (13U) CAN_F11R1_FB20_Pos (20U) TIM_ETRPRESCALER_DIV2 (TIM_SMCR_ETPS_0) IS_TIM_CLEARINPUT_FILTER(ICFILTER) ((ICFILTER) <= 0x0FU) OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVED USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk SCnSCB_ICTR_INTLINESNUM_Pos 0U CAN_F6R2_FB8_Msk (0x1U << CAN_F6R2_FB8_Pos) RCC_PLLI2SCFGR_PLLI2SM RCC_PLLI2SCFGR_PLLI2SM_Msk GPIO_ODR_OD5_Msk (0x1U << GPIO_ODR_OD5_Pos) __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL)) SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1U << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk CAN_F11R1_FB29_Pos (29U) __HAL_TIM_SET_COMPARE(__HANDLE__,__CHANNEL__,__COMPARE__) (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U)) = (__COMPARE__)) FMC_BCR3_MTYP_Pos (2U) SCB_DFSR_HALTED_Pos 0U GPIO_AFRH_AFSEL8_Msk (0xFU << GPIO_AFRH_AFSEL8_Pos) FMPI2C_ISR_RXNE_Pos (2U) __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) == RESET) GPIO_PUPDR_PUPD12_Pos (24U) USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk TIM_TIM11_GPIO 0x00000000U __HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT TIM_OR_TI1_RMP_1 (0x2U << TIM_OR_TI1_RMP_Pos) RCC_CR_PLLON RCC_CR_PLLON_Msk DAC_CR_WAVE2_1 (0x2U << DAC_CR_WAVE2_Pos) __HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIG FMC_BWTR2_DATAST_1 (0x02U << FMC_BWTR2_DATAST_Pos) GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEED10 IS_TIM_IC_POLARITY(POLARITY) (((POLARITY) == TIM_ICPOLARITY_RISING) || ((POLARITY) == TIM_ICPOLARITY_FALLING) || ((POLARITY) == TIM_ICPOLARITY_BOTHEDGE)) CAN_F13R2_FB9_Msk (0x1U << CAN_F13R2_FB9_Pos) HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5 FMC_SDTR2_TMRD_3 (0x8U << FMC_SDTR2_TMRD_Pos) FPU_MVFR0_FP_excep_trapping_Pos 12U SDIO_MASK_RXFIFOHFIE_Msk (0x1U << SDIO_MASK_RXFIFOHFIE_Pos) GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk _GCC_WCHAR_T  __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13 CAN_F10R2_FB2 CAN_F10R2_FB2_Msk __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET SPI_CR2_FRF_Msk (0x1U << SPI_CR2_FRF_Pos) FMC_BWTR4_ADDSET_1 (0x2U << FMC_BWTR4_ADDSET_Pos) CAN_F1R2_FB30 CAN_F1R2_FB30_Msk CAN_F7R2_FB18_Msk (0x1U << CAN_F7R2_FB18_Pos) SDMMC_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK ((uint8_t)18) __OM volatile TIM_OR_ITR1_RMP_Pos (10U) __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6 RTC_CALR_CALW8 RTC_CALR_CALW8_Msk FMPI2C_CR2_AUTOEND_Pos (25U) __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET CAN_F8R2_FB30_Msk (0x1U << CAN_F8R2_FB30_Pos) DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk FORMAT_BCD RTC_FORMAT_BCD PHY_DUPLEX_STATUS ((uint16_t)0x0004U) DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U) SDIO_DCTRL_DTMODE SDIO_DCTRL_DTMODE_Msk TIM_CR1_ARPE TIM_CR1_ARPE_Msk USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U) SDMMC_CMD_SD_APP_SET_CER_RES2 ((uint8_t)47) USB_OTG_GUSBCFG_FHMOD_Pos (29U) TIM_SMCR_ETF TIM_SMCR_ETF_Msk __HAL_RCC_SPI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI1LPEN)) USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk FMC_BCR1_FACCEN FMC_BCR1_FACCEN_Msk RCC_BDCR_LSEMOD_Msk (0x1U << RCC_BDCR_LSEMOD_Pos) CAN_F2R1_FB7_Pos (7U) __INT_FAST8_TYPE__ int RTC_ALRMBR_DT_0 (0x1U << RTC_ALRMBR_DT_Pos) USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) USB_OTG_DEACHINT_OEP1INT_Pos (17U) SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) ADC_SMPR1_SMP13_1 (0x2U << ADC_SMPR1_SMP13_Pos) __SIZEOF_LONG__ 4 CAN_F10R2_FB15_Pos (15U) CAN_RDL0R_DATA1_Msk (0xFFU << CAN_RDL0R_DATA1_Pos) TIM_CCMR2_OC3M_Msk (0x7U << TIM_CCMR2_OC3M_Pos) RTC_CR_OSEL_Pos (21U) SAI_xDR_DATA SAI_xDR_DATA_Msk __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSLPEN)) __HAL_RCC_CRC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN)) USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U) LSE_VALUE ((uint32_t)32768U) GPIO_ODR_OD0_Pos (0U) EXTI_PR_PR3_Pos (3U) USART_CR2_LBDL_Pos (5U) __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE SYSCFG_EXTICR4_EXTI14_PC 0x0200U I2C2_ER_IRQn I2C_OAR2_ENDUAL_Pos (0U) RTC_TSTR_HU_Msk (0xFU << RTC_TSTR_HU_Pos) __HAL_RCC_LSE_CONFIG(__STATE__) do { if((__STATE__) == RCC_LSE_ON) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else if((__STATE__) == RCC_LSE_BYPASS) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } } while(0U) SDIO_CMD_CMDINDEX SDIO_CMD_CMDINDEX_Msk SAI_xCR2_TRIS_Msk (0x1U << SAI_xCR2_TRIS_Pos) ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk DCMI_MISR_OVF_MIS DCMI_MIS_OVR_MIS USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) SDIO_IT_RXDAVL SDIO_STA_RXDAVL SCB_HFSR_FORCED_Pos 30U GPIO_PUPDR_PUPDR13_1 GPIO_PUPDR_PUPD13_1 EXTI_RTSR_TR11_Msk (0x1U << EXTI_RTSR_TR11_Pos) SDMMC_CMD_READ_DAT_UNTIL_STOP ((uint8_t)11) ADC_SQR3_SQ4_3 (0x08U << ADC_SQR3_SQ4_Pos) __HAL_RCC_PWR_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET) RCC_CIR_HSIRDYF_Msk (0x1U << RCC_CIR_HSIRDYF_Pos) __IOM volatile RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk __TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESET RCC_CIR_BYTE1_ADDRESS ((uint32_t)(RCC_BASE + 0x0CU + 0x01U)) TIM_DCR_DBL_Msk (0x1FU << TIM_DCR_DBL_Pos) RCC_CR_PLLI2SON_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLI2SON_BIT_NUMBER * 4U)) CAN_F1R1_FB20_Msk (0x1U << CAN_F1R1_FB20_Pos) TIM_IT_CC4 (TIM_DIER_CC4IE) SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk FMPI2C_CR2_START FMPI2C_CR2_START_Msk TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTE USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk RCC_BDCR_LSEMOD_Pos (3U) RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk FMC_PMEM_MEMWAIT2_Msk (0xFFU << FMC_PMEM_MEMWAIT2_Pos) FMC_BCR1_WAITPOL FMC_BCR1_WAITPOL_Msk EXTI_EMR_MR1_Pos (1U) SPDIFRX_DR0_PE_Pos (24U) __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) SDIO_STA_TXFIFOE SDIO_STA_TXFIFOE_Msk DMA_HISR_DMEIF6_Pos (18U) CAN_F1R1_FB24 CAN_F1R1_FB24_Msk __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5 __HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATE GPIO_BSRR_BR4_Pos (20U) GPIO_AFRH_AFRH7_3 GPIO_AFRH_AFSEL15_3 __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GET_FLAG() RTC_TSDR_DU_0 (0x1U << RTC_TSDR_DU_Pos) USB_OTG_HCINTMSK_CHHM_Msk (0x1U << USB_OTG_HCINTMSK_CHHM_Pos) CAN_F0R2_FB8_Msk (0x1U << CAN_F0R2_FB8_Pos) FMPI2C1_ER_IRQn INT_LEAST16_MAX (__INT_LEAST16_MAX__) DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk CAN_FM1R_FBM15 CAN_FM1R_FBM15_Msk DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk TIM_DMABASE_CCMR2 0x00000007U CAN_F3R1_FB1 CAN_F3R1_FB1_Msk CAN_F13R1_FB0_Pos (0U) CAN_F10R1_FB19 CAN_F10R1_FB19_Msk ADC_SMPR2_SMP1_2 (0x4U << ADC_SMPR2_SMP1_Pos) ADC_CSR_AWD1_Msk (0x1U << ADC_CSR_AWD1_Pos) CAN_F2R2_FB1 CAN_F2R2_FB1_Msk __FLT_HAS_QUIET_NAN__ 1 CAN_F12R2_FB5 CAN_F12R2_FB5_Msk CAN_F9R1_FB4_Pos (4U) CAN_F6R2_FB12 CAN_F6R2_FB12_Msk CAN_F11R2_FB18_Msk (0x1U << CAN_F11R2_FB18_Pos) OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1 CAN_F12R2_FB19_Pos (19U) SDMMC_OCR_CC_ERROR 0x00100000U GPIO_PUPDR_PUPD2_0 (0x1U << GPIO_PUPDR_PUPD2_Pos) CAN_F13R2_FB25 CAN_F13R2_FB25_Msk FMC_PMEM_MEMHIZ2_0 (0x01U << FMC_PMEM_MEMHIZ2_Pos) __HAL_TIM_CLEAR_FLAG(__HANDLE__,__FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) FMC_PATT_ATTHOLD2_Msk (0xFFU << FMC_PATT_ATTHOLD2_Pos) FMC_BTR3_CLKDIV_1 (0x2U << FMC_BTR3_CLKDIV_Pos) RCC_PLLDIV_3 RCC_PLL_DIV3 GPIO_AFRH_AFRH0_1 GPIO_AFRH_AFSEL8_1 QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFU << QUADSPI_AR_ADDRESS_Pos) TIM_DIER_CC1DE_Msk (0x1U << TIM_DIER_CC1DE_Pos) CEC_ISR_RXACKE CEC_ISR_RXACKE_Msk USB_OTG_HCSPLT_HUBADDR_1 (0x02U << USB_OTG_HCSPLT_HUBADDR_Pos) ADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11 __ADC_ENABLE __HAL_ADC_ENABLE HAL_SD_ERROR_TX_UNDERRUN SDMMC_ERROR_TX_UNDERRUN SDIO_IT_DTIMEOUT SDIO_STA_DTIMEOUT GPIO_MODER_MODER10_0 (0x1U << GPIO_MODER_MODER10_Pos) FMC_BTR2_BUSTURN_2 (0x4U << FMC_BTR2_BUSTURN_Pos) USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1U << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) CAN_FFA1R_FFA23_Msk (0x1U << CAN_FFA1R_FFA23_Pos) EXTI_PR_PR4_Msk (0x1U << EXTI_PR_PR4_Pos) SPI_I2SCFGR_DATLEN_1 (0x2U << SPI_I2SCFGR_DATLEN_Pos) CAN_F9R2_FB20_Msk (0x1U << CAN_F9R2_FB20_Pos) SPI_CR1_CRCEN_Pos (13U) RTC_ALRMAR_WDSEL_Msk (0x1U << RTC_ALRMAR_WDSEL_Pos) RTC_CR_WUTIE RTC_CR_WUTIE_Msk FMPI2C_ISR_ADDR FMPI2C_ISR_ADDR_Msk __int_fast32_t_defined 1 __WINT_MIN__ 0U GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk TIM_DCR_DBL_Pos (8U) FMC_BWTR1_DATAST_6 (0x40U << FMC_BWTR1_DATAST_Pos) TIM_SMCR_ECE_Pos (14U) RTC_TR_SU_0 (0x1U << RTC_TR_SU_Pos) SPI_CR2_TXEIE_Msk (0x1U << SPI_CR2_TXEIE_Pos) __UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE CEC_CFGR_SFT CEC_CFGR_SFT_Msk GPIO_MODER_MODER15_Pos (30U) __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5 PWR_CSR_BRR PWR_CSR_BRR_Msk __CLZ __builtin_clz FMC_BCR3_FACCEN_Msk (0x1U << FMC_BCR3_FACCEN_Pos) CAN_F1R2_FB27_Msk (0x1U << CAN_F1R2_FB27_Pos) FMC_BWTR1_ADDHLD_3 (0x8U << FMC_BWTR1_ADDHLD_Pos) DBGMCU_CR_DBG_SLEEP_Pos (0U) __HAL_RCC_GPIOD_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); UNUSED(tmpreg); } while(0U) CAN_F1R1_FB10_Pos (10U) EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk DWT_CTRL_NOEXTTRIG_Pos 26U TIM_TRGO_OC1 ((TIM_CR2_MMS_1 | TIM_CR2_MMS_0)) EXTI_SWIER_SWIER6_Pos (6U) __HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__) do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0U) __nonnull(x) __attribute__((__nonnull__(x))) USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk FMC_PMEM_MEMHIZ2 FMC_PMEM_MEMHIZ2_Msk HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8b QUADSPI_CCR_INSTRUCTION_4 (0x10U << QUADSPI_CCR_INSTRUCTION_Pos) CAN_IT_ERROR_PASSIVE ((uint32_t)CAN_IER_EPVIE) IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || ((ENTRY) == PWR_STOPENTRY_WFE)) FMC_BCR4_MWID_0 (0x1U << FMC_BCR4_MWID_Pos) FMC_BWTR2_DATAST_Pos (8U) RCC_PLLSAICFGR_PLLSAIM_Pos (0U) FMC_BWTR3_BUSTURN FMC_BWTR3_BUSTURN_Msk MPU_REGION_SIZE_2KB ((uint8_t)0x0A) IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) || ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_NORMAL)) USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk __HAL_RCC_GET_SAI2_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SAI2SRC)) WWDG_CR_T2 WWDG_CR_T_2 USB_OTG_GRXSTSP_BCNT_Msk (0x7FFU << USB_OTG_GRXSTSP_BCNT_Pos) GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEED13_1 CAN_F2R1_FB13_Pos (13U) DMA_LISR_TCIF3_Msk (0x1U << DMA_LISR_TCIF3_Pos) FMC_BWTR4_ACCMOD_1 (0x2U << FMC_BWTR4_ACCMOD_Pos) USART3 ((USART_TypeDef *) USART3_BASE) CAN_F6R2_FB25_Msk (0x1U << CAN_F6R2_FB25_Pos) FMPI2C_ISR_TCR FMPI2C_ISR_TCR_Msk __HAL_RCC_QSPI_FORCE_RESET() (RCC->AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST)) OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1 CAN_F9R1_FB5_Pos (5U) WWDG_CFR_WDGTB_Msk (0x3U << WWDG_CFR_WDGTB_Pos) USB_OTG_DOEPINT_NYET_Pos (14U) GPIO_AFRH_AFSEL14_3 (0x8U << GPIO_AFRH_AFSEL14_Pos) GPIO_AFRH_AFRH2_1 GPIO_AFRH_AFSEL10_1 __HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIG SAI1_IRQn TIM_IT_BREAK (TIM_DIER_BIE) CAN_F8R1_FB7 CAN_F8R1_FB7_Msk CAN_F2R1_FB10_Msk (0x1U << CAN_F2R1_FB10_Pos) __GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLED CAN_F0R2_FB19_Pos (19U) GPIO_MODER_MODER15_1 (0x2U << GPIO_MODER_MODER15_Pos) SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) CAN_RDL0R_DATA3_Msk (0xFFU << CAN_RDL0R_DATA3_Pos) SYSCFG_EXTICR1_EXTI2_PC 0x0200U __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE DMA_SxCR_EN DMA_SxCR_EN_Msk FMPI2C_TIMINGR_SDADEL_Msk (0xFU << FMPI2C_TIMINGR_SDADEL_Pos) FMPI2C_TIMEOUTR_TIMOUTEN_Msk (0x1U << FMPI2C_TIMEOUTR_TIMOUTEN_Pos) PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON ((uint32_t)(PWR_CR_LPDS | PWR_CR_LPUDS)) __HAL_PWR_GET_FLAG(__FLAG__) ((PWR->CSR & (__FLAG__)) == (__FLAG__)) OB_RDP_LEVEL1 OB_RDP_LEVEL_1 RTC_CALR_CALP_Msk (0x1U << RTC_CALR_CALP_Pos) GPIO_ODR_OD2_Msk (0x1U << GPIO_ODR_OD2_Pos) FMC_BCR1_WREN FMC_BCR1_WREN_Msk TIM_CCMR1_OC1M_0 (0x1U << TIM_CCMR1_OC1M_Pos) CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) SDIO_RESP4_CARDSTATUS4 SDIO_RESP4_CARDSTATUS4_Msk RTC_TAFCR_TAMP1TRG RTC_TAFCR_TAMP1TRG_Msk USB_OTG_DIEPEACHMSK1_BIM_Pos (9U) FMC_PATT_ATTHOLD2_0 (0x01U << FMC_PATT_ATTHOLD2_Pos) _BSD_WCHAR_T_ RCC_DCKCFGR_I2S2SRC_0 (0x1U << RCC_DCKCFGR_I2S2SRC_Pos) __STDC_HOSTED__ 1 CAN_F12R2_FB15 CAN_F12R2_FB15_Msk CAN_TSR_LOW1_Msk (0x1U << CAN_TSR_LOW1_Pos) GPIO_MODER_MODER7_0 (0x1U << GPIO_MODER_MODER7_Pos) GPIO_MODE_OUTPUT_PP 0x00000001U CAN_FA1R_FACT24_Pos (24U) DBGMCU_CR_DBG_SLEEP_Msk (0x1U << DBGMCU_CR_DBG_SLEEP_Pos) DMA_HISR_DMEIF4_Pos (2U) __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE CAN_IER_LECIE_Msk (0x1U << CAN_IER_LECIE_Pos) __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE _howmany(x,y) (((x)+((y)-1))/(y)) DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk __ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLED I2C_SR2_GENCALL_Pos (4U) EXTI2_IRQn TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2 IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == UART4) || ((INSTANCE) == UART5) || ((INSTANCE) == USART6)) RTC_ALRMBR_ST_Msk (0x7U << RTC_ALRMBR_ST_Pos) USB_OTG_GUSBCFG_HNPCAP_Msk (0x1U << USB_OTG_GUSBCFG_HNPCAP_Pos) FMC_BWTR3_BUSTURN_Msk (0xFU << FMC_BWTR3_BUSTURN_Pos) FMC_PMEM_MEMHOLD2_0 (0x01U << FMC_PMEM_MEMHOLD2_Pos) USB_OTG_GUSBCFG_PHYSEL_Pos (6U) SDIO_DCTRL_SDIOEN_Msk (0x1U << SDIO_DCTRL_SDIOEN_Pos) GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk DAC_CR_TSEL1_0 (0x1U << DAC_CR_TSEL1_Pos) CAN_RDT0R_FMI_Msk (0xFFU << CAN_RDT0R_FMI_Pos) DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk CAN_F11R1_FB16 CAN_F11R1_FB16_Msk RTC_TR_MNU_2 (0x4U << RTC_TR_MNU_Pos) CAN_F2R2_FB29_Pos (29U) RCC_APB2LPENR_TIM8LPEN_Msk (0x1U << RCC_APB2LPENR_TIM8LPEN_Pos) RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk USB_OTG_HCCHAR_DAD_6 (0x40U << USB_OTG_HCCHAR_DAD_Pos) __HAL_RCC_CAN2_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST)) RTC_TAFCR_TAMP2TRG RTC_TAFCR_TAMP2TRG_Msk SPDIFRX_CR_WFA SPDIFRX_CR_WFA_Msk RCC_PLLI2SP_DIV8 0x00000008U QUADSPI_CCR_ADMODE_Msk (0x3U << QUADSPI_CCR_ADMODE_Pos) HAL_FLASH_ERROR_RD 0x00000001U CAN_F5R1_FB30_Pos (30U) CAN_FA1R_FACT18_Pos (18U) RTC_TAFCR_TAMP2E_Pos (3U) CAN_MSR_RX CAN_MSR_RX_Msk SDIO_IT_CCRCFAIL SDIO_STA_CCRCFAIL __HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCE GPIO_PUPDR_PUPD15_0 (0x1U << GPIO_PUPDR_PUPD15_Pos) DMA_LISR_HTIF3_Pos (26U) SDIO_STA_RXACT_Msk (0x1U << SDIO_STA_RXACT_Pos) SDMMC_CMD_HS_SEND_EXT_CSD ((uint8_t)8) SMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLE SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) DCMI_ESCR_LEC_Msk (0xFFU << DCMI_ESCR_LEC_Pos) DMA_FLAG_DMEIF1_5 0x00000100U TIM_FLAG_CC3 (TIM_SR_CC3IF) OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1 CAN_F2R2_FB17_Msk (0x1U << CAN_F2R2_FB17_Pos) USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk QUADSPI_CCR_INSTRUCTION_1 (0x02U << QUADSPI_CCR_INSTRUCTION_Pos) OB_PCROP_SECTOR_5 0x00000020U CAN_F4R1_FB13_Msk (0x1U << CAN_F4R1_FB13_Pos) GPIO_BRR_BR1_Pos (1U) CAN_F13R2_FB22_Msk (0x1U << CAN_F13R2_FB22_Pos) CAN_RI0R_RTR_Msk (0x1U << CAN_RI0R_RTR_Pos) USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk __DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLE EXTI_FTSR_TR4_Msk (0x1U << EXTI_FTSR_TR4_Pos) I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLE SYSCFG_EXTICR2_EXTI6_PD 0x0300U FMPI2C_OAR2_OA2EN FMPI2C_OAR2_OA2EN_Msk CAN_F7R1_FB17_Pos (17U) CAN_F11R2_FB0_Pos (0U) ADC_JSQR_JSQ3_Msk (0x1FU << ADC_JSQR_JSQ3_Pos) ADC_CDR_RDATA_SLV ADC_CDR_DATA2 RCC_APB1RSTR_WWDGRST_Pos (11U) RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSI SAI_xIMR_AFSDETIE_Msk (0x1U << SAI_xIMR_AFSDETIE_Pos) FMC_BWTR2_ADDHLD_2 (0x4U << FMC_BWTR2_ADDHLD_Pos) TIM_CLOCKSOURCE_INTERNAL (TIM_SMCR_ETPS_0) CAN_F7R2_FB11 CAN_F7R2_FB11_Msk __HAL_RCC_GPIOE_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET) FMC_SDTR2_TXSR_Msk (0xFU << FMC_SDTR2_TXSR_Pos) CAN_F12R2_FB30_Msk (0x1U << CAN_F12R2_FB30_Pos) CAN_F7R2_FB4_Pos (4U) CAN_F1R2_FB16 CAN_F1R2_FB16_Msk GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk __SACCUM_EPSILON__ 0x1P-7HK _HAVE_LONG_DOUBLE 1 RCC_CFGR_HPRE_0 (0x1U << RCC_CFGR_HPRE_Pos) CAN_F10R1_FB1 CAN_F10R1_FB1_Msk __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE CAN_F7R2_FB15_Msk (0x1U << CAN_F7R2_FB15_Pos) QUADSPI_SR_FTF_Msk (0x1U << QUADSPI_SR_FTF_Pos) TIM_CCMR2_OC4M_Pos (12U) CAN_FA1R_FACT1_Msk (0x1U << CAN_FA1R_FACT1_Pos) CAN_F9R1_FB11_Msk (0x1U << CAN_F9R1_FB11_Pos) __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK) CAN_F8R2_FB28 CAN_F8R2_FB28_Msk HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitor GPIO_AF5_SPI4 ((uint8_t)0x05) CAN_TSR_RQCP1_Msk (0x1U << CAN_TSR_RQCP1_Pos) RCC_APB1ENR_CAN1EN_Pos (25U) IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE) (((STATE) == TIM_AUTOMATICOUTPUT_ENABLE) || ((STATE) == TIM_AUTOMATICOUTPUT_DISABLE)) DBGMCU_CR_TRACE_IOEN_Msk (0x1U << DBGMCU_CR_TRACE_IOEN_Pos) RCC_CKGATENR_SPARE_CKEN_Pos (3U) CAN_F9R2_FB8_Msk (0x1U << CAN_F9R2_FB8_Pos) SPI_I2SCFGR_PCMSYNC_Msk (0x1U << SPI_I2SCFGR_PCMSYNC_Pos) __HAL_RCC_TIM13_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET) USART_BRR_DIV_Fraction_Pos (0U) SDIO_CMD_WAITRESP_Pos (6U) CAN_F13R1_FB26 CAN_F13R1_FB26_Msk FLASH_OPTCR_RDP_6 (0x40U << FLASH_OPTCR_RDP_Pos) __FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESET __STM32F4xx_HAL_VERSION_MAIN (0x01U) RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk CAN_F9R1_FB27_Pos (27U) DMA_HISR_TEIF6_Pos (19U) USB_OTG_DIEPTXF_INEPTXFD_Pos (16U) GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk SCB_SHCSR_MEMFAULTPENDED_Pos 13U PWR_STOPENTRY_WFI ((uint8_t)0x01) CAN_F4R1_FB30_Msk (0x1U << CAN_F4R1_FB30_Pos) CoreDebug_DHCSR_S_LOCKUP_Pos 19U CAN_F6R2_FB8_Pos (8U) RCC_PERIPHCLK_RTC 0x00000020U USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk CAN_IER_FFIE0_Pos (2U) CAN_TI0R_TXRQ_Msk (0x1U << CAN_TI0R_TXRQ_Pos) SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) I2C_CCR_FS_Pos (15U) SYSCFG_EXTICR3_EXTI10_Msk (0xFU << SYSCFG_EXTICR3_EXTI10_Pos) CAN_F11R1_FB8_Msk (0x1U << CAN_F11R1_FB8_Pos) RCC_IT_CSS ((uint8_t)0x80) __HAL_RCC_DMA1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); UNUSED(tmpreg); } while(0U) DCMI_IER_FRAME_IE_Msk (0x1U << DCMI_IER_FRAME_IE_Pos) FMC_BCR4_WREN_Pos (12U) __HAL_GET_FLAG __HAL_SYSCFG_GET_FLAG CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk GPIO_AFRH_AFRH6_0 GPIO_AFRH_AFSEL14_0 CAN_F1R1_FB31 CAN_F1R1_FB31_Msk __OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPD __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED ADC_SMPR2_SMP2_Pos (6U) CAN_F2R1_FB9 CAN_F2R1_FB9_Msk GPIO_OTYPER_OT2_Msk (0x1U << GPIO_OTYPER_OT2_Pos) CEC_CFGR_BRDNOGEN CEC_CFGR_BRDNOGEN_Msk QUADSPI_CR_FTHRES_2 (0x04U << QUADSPI_CR_FTHRES_Pos) __ARM_ARCH_PROFILE 77 RCC_CKGATENR_AHB2APB1_CKEN_Pos (0U) FLASH_SR_PGPERR_Msk (0x1U << FLASH_SR_PGPERR_Pos) __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17 DMA_SxCR_TEIE_Pos (2U) DWT_CTRL_NOCYCCNT_Pos 25U QUADSPI_CCR_ABSIZE_Msk (0x3U << QUADSPI_CCR_ABSIZE_Pos) RTC_ALRMBSSR_MASKSS_Pos (24U) SYSCFG_EXTICR2_EXTI6_PK 0x0A00U FMC_BWTR2_ADDSET_Msk (0xFU << FMC_BWTR2_ADDSET_Pos) RTC_TR_SU_Pos (0U) CEC_IER_RXACKEIE CEC_IER_RXACKEIE_Msk PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLING __HAL_PWR_UNDERDRIVE_ENABLE() (PWR->CR |= (uint32_t)PWR_CR_UDEN) RCC_CSR_IWDGRSTF_Pos (29U) FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTV RWMOD_BITNUMBER 0x0AU USB_OTG_DIEPMSK_TXFURM_Msk (0x1U << USB_OTG_DIEPMSK_TXFURM_Pos) CAN_F8R2_FB5_Msk (0x1U << CAN_F8R2_FB5_Pos) CAN_F8R1_FB29 CAN_F8R1_FB29_Msk SDIO_IT_RXFIFOE SDIO_STA_RXFIFOE TPI_DEVID_NRZVALID_Pos 11U SDIO_STA_TXFIFOE_Pos (18U) RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk ADC_SQR2_SQ9_Pos (10U) FMC_BTR2_ADDHLD_0 (0x1U << FMC_BTR2_ADDHLD_Pos) SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) __HAL_RCC_DMA2_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) == RESET) CAN_F9R2_FB18_Msk (0x1U << CAN_F9R2_FB18_Pos) SDIO_MASK_CMDACTIE_Msk (0x1U << SDIO_MASK_CMDACTIE_Pos) __HAL_RCC_SAI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI1RST)) CAN_F12R1_FB21 CAN_F12R1_FB21_Msk CAN_F8R2_FB13_Pos (13U) FLASH_SCALE3_LATENCY1_FREQ 30000000U RCC_DCKCFGR_PLLSAIDIVQ_0 (0x01U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) CAN_F6R2_FB20_Pos (20U) __USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE FMC_SDCR2_NR FMC_SDCR2_NR_Msk CAN_F11R1_FB11 CAN_F11R1_FB11_Msk SPDIFRX_IMR_SBLKIE SPDIFRX_IMR_SBLKIE_Msk DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT RCC_PLLSAIDIVR_4 0x00010000U CAN_F12R1_FB14_Pos (14U) RTC_TAFCR_ALARMOUTTYPE RTC_TAFCR_ALARMOUTTYPE_Msk TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk RCC_CKGATENR_RCC_CKEN_Pos (6U) FMC_PATT_ATTHIZ2_2 (0x04U << FMC_PATT_ATTHIZ2_Pos) SDIO_STA_CMDSENT SDIO_STA_CMDSENT_Msk __USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE CAN_F5R2_FB14 CAN_F5R2_FB14_Msk FMC_BWTR1_ADDSET_2 (0x4U << FMC_BWTR1_ADDSET_Pos) RTC_ISR_SHPF_Pos (3U) FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk __DEC32_MAX__ 9.999999E96DF GPIO_PUPDR_PUPD15_Msk (0x3U << GPIO_PUPDR_PUPD15_Pos) USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U) USB_OTG_DOEPINT_B2BSTUP_Msk (0x1U << USB_OTG_DOEPINT_B2BSTUP_Pos) CAN_F12R1_FB4 CAN_F12R1_FB4_Msk __SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET CAN_F13R2_FB26_Msk (0x1U << CAN_F13R2_FB26_Pos) SDIO_HARDWARE_FLOW_CONTROL_ENABLE SDIO_CLKCR_HWFC_EN CAN_F0R1_FB8_Pos (8U) RCC_PLLCFGR_PLLM_Pos (0U) DMA1_Stream2_BASE (DMA1_BASE + 0x040U) TIM1_BRK_TIM9_IRQn SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk RTC_ALRMAR_ST_Pos (4U) CAN_F6R2_FB24 CAN_F6R2_FB24_Msk I2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk EXTI_PR_PR3 EXTI_PR_PR3_Msk OTG_HS_IRQn CAN_F0R2_FB29 CAN_F0R2_FB29_Msk __MAIN_H__  DCMI_SR_HSYNC_Msk (0x1U << DCMI_SR_HSYNC_Pos) VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3 ADC_LTR_LT_Msk (0xFFFU << ADC_LTR_LT_Pos) CAN_F7R2_FB2_Msk (0x1U << CAN_F7R2_FB2_Pos) CAN_RDL1R_DATA0_Msk (0xFFU << CAN_RDL1R_DATA0_Pos) FMC_BCR4_EXTMOD_Pos (14U) CAN_F10R1_FB21_Msk (0x1U << CAN_F10R1_FB21_Pos) CAN_FM1R_FBM2_Msk (0x1U << CAN_FM1R_FBM2_Pos) SCB_SHCSR_BUSFAULTACT_Pos 1U CAN_F8R2_FB30_Pos (30U) CAN_F13R1_FB13_Msk (0x1U << CAN_F13R1_FB13_Pos) FMC_BTR4_DATLAT_Msk (0xFU << FMC_BTR4_DATLAT_Pos) CAN_F5R1_FB8 CAN_F5R1_FB8_Msk RTC_CR_COSEL_Pos (19U) CAN_F3R2_FB8_Msk (0x1U << CAN_F3R2_FB8_Pos) USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk GPIO_BSRR_BS0_Msk (0x1U << GPIO_BSRR_BS0_Pos) __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk UART_IT_ERR ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_EIE)) DCTRL_SDIOEN_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32U) + (SDIOEN_BITNUMBER * 4U)) USB_OTG_GINTSTS_USBSUSP_Msk (0x1U << USB_OTG_GINTSTS_USBSUSP_Pos) USART_CR1_M_Msk (0x1U << USART_CR1_M_Pos) RCC_AHB3LPENR_QSPILPEN RCC_AHB3LPENR_QSPILPEN_Msk FMC_SDTR1_TRC FMC_SDTR1_TRC_Msk USB_OTG_GINTSTS_WKUINT_Msk (0x1U << USB_OTG_GINTSTS_WKUINT_Pos) USB_OTG_DOEPCTL_NAKSTS_Msk (0x1U << USB_OTG_DOEPCTL_NAKSTS_Pos) __TA_IBIT__ 64 QUADSPI_FCR_CSMF_Msk (0x1U << QUADSPI_FCR_CSMF_Pos) CAN_F5R1_FB20_Msk (0x1U << CAN_F5R1_FB20_Pos) __sclearerr(p) ((void)((p)->_flags &= ~(__SERR|__SEOF))) CAN_F6R1_FB13 CAN_F6R1_FB13_Msk SysTick_CTRL_CLKSOURCE_Pos 2U DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk CAN_F7R1_FB5 CAN_F7R1_FB5_Msk I2C_SR1_RXNE I2C_SR1_RXNE_Msk FLASH_ACR_LATENCY_0WS 0x00000000U TIM_PSC_PSC_Pos (0U) FMC_BCR1_MTYP_0 (0x1U << FMC_BCR1_MTYP_Pos) FMC_BCR2_WAITPOL_Msk (0x1U << FMC_BCR2_WAITPOL_Pos) CAN_TDL2R_DATA2_Pos (16U) USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk RTC_TSDR_MT RTC_TSDR_MT_Msk ADC_JSQR_JSQ3_2 (0x04U << ADC_JSQR_JSQ3_Pos) TIM_PSC_PSC TIM_PSC_PSC_Msk RCC_CR_BYTE2_ADDRESS 0x40023802U USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U) CAN_F2R2_FB15 CAN_F2R2_FB15_Msk CAN_F1R2_FB27 CAN_F1R2_FB27_Msk QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk _is_cxa ADC_CSR_JEOC2_Msk (0x1U << ADC_CSR_JEOC2_Pos) RCC_APB2RSTR_USART1RST_Msk (0x1U << RCC_APB2RSTR_USART1RST_Pos) DAC_CR_TEN2_Msk (0x1U << DAC_CR_TEN2_Pos) __HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CR CAN_F6R2_FB22_Msk (0x1U << CAN_F6R2_FB22_Pos) SYSCFG_EXTICR4_EXTI15_PI 0x8000U CAN_F11R2_FB6 CAN_F11R2_FB6_Msk RTC_ALRMBR_DU_2 (0x4U << RTC_ALRMBR_DU_Pos) TIM_DMA_UPDATE (TIM_DIER_UDE) CAN_F11R1_FB1_Pos (1U) IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST)) ADC_SMPR2_SMP6_0 (0x1U << ADC_SMPR2_SMP6_Pos) ADC_SMPR1_SMP12_0 (0x1U << ADC_SMPR1_SMP12_Pos) CAN_F2R1_FB30_Pos (30U) __UINT_LEAST32_TYPE__ long unsigned int EXTI_FTSR_TR15_Msk (0x1U << EXTI_FTSR_TR15_Pos) __int_fast64_t_defined 1 PHY_RESET ((uint16_t)0x8000U) CAN_F8R1_FB5 CAN_F8R1_FB5_Msk CAN_F13R2_FB10_Pos (10U) RCC_CIR_LSERDYIE_Msk (0x1U << RCC_CIR_LSERDYIE_Pos) CAN_F7R1_FB5_Pos (5U) CAN_FS1R_FSC6_Pos (6U) CAN_MCR_RFLM_Msk (0x1U << CAN_MCR_RFLM_Pos) FMPI2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFU << FMPI2C_TIMEOUTR_TIMEOUTB_Pos) CAN_F2R2_FB5_Msk (0x1U << CAN_F2R2_FB5_Pos) RCC_DCKCFGR2_SDIOSEL_Msk (0x1U << RCC_DCKCFGR2_SDIOSEL_Pos) __timer_t_defined  UART_FLAG_FE ((uint32_t)USART_SR_FE) CAN_F9R1_FB12_Msk (0x1U << CAN_F9R1_FB12_Pos) __ULFRACT_IBIT__ 0 CAN_F2R1_FB25_Msk (0x1U << CAN_F2R1_FB25_Pos) CAN_FS1R_FSC12_Msk (0x1U << CAN_FS1R_FSC12_Pos) EXTI_SWIER_SWIER18_Msk (0x1U << EXTI_SWIER_SWIER18_Pos) __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : __HAL_COMP_COMP2_EXTI_GET_FLAG()) FMC_BTR3_ACCMOD_0 (0x1U << FMC_BTR3_ACCMOD_Pos) DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk EXTI_RTSR_TR19_Pos (19U) ADC_JSQR_JSQ4_Pos (15U) CAN_TSR_TERR2_Msk (0x1U << CAN_TSR_TERR2_Pos) __HAL_RCC_WWDG_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_WWDGLPEN)) __HAL_RCC_GPIOA_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOAEN)) == RESET) HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1 DCTRL_CLEAR_MASK ((uint32_t)(SDIO_DCTRL_DTEN | SDIO_DCTRL_DTDIR | SDIO_DCTRL_DTMODE | SDIO_DCTRL_DBLOCKSIZE)) RCC_CIR_CSSF_Msk (0x1U << RCC_CIR_CSSF_Pos) __SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESET SYSCFG_FLAG_RC48 RCC_FLAG_HSI48 RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk CAN_F12R1_FB21_Msk (0x1U << CAN_F12R1_FB21_Pos) CAN_F2R1_FB24_Pos (24U) __HAL_RCC_SPI2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET) RTC_BKP7R_Pos (0U) USB_OTG_DSTS_ENUMSPD_0 (0x1U << USB_OTG_DSTS_ENUMSPD_Pos) __UQQ_FBIT__ 8 CAN_F12R1_FB28_Msk (0x1U << CAN_F12R1_FB28_Pos) CAN_F2R1_FB30 CAN_F2R1_FB30_Msk USB_OTG_GUSBCFG_PCCI_Pos (23U) FLASH_SR_SOP FLASH_SR_SOP_Msk CAN_F5R2_FB27_Msk (0x1U << CAN_F5R2_FB27_Pos) TIM_CCx_DISABLE 0x00000000U CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk __LDBL_DECIMAL_DIG__ 17 CAN_F7R1_FB23_Msk (0x1U << CAN_F7R1_FB23_Pos) __HAL_RCC_DAC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN); UNUSED(tmpreg); } while(0U) RCC_PLLCFGR_PLLP_Msk (0x3U << RCC_PLLCFGR_PLLP_Pos) USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFU << USB_OTG_GLPMCFG_LPMCHIDX_Pos) USB_OTG_GINTSTS_OEPINT_Msk (0x1U << USB_OTG_GINTSTS_OEPINT_Pos) ADC_CR1_EOCIE_Msk (0x1U << ADC_CR1_EOCIE_Pos) TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) __DOTS , ... SDIO_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFU << SDIO_RESP2_CARDSTATUS2_Pos) __ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED __GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLED COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6 GPIO_BSRR_BR_1 GPIO_BSRR_BR1 GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPD15 SYSCFG_PMC_ADC2DC2_Pos (17U) CAN_F1R2_FB2_Msk (0x1U << CAN_F1R2_FB2_Pos) __section(x) __attribute__((__section__(x))) CAN_F2R1_FB18_Pos (18U) __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE ADC_SQR2_SQ9_1 (0x02U << ADC_SQR2_SQ9_Pos) SYSCFG_EXTICR1_EXTI0_PD 0x0003U SDIO_DATABLOCK_SIZE_64B (SDIO_DCTRL_DBLOCKSIZE_1|SDIO_DCTRL_DBLOCKSIZE_2) EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk DMA_HISR_DMEIF7_Msk (0x1U << DMA_HISR_DMEIF7_Pos) __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE TIM12 ((TIM_TypeDef *) TIM12_BASE) __TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLE DMA_SxCR_DMEIE_Pos (1U) QUADSPI_PSMAR_MATCH_Pos (0U) GPIO_MODER_MODE11_Pos (22U) __HAL_RCC_TIM2_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN); UNUSED(tmpreg); } while(0U) USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U) GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_FMPI2C1EN)) xPSR_GE_Pos 16U CAN_F1R2_FB10_Pos (10U) _RAND48_ADD (0x000b) USB_OTG_DSTS_SUSPSTS_Msk (0x1U << USB_OTG_DSTS_SUSPSTS_Pos) CAN_RI0R_RTR CAN_RI0R_RTR_Msk __dead2 __attribute__((__noreturn__)) DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk USART_CR1_PS_Pos (9U) SDIO_MASK_CTIMEOUTIE_Pos (2U) CAN_F7R2_FB30_Pos (30U) DMA_LISR_DMEIF0_Pos (2U) SDMMC_CMD_SEND_OP_COND ((uint8_t)1) QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk GPIO_BSRR_BR_5 GPIO_BSRR_BR5 DMA_SxCR_ACK_Pos (20U) FMC_BWTR1_DATAST_7 (0x80U << FMC_BWTR1_DATAST_Pos) SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) CAN_F13R2_FB9 CAN_F13R2_FB9_Msk __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE CAN_F9R2_FB6 CAN_F9R2_FB6_Msk CAN_FFA1R_FFA26_Pos (26U) USARTNACK_DISABLED USART_NACK_DISABLE RTC_ALRMBSSR_MASKSS_3 (0x8U << RTC_ALRMBSSR_MASKSS_Pos) ADC_SQR3_SQ1_Pos (0U) TIM_OR_TI1_RMP_Pos (0U) FMC_BCR3_WAITEN FMC_BCR3_WAITEN_Msk CAN_F4R1_FB28_Pos (28U) RCC_APB1ENR_TIM14EN_Msk (0x1U << RCC_APB1ENR_TIM14EN_Pos) CAN_F3R2_FB3_Pos (3U) GPIO_ODR_OD14_Msk (0x1U << GPIO_ODR_OD14_Pos) TIM_EventSource_COM TIM_EVENTSOURCE_COM __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__) do{ SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE; } while(0U) CAN_FFA1R_FFA19_Pos (19U) GPIO_ODR_OD12_Pos (12U) __ATOMIC_RELAXED 0 TPI_DEVTYPE_SubType_Pos 0U USB_OTG_DOEPINT_NYET_Msk (0x1U << USB_OTG_DOEPINT_NYET_Pos) RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk GPIO_BSRR_BR2_Pos (18U) __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET FMPI2C_CR2_NACK FMPI2C_CR2_NACK_Msk RCC_APB1RSTR_CECRST RCC_APB1RSTR_CECRST_Msk SYSCFG_EXTICR1_EXTI2_Pos (8U) GPIO_AFRL_AFSEL7_0 (0x1U << GPIO_AFRL_AFSEL7_Pos) ADC_SQR3_SQ6_1 (0x02U << ADC_SQR3_SQ6_Pos) FMC_PATT_ATTWAIT2_Pos (8U) CAN_F3R2_FB20_Pos (20U) UART_LINBREAKDETECTLENGTH_11B 0x00000020U CAN_F3R1_FB15_Msk (0x1U << CAN_F3R1_FB15_Pos) EXTI_FTSR_TR11_Msk (0x1U << EXTI_FTSR_TR11_Pos) CAN_F3R2_FB25_Pos (25U) USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk CAN_F11R1_FB1_Msk (0x1U << CAN_F11R1_FB1_Pos) SYSCFG_EXTICR1_EXTI3_PI 0x8000U __HAL_RCC_SPI4_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST)) DCMI_MIS_FRAME_MIS_Pos (0U) SDIO_CLOCK_EDGE_RISING 0x00000000U CAN_F8R2_FB8 CAN_F8R2_FB8_Msk USB_OTG_GOTGINT_SEDET_Msk (0x1U << USB_OTG_GOTGINT_SEDET_Pos) _PTRDIFF_T_DECLARED  CAN_F7R1_FB12 CAN_F7R1_FB12_Msk RCC_PLLSAICFGR_PLLSAIQ_2 (0x4U << RCC_PLLSAICFGR_PLLSAIQ_Pos) CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) CAN_F1R1_FB17 CAN_F1R1_FB17_Msk FMC_BWTR2_DATAST_0 (0x01U << FMC_BWTR2_DATAST_Pos) CAN_BTR_TS2_Pos (20U) __ORDER_LITTLE_ENDIAN__ 1234 RTC_ISR_WUTF RTC_ISR_WUTF_Msk CEC_CFGR_BRDNOGEN_Pos (7U) RCC_AHB1ENR_OTGHSEN RCC_AHB1ENR_OTGHSEN_Msk _SYS__PTHREADTYPES_H_  __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE PWR_PVD_MODE_IT_RISING 0x00010001U _PTHREAD_MUTEX_INITIALIZER ((pthread_mutex_t) 0xFFFFFFFF) CR_PLLON_BB RCC_CR_PLLON_BB __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE SD_CONTEXT_IT 0x00000008U CAN_F3R2_FB14_Pos (14U) CAN_F8R1_FB13_Msk (0x1U << CAN_F8R1_FB13_Pos) DCMI_CR_CAPTURE_Msk (0x1U << DCMI_CR_CAPTURE_Pos) PWR_CR_PLS_0 (0x1U << PWR_CR_PLS_Pos) _REENT_MP_RESULT_K(ptr) ((ptr)->_result_k) USB_OTG_FS_MAX_OUT_ENDPOINTS 5U IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(SELECTION) (((SELECTION) == TIM_TS_ITR0) || ((SELECTION) == TIM_TS_ITR1) || ((SELECTION) == TIM_TS_ITR2) || ((SELECTION) == TIM_TS_ITR3) || ((SELECTION) == TIM_TS_NONE)) ITM_TCR_SWOENA_Pos 4U FMC_BCR4_BURSTEN_Pos (8U) FMC_PMEM_MEMHOLD2 FMC_PMEM_MEMHOLD2_Msk FMC_BCR1_EXTMOD_Pos (14U) __tm_wday __HAL_DBGMCU_UNFREEZE_TIM3() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM3_STOP)) IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS)) I2C_SR2_SMBHOST_Msk (0x1U << I2C_SR2_SMBHOST_Pos) TIM_IT_COM (TIM_DIER_COMIE) CAN_F5R2_FB30_Pos (30U) TIM_SMCR_TS_0 (0x1U << TIM_SMCR_TS_Pos) RCC_APB1LPENR_USART2LPEN_Msk (0x1U << RCC_APB1LPENR_USART2LPEN_Pos) TIM_DMABase_CCR2 TIM_DMABASE_CCR2 unsigned SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk CAN_F13R2_FB17 CAN_F13R2_FB17_Msk __FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESET CAN_F6R2_FB31 CAN_F6R2_FB31_Msk SCB_SHCSR_BUSFAULTPENDED_Pos 14U EXTI_IMR_MR21_Pos (21U) HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilter RCC_APB1LPENR_CECLPEN RCC_APB1LPENR_CECLPEN_Msk CAN_F12R1_FB4_Msk (0x1U << CAN_F12R1_FB4_Pos) MPU_TEX_LEVEL1 ((uint8_t)0x01) FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk ADC_SQR2_SQ10_Pos (15U) DBGMCU_CR_TRACE_MODE_Pos (6U) GPIO_AF2_LPTIM GPIO_AF2_LPTIM1 UART_FLAG_TC ((uint32_t)USART_SR_TC) I2C_SR1_PECERR_Msk (0x1U << I2C_SR1_PECERR_Pos) I2C_OAR1_ADD1_Pos (1U) __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE GPIO_BSRR_BR2_Msk (0x1U << GPIO_BSRR_BR2_Pos) __SRD 0x0004 USB_OTG_HCINTMSK_NAKM_Pos (4U) __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk TIM_EGR_CC3G_Msk (0x1U << TIM_EGR_CC3G_Pos) EXTI_EMR_MR9 EXTI_EMR_MR9_Msk RCC_APB2RSTR_SAI2RST_Pos (23U) __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTER GPIO_ODR_OD9_Pos (9U) CAN_F5R2_FB24_Pos (24U) __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET) I2C_SR1_ADD10_Msk (0x1U << I2C_SR1_ADD10_Pos) __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC CAN_F10R2_FB18 CAN_F10R2_FB18_Msk __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE __ACCUM_EPSILON__ 0x1P-15K UINT16_MAX (__UINT16_MAX__) CAN_F11R1_FB18_Pos (18U) CAN_TDL1R_DATA0_Pos (0U) TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk TIM_OCMODE_ACTIVE (TIM_CCMR1_OC1M_0) __CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE DMA_SxCR_MSIZE_Msk (0x3U << DMA_SxCR_MSIZE_Pos) RCC_APB1RSTR_USART2RST_Msk (0x1U << RCC_APB1RSTR_USART2RST_Pos) CAN_F0R1_FB17_Pos (17U) GPIO_ODR_OD1_Pos (1U) RTC_ALRMAR_HU_1 (0x2U << RTC_ALRMAR_HU_Pos) FMC_SDCR2_CAS FMC_SDCR2_CAS_Msk DAC_CR_WAVE2_0 (0x1U << DAC_CR_WAVE2_Pos) RCC_CFGR_HPRE_Msk (0xFU << RCC_CFGR_HPRE_Pos) DCMI_IER_ERR_IE_Pos (2U) TIM_CCMR2_OC4CE_Pos (15U) DMA_LISR_FEIF1_Pos (6U) CAN_F10R1_FB5_Pos (5U) USB_OTG_DCFG_DSPD_Pos (0U) SPI_CR1_SSI_Pos (8U) CEC_ISR_RXEND CEC_ISR_RXEND_Msk __TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLE RCC_AHB1RSTR_GPIOHRST_Msk (0x1U << RCC_AHB1RSTR_GPIOHRST_Pos) RTC_TAFCR_TAMP1E_Msk (0x1U << RTC_TAFCR_TAMP1E_Pos) TIM_CNT_CNT_Pos (0U) RTC_CR_BYPSHAD_Msk (0x1U << RTC_CR_BYPSHAD_Pos) HSI_VALUE ((uint32_t)16000000U) __ARM_FEATURE_QBIT 1 EXTI_FTSR_TR0_Pos (0U) CAN_F5R1_FB6 CAN_F5R1_FB6_Msk EXTI_RTSR_TR15_Msk (0x1U << EXTI_RTSR_TR15_Pos) PWR_CR_LPLVDS_Pos (10U) USB_OTG_GUSBCFG_TOCAL_2 (0x4U << USB_OTG_GUSBCFG_TOCAL_Pos) __LDBL_MIN_10_EXP__ (-307) FMC_PATT_ATTWAIT2_6 (0x40U << FMC_PATT_ATTWAIT2_Pos) FPU_FPDSCR_RMode_Pos 22U SYSCFG_PMC_ADC2DC2_Msk (0x1U << SYSCFG_PMC_ADC2DC2_Pos) DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk FMC_BCR1_EXTMOD FMC_BCR1_EXTMOD_Msk FMC_SDCMR_CTB2 FMC_SDCMR_CTB2_Msk USB_OTG_PCGCR_STPPCLK_Pos (0U) USB_OTG_HS_HOST_MAX_CHANNEL_NBR 16U DMA1_Stream2_IRQn CAN_F4R1_FB8_Msk (0x1U << CAN_F4R1_FB8_Pos) RCC_CIR_PLLI2SRDYC_Pos (21U) EXTI_IMR_IM9 EXTI_IMR_MR9 RCC_APB1RSTR_UART4RST_Pos (19U) RTC_ALRMBR_WDSEL_Pos (30U) __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART2LPEN)) TIM_CCMR2_CC4S_0 (0x1U << TIM_CCMR2_CC4S_Pos) HAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOC __HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAIT CAN_F12R2_FB12_Msk (0x1U << CAN_F12R2_FB12_Pos) FMC_BCR3_EXTMOD_Msk (0x1U << FMC_BCR3_EXTMOD_Pos) RTC_ALRMAR_DU_1 (0x2U << RTC_ALRMAR_DU_Pos) PWR_REGULATOR_VOLTAGE_SCALE1 PWR_CR_VOS CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk RCC_RTCCLKSOURCE_HSE_DIV14 0x000E0300U CEC_CFGR_LBPEGEN CEC_CFGR_LBPEGEN_Msk USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk CAN_F6R1_FB25 CAN_F6R1_FB25_Msk USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk SDMMC_HIGH_CAPACITY 0x40000000U SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) CAN_F13R1_FB9_Pos (9U) NVIC_STIR_INTID_Msk (0x1FFUL ) I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLE SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk CEC_ISR_BRE_Msk (0x1U << CEC_ISR_BRE_Pos) SPI4_IRQn WWDG_CR_WDGA_Pos (7U) DAC_SR_DMAUDR1_Pos (13U) I2C_CR1_ALERT_Pos (13U) RCC_PLLI2SCFGR_PLLI2SN_5 (0x020U << RCC_PLLI2SCFGR_PLLI2SN_Pos) GPIO_ODR_ODR_4 GPIO_ODR_OD4 GPIO_IDR_ID10_Msk (0x1U << GPIO_IDR_ID10_Pos) __HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOAD RCC_AHB1LPENR_GPIOELPEN_Pos (4U) CAN_F11R1_FB5 CAN_F11R1_FB5_Msk FMC_PMEM_MEMSET2_5 (0x20U << FMC_PMEM_MEMSET2_Pos) CAN_F9R1_FB17_Msk (0x1U << CAN_F9R1_FB17_Pos) UART_IT_IDLE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_IDLEIE)) __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE GPIO_MODER_MODER2_Msk (0x3U << GPIO_MODER_MODER2_Pos) TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_1) CAN_F7R2_FB28_Pos (28U) GPIO_OSPEEDR_OSPEED3_0 (0x1U << GPIO_OSPEEDR_OSPEED3_Pos) RTC_TR_MNT_2 (0x4U << RTC_TR_MNT_Pos) TIM5_IRQn IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLE PWR_PVDLEVEL_2 PWR_CR_PLS_LEV2 TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORD GPIO_AF2_TIM5 ((uint8_t)0x02) TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE GPIO_PUPDR_PUPD6_0 (0x1U << GPIO_PUPDR_PUPD6_Pos) IS_UART_LIN_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16)) RTC_ALRMAR_MNU_2 (0x4U << RTC_ALRMAR_MNU_Pos) SYSCFG_EXTICR4_EXTI14_PB 0x0100U SPDIFRX_DIR_THI_Pos (0U) TIM_DMABase_PSC TIM_DMABASE_PSC EXTI_RTSR_TR20_Msk (0x1U << EXTI_RTSR_TR20_Pos) RCC_RTCCLKSOURCE_HSE_DIV4 0x00040300U RTC_ALRMBR_HT_0 (0x1U << RTC_ALRMBR_HT_Pos) TIM_CLOCKSOURCE_ETRMODE1 (TIM_SMCR_TS) TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)) __GCC_ATOMIC_SHORT_LOCK_FREE 2 CAN_F7R1_FB1 CAN_F7R1_FB1_Msk EXTI_IMR_MR13_Msk (0x1U << EXTI_IMR_MR13_Pos) SAI_xIMR_OVRUDRIE_Msk (0x1U << SAI_xIMR_OVRUDRIE_Pos) QUADSPI_CCR_INSTRUCTION_Msk (0xFFU << QUADSPI_CCR_INSTRUCTION_Pos) RCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk RCC_CFGR_SWS_PLL 0x00000008U CAN_F1R2_FB17_Pos (17U) CAN_F6R2_FB1 CAN_F6R2_FB1_Msk CAN_F10R2_FB21_Pos (21U) CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) RCC_PLLI2SCFGR_PLLI2SQ_0 (0x1U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) EXTI_SWIER_SWIER12_Msk (0x1U << EXTI_SWIER_SWIER12_Pos) RTC_CR_ALRAE_Pos (8U) _REENT_WCTOMB_STATE(ptr) ((ptr)->_new._reent._wctomb_state) SPI_CR1_CPHA_Pos (0U) FMC_BTR3_DATLAT_Pos (24U) CAN_F11R1_FB29 CAN_F11R1_FB29_Msk DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk __HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__) USB_OTG_DAINT_IEPINT_Pos (0U) USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk __USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLED FPU_MVFR0_FP_rounding_modes_Pos 28U _REENT_CHECK_TM(ptr)  FLASH_FLAG_OPERR FLASH_SR_SOP __STM32F4xx_HAL_RCC_EX_H  DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk SDIO_IT_TXACT SDIO_STA_TXACT SAI_xIMR_WCKCFGIE_Msk (0x1U << SAI_xIMR_WCKCFGIE_Pos) __HAL_RCC_ADC1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) == RESET) CAN_RDH0R_DATA7_Msk (0xFFU << CAN_RDH0R_DATA7_Pos) __signed signed DCMI_MIS_LINE_MIS_Msk (0x1U << DCMI_MIS_LINE_MIS_Pos) IS_SDIO_WAIT(WAIT) (((WAIT) == SDIO_WAIT_NO) || ((WAIT) == SDIO_WAIT_IT) || ((WAIT) == SDIO_WAIT_PEND)) SPI_SR_OVR_Msk (0x1U << SPI_SR_OVR_Pos) SPI_TXCRCR_TXCRC_Msk (0xFFFFU << SPI_TXCRCR_TXCRC_Pos) RCC_I2SAPB1CLKSOURCE_EXT ((uint32_t)RCC_DCKCFGR_I2S1SRC_0) USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFU << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) __ntohl(_x) __bswap32(_x) DCTRL_RWSTART_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32U) + (RWSTART_BITNUMBER * 4U)) _ATEXIT_INIT {_NULL, 0, {_NULL}, {{_NULL}, {_NULL}, 0, 0}} CAN_F1R1_FB28_Pos (28U) __SDIO_STOP_READWAIT_ENABLE(__INSTANCE__) (*(__IO uint32_t *) DCTRL_RWSTOP_BB = ENABLE) __HAL_RCC_DMA1_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA1EN)) FMC_BCR1_CBURSTRW_Msk (0x1U << FMC_BCR1_CBURSTRW_Pos) __HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG DMA2_Stream4_IRQn ADC_CR2_ALIGN_Msk (0x1U << ADC_CR2_ALIGN_Pos) TIM_ICSELECTION_INDIRECTTI (TIM_CCMR1_CC1S_1) GPIO_MODER_MODE7_Pos (14U) FLASH_SCALE2_LATENCY2_FREQ 60000000U __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLE RCC_APB1LPENR_DACLPEN_Pos (29U) PWR_CR_LPDS_Pos (0U) DAC_SWTRIGR_SWTRIG1_Msk (0x1U << DAC_SWTRIGR_SWTRIG1_Pos) _POSIX_C_SOURCE 200809L HAL_DCMI_DisableCROP HAL_DCMI_DisableCrop FLASH_CR_SNB_0 (0x01U << FLASH_CR_SNB_Pos) CONTROL_nPRIV_Pos 0U __CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLED GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk CAN_F7R2_FB30 CAN_F7R2_FB30_Msk CAN_F10R2_FB7 CAN_F10R2_FB7_Msk IS_NBSECTORS IS_FLASH_NBSECTORS RTC_TSTR_SU_0 (0x1U << RTC_TSTR_SU_Pos) CAN_F12R2_FB31_Pos (31U) FLASH_SR_RDERR_Msk (0x1U << FLASH_SR_RDERR_Pos) GPIO_SPEED_FAST GPIO_SPEED_FREQ_HIGH SPDIFRX_IMR_CSRNEIE SPDIFRX_IMR_CSRNEIE_Msk GPIO_IDR_IDR_15 GPIO_IDR_ID15 CAN_F6R1_FB24 CAN_F6R1_FB24_Msk getchar_unlocked() _getchar_unlocked() IS_SDIO_READWAIT_MODE(MODE) (((MODE) == SDIO_READ_WAIT_MODE_CLK) || ((MODE) == SDIO_READ_WAIT_MODE_DATA2)) GPIO_MODER_MODER11_Pos (22U) SPI_CR1_CPOL_Pos (1U) GPIO_LCKR_LCK4_Pos (4U) SDMMC_OCR_ADDR_MISALIGNED 0x40000000U IS_RCC_SPDIFRXCLKSOURCE(SOURCE) (((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLR) || ((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLI2SP)) FLASH_OPTCR1_nWRP FLASH_OPTCR1_nWRP_Msk CAN_FM1R_FBM20 CAN_FM1R_FBM20_Msk DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk CAN_TSR_RQCP1_Pos (8U) PHY_ISOLATE ((uint16_t)0x0400U) CAN_F10R1_FB24 CAN_F10R1_FB24_Msk FLASH_ERROR_ERS HAL_FLASH_ERROR_ERS SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) USB_OTG_DOEPCTL_USBAEP_Msk (0x1U << USB_OTG_DOEPCTL_USBAEP_Pos) CAN_F11R1_FB14_Msk (0x1U << CAN_F11R1_FB14_Pos) CAN_F10R1_FB10_Pos (10U) __sdidinit SYSCFG_EXTICR4_EXTI14_PF 0x0500U TIM_DIER_BIE_Msk (0x1U << TIM_DIER_BIE_Pos) RCC_PLLSAICFGR_PLLSAIQ_Msk (0xFU << RCC_PLLSAICFGR_PLLSAIQ_Pos) CAN_F13R1_FB18 CAN_F13R1_FB18_Msk CAN_F6R1_FB25_Msk (0x1U << CAN_F6R1_FB25_Pos) GPIO_OTYPER_OT7_Pos (7U) APB2RSTR USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1U << USB_OTG_GLPMCFG_L1RSMOK_Pos) ADC_SQR3_SQ1_0 (0x01U << ADC_SQR3_SQ1_Pos) SDIO_DCTRL_DTMODE_Msk (0x1U << SDIO_DCTRL_DTMODE_Pos) CAN_F13R2_FB30 CAN_F13R2_FB30_Msk CAN_F0R2_FB14_Pos (14U) RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk CAN_F12R2_FB25_Pos (25U) EXTI_IMR_IM19 EXTI_IMR_MR19 RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk SYSCFG_EXTICR2_EXTI5_PK 0x00A0U __SYS_CONFIG_H__  __HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUS DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) RCC_DCKCFGR_PLLI2SDIVQ_0 (0x01U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) CAN_F12R1_FB1_Pos (1U) TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORD RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk RCC_DCKCFGR_PLLSAIDIVQ_2 (0x04U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk HAL_SD_ERROR_REQUEST_NOT_APPLICABLE SDMMC_ERROR_REQUEST_NOT_APPLICABLE __HAL_RCC_TIM14_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET) SYSCFG_EXTICR2_EXTI7_Pos (12U) RTC_DR_DU_3 (0x8U << RTC_DR_DU_Pos) ITM_TCR_TSPrescale_Pos 8U CAN_F8R1_FB5_Pos (5U) CAN_F3R2_FB21 CAN_F3R2_FB21_Msk FMPI2C_CR1_NACKIE_Pos (4U) AHB3RSTR CAN_FFA1R_FFA14 CAN_FFA1R_FFA14_Msk SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk HAL_SD_CardCSDTypedef HAL_SD_CardCSDTypeDef UINT_LEAST32_MAX (__UINT_LEAST32_MAX__) __GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLED _mblen_state CAN_ESR_EPVF CAN_ESR_EPVF_Msk GPIO_IDR_IDR_5 GPIO_IDR_ID5 FMC_BCR4_CBURSTRW FMC_BCR4_CBURSTRW_Msk DCKCFGR __int_fast8_t_defined 1 CAN_TX_MAILBOX1 (0x00000002U) SAI_xCLRFR_CCNRDY_Msk (0x1U << SAI_xCLRFR_CCNRDY_Pos) CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk I2C_SR1_AF I2C_SR1_AF_Msk DMA_LISR_TCIF2_Pos (21U) I2C_CR1_PEC_Pos (12U) __HAL_ADC_JSQR ADC_JSQR MPU_RNR_REGION_Pos 0U _mbstate FMC_BTR1_DATAST_Msk (0xFFU << FMC_BTR1_DATAST_Pos) __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE GPIO_PIN_3 ((uint16_t)0x0008) __WINT_WIDTH__ 32 USART_SR_IDLE_Pos (4U) CAN_F12R1_FB13 CAN_F12R1_FB13_Msk GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEED2 SYSCFG_EXTICR1_EXTI2_PB 0x0100U CAN_F5R1_FB8_Msk (0x1U << CAN_F5R1_FB8_Pos) CAN_F11R2_FB9_Pos (9U) SPI_CR1_BIDIMODE_Msk (0x1U << SPI_CR1_BIDIMODE_Pos) __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE CAN_FA1R_FACT13_Pos (13U) SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk SDIO_CMD_WAITPEND_Msk (0x1U << SDIO_CMD_WAITPEND_Pos) RCC_AHB2LPENR_DCMILPEN_Pos (0U) DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) CAN_F2R1_FB3 CAN_F2R1_FB3_Msk EXTI_EMR_MR22_Msk (0x1U << EXTI_EMR_MR22_Pos) ADC ADC123_COMMON __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE __ARM_FEATURE_FMA 1 USB_OTG_DIEPCTL_EPENA_Msk (0x1U << USB_OTG_DIEPCTL_EPENA_Pos) SPDIFRX_CR_PTMSK_Msk (0x1U << SPDIFRX_CR_PTMSK_Pos) USB_OTG_HCSPLT_HUBADDR_6 (0x40U << USB_OTG_HCSPLT_HUBADDR_Pos) FMC_SDCR2_RPIPE_Pos (13U) QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk __HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG TIM1_TRG_COM_TIM11_IRQn SPDIFRX_SR_SBD_Msk (0x1U << SPDIFRX_SR_SBD_Pos) CAN_F8R1_FB28_Msk (0x1U << CAN_F8R1_FB28_Pos) USB_OTG_DCTL_POPRGDNE_Pos (11U) USB_OTG_GLPMCFG_LPMACK_Pos (1U) RCC_AHB1LPENR_GPIOALPEN_Pos (0U) __INT_WCHAR_T_H  DCMI_CWSTRT_VST_Msk (0x1FFFU << DCMI_CWSTRT_VST_Pos) CAN_FM1R_FBM1_Pos (1U) FMC_SDTR2_TRAS_Msk (0xFU << FMC_SDTR2_TRAS_Pos) CAN_F2R2_FB18_Pos (18U) RTC_BKP9R RTC_BKP9R_Msk timercmp(tvp,uvp,cmp) (((tvp)->tv_sec == (uvp)->tv_sec) ? ((tvp)->tv_usec cmp (uvp)->tv_usec) : ((tvp)->tv_sec cmp (uvp)->tv_sec)) SYSCFG_EXTICR3_EXTI8_PI 0x0008U FMC_BTR2_ADDSET_Pos (0U) EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) _close __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC SDIO_IT_RXACT SDIO_STA_RXACT CAN_FA1R_FACT5_Msk (0x1U << CAN_FA1R_FACT5_Pos) ADC_CR1_AWDIE_Pos (6U) RCC_AHB1ENR_GPIOGEN_Pos (6U) FMC_BCR2_MWID_0 (0x1U << FMC_BCR2_MWID_Pos) CAN_F11R2_FB23_Msk (0x1U << CAN_F11R2_FB23_Pos) USB_OTG_HCINT_ACK_Pos (5U) FLASH_OPTCR_nWRP_8 0x01000000U CRC_DR_DR_Msk (0xFFFFFFFFU << CRC_DR_DR_Pos) CAN_F12R2_FB20 CAN_F12R2_FB20_Msk CAN_FFA1R_FFA22 CAN_FFA1R_FFA22_Msk ADC_SQR2_SQ7_2 (0x04U << ADC_SQR2_SQ7_Pos) DAC_CR_MAMP2_0 (0x1U << DAC_CR_MAMP2_Pos) FLASH_CR_PG FLASH_CR_PG_Msk TIM_CCMR1_IC1PSC_Pos (2U) __OPAMP_CSR_S6SELX OPAMP_CSR_S6SELX __RAND_MAX 0x7fffffff GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk DMA_LIFCR_CTCIF2_Pos (21U) RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk _fns CAN_F1R1_FB5 CAN_F1R1_FB5_Msk CAN_F0R2_FB5 CAN_F0R2_FB5_Msk GPIO_BSRR_BS7_Msk (0x1U << GPIO_BSRR_BS7_Pos) CAN_F0R2_FB14_Msk (0x1U << CAN_F0R2_FB14_Pos) MPU_CTRL_ENABLE_Pos 0U SDIO_IT_CTIMEOUT SDIO_STA_CTIMEOUT CEC_IER_BREIE CEC_IER_BREIE_Msk USB_OTG_DIEPCTL_EPENA_Pos (31U) DMA_LISR_FEIF2_Msk (0x1U << DMA_LISR_FEIF2_Pos) TIM_CCMR2_OC3FE_Pos (2U) ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk FMC_SR_IREN_Msk (0x1U << FMC_SR_IREN_Pos) __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET SPDIFRX_CR_SPDIFEN_Msk (0x3U << SPDIFRX_CR_SPDIFEN_Pos) CAN_F11R1_FB10_Msk (0x1U << CAN_F11R1_FB10_Pos) DBGMCU_BASE 0xE0042000U TIM_TIM5_LSI 0x00000040U SDMMC_OCR_AKE_SEQ_ERROR 0x00000008U TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERS CAN_IER_EPVIE_Pos (9U) CAN_F13R1_FB0_Msk (0x1U << CAN_F13R1_FB0_Pos) CAN_F4R2_FB28_Pos (28U) SCB_SHCSR_SYSTICKACT_Pos 11U DBP_BIT_NUMBER PWR_CR_DBP_Pos IS_TIM_CLEARINPUT_PRESCALER(PRESCALER) (((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV1) || ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV2) || ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV4) || ((PRESCALER) == TIM_CLEARINPUTPRESCALER_DIV8)) DMA_SxCR_MINC_Msk (0x1U << DMA_SxCR_MINC_Pos) FMPI2C_ICR_STOPCF FMPI2C_ICR_STOPCF_Msk SDIO_DCTRL_RWMOD_Pos (10U) __FP_FAST_FMAF 1 TIM_EGR_TG TIM_EGR_TG_Msk TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERS SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULL DMA_SxNDT_8 (0x0100U << DMA_SxNDT_Pos) I2C_SR2_GENCALL_Msk (0x1U << I2C_SR2_GENCALL_Pos) RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE ADC_JSQR_JSQ4_4 (0x10U << ADC_JSQR_JSQ4_Pos) __UDA_IBIT__ 32 CAN_F5R1_FB4 CAN_F5R1_FB4_Msk CAN_F0R1_FB7 CAN_F0R1_FB7_Msk USB_OTG_HCINT_XFRC_Pos (0U) __INT_LEAST64_TYPE__ long long int DMA_HISR_FEIF6_Pos (16U) RCC_CFGR_MCO2PRE_1 (0x2U << RCC_CFGR_MCO2PRE_Pos) TIM_DIER_TIE TIM_DIER_TIE_Msk __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE EOC_SEQ_CONV ADC_EOC_SEQ_CONV FMC_BCR3_MTYP_0 (0x1U << FMC_BCR3_MTYP_Pos) QUADSPI_CR_FTHRES_1 (0x02U << QUADSPI_CR_FTHRES_Pos) RCC_PLLI2SCFGR_PLLI2SR_2 (0x4U << RCC_PLLI2SCFGR_PLLI2SR_Pos) QUADSPI_CR_PRESCALER_5 (0x20U << QUADSPI_CR_PRESCALER_Pos) TPI_ITATBCTR2_ATREADY_Pos 0U RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk CAN_F9R2_FB28_Msk (0x1U << CAN_F9R2_FB28_Pos) ADC_SQR3_SQ4_2 (0x04U << ADC_SQR3_SQ4_Pos) SDIO_MASK_DATAENDIE SDIO_MASK_DATAENDIE_Msk QUADSPI_CR_FTIE_Pos (18U) SPDIFRX_CR_NBTR SPDIFRX_CR_NBTR_Msk CAN_F3R2_FB6_Pos (6U) HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256 ADC_SQR2_SQ10_1 (0x02U << ADC_SQR2_SQ10_Pos) SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk RTC_BKP7R RTC_BKP7R_Msk CAN_FFA1R_FFA26_Msk (0x1U << CAN_FFA1R_FFA26_Pos) GPIO_AFRL_AFSEL2_Msk (0xFU << GPIO_AFRL_AFSEL2_Pos) CAN_F7R1_FB23_Pos (23U) CAN_ESR_TEC_Pos (16U) GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk CAN_F0R2_FB31_Msk (0x1U << CAN_F0R2_FB31_Pos) PVDE_BitNumber PVDE_BIT_NUMBER __USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLE APSR_GE_Pos 16U USB_OTG_HPTXSTS_PTXQTOP_2 (0x04U << USB_OTG_HPTXSTS_PTXQTOP_Pos) USB_OTG_GINTSTS_DISCINT_Pos (29U) RCC_FLAG_PLLI2SRDY ((uint8_t)0x3B) GPIO_MODER_MODER15_Msk (0x3U << GPIO_MODER_MODER15_Pos) CAN_BS1_3TQ ((uint32_t)CAN_BTR_TS1_1) __HAL_RCC_DMA1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN)) EXTI_IMR_IM0 EXTI_IMR_MR0 DMA_SxCR_DBM DMA_SxCR_DBM_Msk SCB_HFSR_DEBUGEVT_Pos 31U FMPI2C_CR1_RXIE FMPI2C_CR1_RXIE_Msk USB_OTG_CHNUM_0 (0x1U << USB_OTG_CHNUM_Pos) RCC_APB2ENR_ADC3EN_Msk (0x1U << RCC_APB2ENR_ADC3EN_Pos) USB_OTG_HCINTMSK_ACKM_Pos (5U) CAN_F2R1_FB23 CAN_F2R1_FB23_Msk USB_OTG_DCTL_TCTL_0 (0x1U << USB_OTG_DCTL_TCTL_Pos) GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEED0 IWDG_RLR_RL_Msk (0xFFFU << IWDG_RLR_RL_Pos) PWR_CR_LPLVDS_Msk (0x1U << PWR_CR_LPLVDS_Pos) CAN_F9R1_FB18_Msk (0x1U << CAN_F9R1_FB18_Pos) SPDIFRX_CSR_SOB SPDIFRX_CSR_SOB_Msk __HAL_RCC_I2C2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET) DMA2_Stream4_BASE (DMA2_BASE + 0x070U) FMC_BTR3_CLKDIV FMC_BTR3_CLKDIV_Msk CAN_BTR_TS1_1 (0x2U << CAN_BTR_TS1_Pos) TIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING RCC_APB2LPENR_TIM8LPEN_Pos (1U) CAN_IT_SLEEP_ACK ((uint32_t)CAN_IER_SLKIE) __HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUN RCC_PLLI2SCFGR_PLLI2SP_Pos (16U) __DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLE CAN_F13R1_FB31 CAN_F13R1_FB31_Msk OPTCR_BYTE0_ADDRESS 0x40023C14U DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) CAN_F3R1_FB15 CAN_F3R1_FB15_Msk FMC_BTR1_DATLAT_2 (0x4U << FMC_BTR1_DATLAT_Pos) __DEC64_EPSILON__ 1E-15DD CAN_F7R1_FB6_Pos (6U) __HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIOD CAN_F10R1_FB25_Msk (0x1U << CAN_F10R1_FB25_Pos) DCMI_CR_LSM_Msk (0x1U << DCMI_CR_LSM_Pos) RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk CAN_RDL1R_DATA0_Pos (0U) TPI_FFSR_FlInProg_Msk (0x1UL ) TIM_TRGO_OC3REF ((TIM_CR2_MMS_2 | TIM_CR2_MMS_1)) RCC_CIR_CSSC RCC_CIR_CSSC_Msk GPIO_ODR_OD0 GPIO_ODR_OD0_Msk __USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk UART_IT_CTS ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_CTSIE)) RCC_APB1RSTR_CAN1RST_Pos (25U) __SDIO_DISABLE(__INSTANCE__) (*(__IO uint32_t *)CLKCR_CLKEN_BB = DISABLE) SDIO_CLKCR_CLKEN_Msk (0x1U << SDIO_CLKCR_CLKEN_Pos) TIM_DIER_COMIE_Msk (0x1U << TIM_DIER_COMIE_Pos) SPDIFRX_SR_OVR_Msk (0x1U << SPDIFRX_SR_OVR_Pos) APSR_Z_Msk (1UL << APSR_Z_Pos) USB_OTG_DCTL_TCTL_Msk (0x7U << USB_OTG_DCTL_TCTL_Pos) CAN_F0R1_FB29 CAN_F0R1_FB29_Msk __STM32F4xx_HAL_H  USB_OTG_HCINTMSK_NYET_Msk (0x1U << USB_OTG_HCINTMSK_NYET_Pos) __INT_FAST32_MAX__ 0x7fffffff __HAL_RCC_TIM13_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST)) __HAL_RCC_PLLSAI_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = ENABLE) TIM_BREAK_DISABLE 0x00000000U CAN_F5R1_FB19 CAN_F5R1_FB19_Msk FLASH_FLAG_RDERR FLASH_SR_RDERR FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) ADC_CSR_EOC3 ADC_CSR_EOC3_Msk GPIO_AFRH_AFRH0_0 GPIO_AFRH_AFSEL8_0 SPDIFRX_CR_INSEL_Msk (0x7U << SPDIFRX_CR_INSEL_Pos) RTC_CR_TSEDGE_Pos (3U) __HAL_DBGMCU_FREEZE_TIM6() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM6_STOP)) OB_BOR_OFF ((uint8_t)0x0C) USB_OTG_DIEPMSK_XFRCM_Msk (0x1U << USB_OTG_DIEPMSK_XFRCM_Pos) RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) CAN_F7R2_FB16 CAN_F7R2_FB16_Msk FMC_BWTR1_DATAST_Pos (8U) IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) || ((BURST) == DMA_MBURST_INC4) || ((BURST) == DMA_MBURST_INC8) || ((BURST) == DMA_MBURST_INC16)) FLASH_SR_PGPERR_Pos (6U) EXTI_IMR_MR12_Pos (12U) ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk EXTI_IMR_MR10 EXTI_IMR_MR10_Msk CAN_F10R1_FB6 CAN_F10R1_FB6_Msk FLASH_LATENCY_12 FLASH_ACR_LATENCY_12WS __GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLED RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk SCHED_OTHER 0 __restrict restrict GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk SDIO_ICR_DCRCFAILC_Pos (1U) AHB3ENR USART_CR2_CPHA USART_CR2_CPHA_Msk USB_OTG_GINTSTS_EOPF_Msk (0x1U << USB_OTG_GINTSTS_EOPF_Pos) RCC_APB1RSTR_UART5RST RCC_APB1RSTR_UART5RST_Msk RTC_BKP18R RTC_BKP18R_Msk RCC_APB1RSTR_PWRRST_Msk (0x1U << RCC_APB1RSTR_PWRRST_Pos) FMC_SR_IFS FMC_SR_IFS_Msk EXTI_FTSR_TR19_Msk (0x1U << EXTI_FTSR_TR19_Pos) CAN_F10R1_FB30_Msk (0x1U << CAN_F10R1_FB30_Pos) DCMI_CR_OUTEN_Pos (13U) CAN_F12R1_FB20_Pos (20U) CAN_FS1R_FSC0_Msk (0x1U << CAN_FS1R_FSC0_Pos) SD_CMD_SDMMC_SEN_OP_COND SD_CMD_SDIO_SEN_OP_COND USB_OTG_GINTSTS_RXFLVL_Pos (4U) FMC_BTR3_ADDSET_3 (0x8U << FMC_BTR3_ADDSET_Pos) RCC_MAX_FREQUENCY_SCALE2 168000000U CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) CAN_MSR_RXM CAN_MSR_RXM_Msk TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) DMA_MDATAALIGN_HALFWORD ((uint32_t)DMA_SxCR_MSIZE_0) CAN_FS1R_FSC16_Msk (0x1U << CAN_FS1R_FSC16_Pos) USART_SR_RXNE USART_SR_RXNE_Msk SDIO_DATABLOCK_SIZE_4B SDIO_DCTRL_DBLOCKSIZE_1 DCMI_CR_EDM_1 0x00000800U FMC_SDCR2_NR_1 (0x2U << FMC_SDCR2_NR_Pos) SDMMC_ERROR_NONE 0x00000000U __HAL_DBGMCU_UNFREEZE_TIM8() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM8_STOP)) RCC_CR_HSICAL_1 (0x02U << RCC_CR_HSICAL_Pos) PWR_CSR_ODSWRDY_Msk (0x1U << PWR_CSR_ODSWRDY_Pos) FMPI2C_ICR_ALERTCF FMPI2C_ICR_ALERTCF_Msk FMC_SDCMR_NRFS_1 (0x2U << FMC_SDCMR_NRFS_Pos) FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk CAN_FFA1R_FFA16_Pos (16U) TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERS RCC_APB1ENR_USART2EN_Pos (17U) CEC_IER_TXENDIE_Pos (9U) _SYS__INTSUP_H  IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2U) || ((VALUE) == 4U) || ((VALUE) == 6U) || ((VALUE) == 8U)) RTC_TSTR_ST_2 (0x4U << RTC_TSTR_ST_Pos) CAN_F7R1_FB31 CAN_F7R1_FB31_Msk USB_OTG_GRSTCTL_HSRST_Pos (1U) __SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESET RCC_APB2RSTR_SYSCFGRST_Pos (14U) SDIO_BUS_WIDE_1B 0x00000000U ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U RTC_TSDR_DU_3 (0x8U << RTC_TSDR_DU_Pos) EXTI_RTSR_TR14_Pos (14U) GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk QUADSPI_CCR_DMODE_Pos (24U) IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM11)) MAC_ADDR2 0U CAN_FM1R_FBM9_Msk (0x1U << CAN_FM1R_FBM9_Pos) CAN_RDL1R_DATA2_Msk (0xFFU << CAN_RDL1R_DATA2_Pos) __HAL_RCC_TIM3_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); UNUSED(tmpreg); } while(0U) FMPI2C_TIMEOUTR_TIMEOUTA_Pos (0U) USB_OTG_GINTSTS_IISOIXFR_Msk (0x1U << USB_OTG_GINTSTS_IISOIXFR_Pos) SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk RCC_APB1ENR_USART3EN_Msk (0x1U << RCC_APB1ENR_USART3EN_Pos) USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk CAN_FA1R_FACT19 CAN_FA1R_FACT19_Msk IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) || ((STATE) == DMA_FIFOMODE_ENABLE)) USB_OTG_DCTL_POPRGDNE_Msk (0x1U << USB_OTG_DCTL_POPRGDNE_Pos) IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_DATA) || ((RTR) == CAN_RTR_REMOTE)) SYSCFG_EXTICR4_EXTI12_PD 0x0003U __HAL_SD_SDMMC_DMA_ENABLE __HAL_SD_SDIO_DMA_ENABLE __HAL_RCC_CAN1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST)) DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN)) DMA_LISR_DMEIF1_Msk (0x1U << DMA_LISR_DMEIF1_Pos) RCC_CIR_PLLRDYC_Msk (0x1U << RCC_CIR_PLLRDYC_Pos) RCC_IT_LSIRDY ((uint8_t)0x01) SAI_xCR2_COMP_Msk (0x3U << SAI_xCR2_COMP_Pos) UART_PARITY_EVEN ((uint32_t)USART_CR1_PCE) RCC_PLLMUL_6 RCC_PLL_MUL6 TIM_BDTR_DTG_3 (0x08U << TIM_BDTR_DTG_Pos) GPIO_BRR_BR9 GPIO_BRR_BR9_Msk TIM_DMABURSTLENGTH_18TRANSFERS 0x00001100U USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk TIM_EVENTSOURCE_TRIGGER TIM_EGR_TG CAN_F3R1_FB3_Msk (0x1U << CAN_F3R1_FB3_Pos) __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE WWDG_CFR_W WWDG_CFR_W_Msk __SIZEOF_PTRDIFF_T__ 4 CAN_F0R1_FB22_Msk (0x1U << CAN_F0R1_FB22_Pos) I2C_SR1_ADDR_Pos (1U) DAC_CR_TEN1_Pos (2U) DMA_SxCR_MBURST_0 (0x1U << DMA_SxCR_MBURST_Pos) RCC_APB2LPENR_USART6LPEN_Msk (0x1U << RCC_APB2LPENR_USART6LPEN_Pos) RCC_DCKCFGR_TIMPRE_Msk (0x1U << RCC_DCKCFGR_TIMPRE_Pos) FLASH_OPTCR1_nWRP_7 (0x080U << FLASH_OPTCR1_nWRP_Pos) CAN_F4R1_FB16_Msk (0x1U << CAN_F4R1_FB16_Pos) CEC_IER_TXBRIE_Msk (0x1U << CEC_IER_TXBRIE_Pos) __SDIO_OPERATION_ENABLE(__INSTANCE__) (*(__IO uint32_t *) DCTRL_SDIOEN_BB = ENABLE) DCMI_ESUR_FSU_Pos (0U) TIM_SMCR_ETF_1 (0x2U << TIM_SMCR_ETF_Pos) CAN_IER_FOVIE0_Msk (0x1U << CAN_IER_FOVIE0_Pos) __HAL_RCC_GPIOC_IS_CLK_DISABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) == RESET) FMC_SDCMR_MRD_Pos (9U) __alloc_align(x) __attribute__((__alloc_align__(x))) __HAL_RCC_TIM5_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); UNUSED(tmpreg); } while(0U) __HAL_RCC_CRC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN)) TIM_BDTR_OSSI_Pos (10U) CAN_F3R1_FB7_Pos (7U) __SVID_VISIBLE 1 CAN_F12R1_FB9 CAN_F12R1_FB9_Msk USB_OTG_HCCHAR_CHDIS_Pos (30U) CoreDebug_DEMCR_VC_MMERR_Pos 4U _BSD_SIZE_T_DEFINED_  USART_CR1_PCE USART_CR1_PCE_Msk FPU_FPCCR_LSPACT_Pos 0U EXTI_IMR_MR22 EXTI_IMR_MR22_Msk CAN_FA1R_FACT4_Pos (4U) CAN_F3R2_FB24_Msk (0x1U << CAN_F3R2_FB24_Pos) FLASH_OPTCR_nWRP_7 0x00800000U FMC_BTR2_CLKDIV_3 (0x8U << FMC_BTR2_CLKDIV_Pos) FILENAME_MAX 1024 ADC_CR1_RES_Pos (24U) RCC_PLLMUL_12 RCC_PLL_MUL12 SAI_xIMR_AFSDETIE_Pos (5U) RTC_ALRMBR_SU_3 (0x8U << RTC_ALRMBR_SU_Pos) TIM_CCMR2_OC4M_Msk (0x7U << TIM_CCMR2_OC4M_Pos) HAL_CAN_ERROR_RX_FOV1 (0x00000400U) USB_OTG_HS_MAX_OUT_ENDPOINTS 8U USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk CAN_F13R2_FB31_Msk (0x1U << CAN_F13R2_FB31_Pos) __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE USB_OTG_HPRT_PRST_Pos (8U) EXTI_IMR_MR4_Msk (0x1U << EXTI_IMR_MR4_Pos) CAN_F8R2_FB10 CAN_F8R2_FB10_Msk FLASH_ACR_LATENCY_1WS 0x00000001U FPU_FPDSCR_AHP_Pos 26U CAN_F10R1_FB2_Pos (2U) USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U) CAN_FM1R_FBM13_Pos (13U) FPU_FPCCR_MONRDY_Pos 8U GPIO_MODER_MODER4_Pos (8U) PWR_CR_ODSWEN PWR_CR_ODSWEN_Msk CAN_F12R1_FB6_Pos (6U) CEC_CFGR_RXTOL CEC_CFGR_RXTOL_Msk RCC_CIR_LSERDYC_Msk (0x1U << RCC_CIR_LSERDYC_Pos) GPIO_ODR_OD10 GPIO_ODR_OD10_Msk CAN_F2R1_FB0_Msk (0x1U << CAN_F2R1_FB0_Pos) RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk CAN_FA1R_FACT27 CAN_FA1R_FACT27_Msk CAN_F6R1_FB6_Pos (6U) __INT64_TYPE__ long long int __SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLE USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U) CAN_F8R2_FB22_Msk (0x1U << CAN_F8R2_FB22_Pos) __HAL_RCC_DAC_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET) CAN_F4R1_FB23_Pos (23U) __sfileno(p) ((p)->_file) _flags FMC_PATT_ATTHIZ2_7 (0x80U << FMC_PATT_ATTHIZ2_Pos) ADC_CR2_DDS_Msk (0x1U << ADC_CR2_DDS_Pos) CAN_F0R1_FB14_Pos (14U) CAN_FS1R_FSC18 CAN_FS1R_FSC18_Msk TPI_FFSR_FlInProg_Pos 0U SDIO_MASK_CCRCFAILIE_Pos (0U) __EXP(x) __ ##x ##__ FLASH_OPTCR_nWRP_6 0x00400000U CAN_RI1R_STID_Msk (0x7FFU << CAN_RI1R_STID_Pos) MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD CAN_F7R1_FB22_Msk (0x1U << CAN_F7R1_FB22_Pos) USART_CR2_LBDIE USART_CR2_LBDIE_Msk SCB_ICSR_PENDSTSET_Pos 26U SD_CONTEXT_DMA 0x00000080U CAN_F6R1_FB18 CAN_F6R1_FB18_Msk EXTI_IMR_IM EXTI_IMR_IM_Msk USB_OTG_HPRT_POCCHNG_Pos (5U) DCMI_BASE (AHB2PERIPH_BASE + 0x50000U) USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk __HAL_RCC_SPI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI1RST)) PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDef FMC_SDTR1_TRAS FMC_SDTR1_TRAS_Msk FMC_SDCR2_RPIPE FMC_SDCR2_RPIPE_Msk __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11 USB_OTG_HPRT_PTCTL_Pos (13U) USB_OTG_DCFG_DSPD_1 (0x2U << USB_OTG_DCFG_DSPD_Pos) USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFU << USB_OTG_DOEPCTL_MPSIZ_Pos) __need_NULL EXTI_EMR_MR13 EXTI_EMR_MR13_Msk TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) USB_OTG_HPTXSTS_PTXQSAV_4 (0x10U << USB_OTG_HPTXSTS_PTXQSAV_Pos) FMC_BTR3_DATLAT_1 (0x2U << FMC_BTR3_DATLAT_Pos) __USER_LABEL_PREFIX__  QUADSPI_CCR_ABMODE_1 (0x2U << QUADSPI_CCR_ABMODE_Pos) __u_long_defined  I2C_CR2_FREQ_5 (0x20U << I2C_CR2_FREQ_Pos) ADC_SQR1_SQ14_Msk (0x1FU << ADC_SQR1_SQ14_Pos) USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk _lbfsize __HAL_RCC_TIM12_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST)) CAN_F4R1_FB17_Pos (17U) __FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLE __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U) SDIO_RESP3_CARDSTATUS3 SDIO_RESP3_CARDSTATUS3_Msk CAN_F5R1_FB2 CAN_F5R1_FB2_Msk CAN_MSR_ERRI_Pos (2U) DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) ADC_SMPR1_SMP18_0 (0x1U << ADC_SMPR1_SMP18_Pos) SPDIFRX_SR_PERR_Pos (2U) HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback CAN_FM1R_FBM0_Msk (0x1U << CAN_FM1R_FBM0_Pos) HAL_CAN_ERROR_NOT_STARTED (0x00100000U) __sFILE ADC_CDR_RDATA_MST ADC_CDR_DATA1 PHY_RESET_DELAY ((uint32_t)0x000000FFU) __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE CEC_RXDR_RXD_Msk (0xFFU << CEC_RXDR_RXD_Pos) TIM_CR2_OIS3N_Msk (0x1U << TIM_CR2_OIS3N_Pos) TIM_CCMR1_OC2PE_Pos (11U) DMA_SxNDT_Msk (0xFFFFU << DMA_SxNDT_Pos) EXTI_IMR_MR0_Pos (0U) TIM_CCMR2_CC3S_0 (0x1U << TIM_CCMR2_CC3S_Pos) CAN_TSR_TME2_Pos (28U) __CONCAT1(x,y) x ## y CAN_IER_WKUIE CAN_IER_WKUIE_Msk INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1) CAN_F6R1_FB21_Pos (21U) HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVM CAN_TSR_TERR2 CAN_TSR_TERR2_Msk CAN_F1R1_FB12_Msk (0x1U << CAN_F1R1_FB12_Pos) RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk GPIO_AFRL_AFSEL3_2 (0x4U << GPIO_AFRL_AFSEL3_Pos) __HAL_RCC_CAN2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN)) EXTI_FTSR_TR20_Msk (0x1U << EXTI_FTSR_TR20_Pos) RCC_CIR_PLLI2SRDYIE_Msk (0x1U << RCC_CIR_PLLI2SRDYIE_Pos) FLASH_SCALE2_LATENCY5_FREQ 150000000U RCC_BDCR_RTCSEL_Pos (8U) CCER_CCxE_MASK TIM_CCER_CCxE_MASK CAN_F12R2_FB9_Pos (9U) RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1U << RCC_AHB1LPENR_SRAM1LPEN_Pos) RCC_BDCR_OFFSET (RCC_OFFSET + 0x70U) INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1) TIM_FLAG_CC3OF (TIM_SR_CC3OF) GPIO_MODER_MODE9_Pos (18U) __HAL_SD_DISABLE(__HANDLE__) __SDIO_DISABLE((__HANDLE__)->Instance) PWR_CR_PLS_LEV2 0x00000040U EXTI_PR_PR18_Msk (0x1U << EXTI_PR_PR18_Pos) GPIO_GET_INDEX(__GPIOx__) (uint8_t)(((__GPIOx__) == (GPIOA))? 0U : ((__GPIOx__) == (GPIOB))? 1U : ((__GPIOx__) == (GPIOC))? 2U : ((__GPIOx__) == (GPIOD))? 3U : ((__GPIOx__) == (GPIOE))? 4U : ((__GPIOx__) == (GPIOF))? 5U : ((__GPIOx__) == (GPIOG))? 6U : 7U) FLASH_ACR_PRFTEN_Msk (0x1U << FLASH_ACR_PRFTEN_Pos) SDIO_FLAG_RXOVERR SDIO_STA_RXOVERR TIM_BDTR_DTG_2 (0x04U << TIM_BDTR_DTG_Pos) USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1U << USB_OTG_GUSBCFG_ULPIFSLS_Pos) __arg_type_tag(arg_kind,arg_idx,type_tag_idx)  CAN_F6R1_FB27_Pos (27U) TIM1_CC_IRQn USB_OTG_DOEPCTL_USBAEP_Pos (15U) SDIO_STA_RXFIFOF_Msk (0x1U << SDIO_STA_RXFIFOF_Pos) USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U) __TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLE CAN_F4R2_FB14_Msk (0x1U << CAN_F4R2_FB14_Pos) SCHED_FIFO 1 CAN_F6R1_FB10_Msk (0x1U << CAN_F6R1_FB10_Pos) HAL_UART_ERROR_NE 0x00000002U _cvtbuf GPIO_BSRR_BS12_Msk (0x1U << GPIO_BSRR_BS12_Pos) CAN_TI0R_RTR CAN_TI0R_RTR_Msk _REENT_EMERGENCY(ptr) ((ptr)->_emergency) DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE) RTC_BKP13R_Msk (0xFFFFFFFFU << RTC_BKP13R_Pos) ADC_CSR_EOC3_Pos (17U) EXTI_FTSR_TR9_Pos (9U) __GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLED FMPI2C_TIMINGR_PRESC_Msk (0xFU << FMPI2C_TIMINGR_PRESC_Pos) CAN_FA1R_FACT22_Msk (0x1U << CAN_FA1R_FACT22_Pos) PAGESIZE FLASH_PAGE_SIZE USB_OTG_GRSTCTL_TXFNUM_3 (0x08U << USB_OTG_GRSTCTL_TXFNUM_Pos) TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 EXTI_IMR_MR9 EXTI_IMR_MR9_Msk MPU_REGION_PRIV_RO_URO ((uint8_t)0x06) CAN_F7R2_FB23 CAN_F7R2_FB23_Msk FMPI2C_ICR_STOPCF_Pos (5U) SDMMC_CMD_ERASE_GRP_START ((uint8_t)35) CAN_F1R2_FB28 CAN_F1R2_FB28_Msk _RETARGETABLE_LOCKING 1 RTC_DR_YU RTC_DR_YU_Msk EXTI_RTSR_TR19_Msk (0x1U << EXTI_RTSR_TR19_Pos) USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFU << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_F9R2_FB12_Msk (0x1U << CAN_F9R2_FB12_Pos) RCC_TypeDef RCC_DCKCFGR_PLLI2SDIVQ_2 (0x04U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk TIM_CCR4_CCR4_Pos (0U) CAN_F6R1_FB7_Msk (0x1U << CAN_F6R1_FB7_Pos) _STDIO_H_  __HAL_DBGMCU_FREEZE_TIM3() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM3_STOP)) FMPI2C_ISR_RXNE_Msk (0x1U << FMPI2C_ISR_RXNE_Pos) SPDIFRX_SR_PERR SPDIFRX_SR_PERR_Msk __HAL_RCC_AHB1_FORCE_RESET() (RCC->AHB1RSTR = 0xFFFFFFFFU) PWR_CSR_EWUP2 PWR_CSR_EWUP2_Msk CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk __SSTR 0x0200 USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7U << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos) CAN_F12R2_FB16_Msk (0x1U << CAN_F12R2_FB16_Pos) GPIO_BSRR_BR_9 GPIO_BSRR_BR9 GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEED5_1 FMPI2C_CR2_NBYTES FMPI2C_CR2_NBYTES_Msk RCC_SYSCLK_DIV16 RCC_CFGR_HPRE_DIV16 FLASH_CR_EOPIE_Pos (24U) CAN_F9R1_FB8 CAN_F9R1_FB8_Msk __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE __HAL_TIM_URS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1&=~(TIM_CR1_URS)) FMC_SDTR2_TRAS_2 (0x4U << FMC_SDTR2_TRAS_Pos) QUADSPI_DR_DATA_Msk (0xFFFFFFFFU << QUADSPI_DR_DATA_Pos) RCC_CSR_LSIRDY_Pos (1U) EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk CAN_F13R2_FB22 CAN_F13R2_FB22_Msk GPIO_AFRH_AFSEL11_1 (0x2U << GPIO_AFRH_AFSEL11_Pos) FMPI2C_OAR1_OA1_Pos (0U) TIM_SR_BIF TIM_SR_BIF_Msk TIM_EGR_COMG_Msk (0x1U << TIM_EGR_COMG_Pos) SDIO_CMD_CMDINDEX_Msk (0x3FU << SDIO_CMD_CMDINDEX_Pos) GPIO_ODR_OD11_Pos (11U) CAN_F11R1_FB30_Pos (30U) SYSCFG_EXTICR2_EXTI7_PI 0x8000U CAN_RI1R_RTR_Msk (0x1U << CAN_RI1R_RTR_Pos) SDIO_DCTRL_DTDIR SDIO_DCTRL_DTDIR_Msk RCC_CIR_LSERDYIE_Pos (9U) TIM_OCMODE_FORCED_INACTIVE (TIM_CCMR1_OC1M_2) DMA_LIFCR_CDMEIF0_Pos (2U) USB_OTG_HCCHAR_CHDIS_Msk (0x1U << USB_OTG_HCCHAR_CHDIS_Pos) __HAL_RCC_CAN2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN)) CAN_F3R2_FB14 CAN_F3R2_FB14_Msk DMA_HIFCR_CDMEIF4_Pos (2U) __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE CAN_F5R2_FB26_Msk (0x1U << CAN_F5R2_FB26_Pos) FLASH_ACR_LATENCY_5WS 0x00000005U RCC_IT_HSIRDY ((uint8_t)0x04) FMC_PCR_TCLR_3 (0x8U << FMC_PCR_TCLR_Pos) ETH_RXBUFNB ((uint32_t)4U) ADC_SMPR2_SMP7_1 (0x2U << ADC_SMPR2_SMP7_Pos) CEC_CR_TXSOM_Msk (0x1U << CEC_CR_TXSOM_Pos) HAL_TICK_FREQ_1KHZ __SFRACT_FBIT__ 7 FMC_BTR2_BUSTURN_1 (0x2U << FMC_BTR2_BUSTURN_Pos) __OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET SPDIFRX_DR1_V_Pos (1U) DAC_DHR8R1_DACC1DHR_Pos (0U) __GCC_ATOMIC_CHAR_LOCK_FREE 2 SCB_SHCSR_MEMFAULTACT_Msk (1UL ) RCC_PLLI2SCFGR_PLLI2SN_8 (0x100U << RCC_PLLI2SCFGR_PLLI2SN_Pos) CAN_F10R2_FB23 CAN_F10R2_FB23_Msk SPI_I2SPR_ODD_Msk (0x1U << SPI_I2SPR_ODD_Pos) CAN_F7R2_FB23_Pos (23U) SDMMC_ERROR_ADDR_OUT_OF_RANGE 0x02000000U DMA1_Stream4_BASE (DMA1_BASE + 0x070U) USB_OTG_HPRT_PPWR_Msk (0x1U << USB_OTG_HPRT_PPWR_Pos) RTC_TSDR_MU_3 (0x8U << RTC_TSDR_MU_Pos) USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk TIM_AUTOMATICOUTPUT_ENABLE (TIM_BDTR_AOE) __DEC32_MAX_EXP__ 97 DMA_LISR_HTIF1_Pos (10U) GPIO_MODER_MODER0_Pos (0U) GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk RTC_TSTR_ST_Msk (0x7U << RTC_TSTR_ST_Pos) __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART1LPEN)) __HAL_RCC_TIM11_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) != RESET) USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk GPIO_AFRL_AFRL5_3 GPIO_AFRL_AFSEL5_3 CAN_TSR_ABRQ1_Msk (0x1U << CAN_TSR_ABRQ1_Pos) DCMI_ESCR_FEC_Msk (0xFFU << DCMI_ESCR_FEC_Pos) GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEED1_1 SDMMC_ERROR_DMA 0x40000000U __ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN)) SYSCFG_PMC_ADC1DC2 SYSCFG_PMC_ADC1DC2_Msk TIM_BDTR_AOE_Pos (14U) USB_OTG_GUSBCFG_PCCI_Msk (0x1U << USB_OTG_GUSBCFG_PCCI_Pos) CAN_MSR_ERRI_Msk (0x1U << CAN_MSR_ERRI_Pos) __HAL_RCC_FMC_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN)) FMPI2C_TIMINGR_SCLH_Msk (0xFFU << FMPI2C_TIMINGR_SCLH_Pos) TIM_DMABASE_CCR1 0x0000000DU __DA_IBIT__ 32 RTC_CR_ALRBE_Msk (0x1U << RTC_CR_ALRBE_Pos) CAN_F12R2_FB7_Msk (0x1U << CAN_F12R2_FB7_Pos) MPU_REGION_NO_ACCESS ((uint8_t)0x00) TIM_SR_CC4OF_Pos (12U) DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos) INT_FAST16_MAX (__INT_FAST16_MAX__) FMC_BCR3_WAITCFG FMC_BCR3_WAITCFG_Msk CAN_F7R2_FB17_Pos (17U) CAN_IER_FOVIE1_Pos (6U) GPIO_AFRH_AFRH4_1 GPIO_AFRH_AFSEL12_1 FMC_SDCMR_NRFS_2 (0x4U << FMC_SDCMR_NRFS_Pos) _FLD2VAL(field,value) ((value & field ## _Msk) >> field ## _Pos) CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk RCC_BDCR_LSEBYP_Pos (2U) RCC_CSR_WWDGRSTF_Msk (0x1U << RCC_CSR_WWDGRSTF_Pos) TIM_TIM11_SPDIFRX 0x00000001U CAN_F7R1_FB6_Msk (0x1U << CAN_F7R1_FB6_Pos) ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U GPIO_BRR_BR13_Msk (0x1U << GPIO_BRR_BR13_Pos) CAN_F8R2_FB4_Pos (4U) TIM_OCNPOLARITY_LOW (TIM_CCER_CC1NP) USART_SR_ORE USART_SR_ORE_Msk QUADSPI_DCR_FSIZE_3 (0x08U << QUADSPI_DCR_FSIZE_Pos) SCB_ICSR_PENDSTCLR_Pos 25U CAN_FLAG_TERR2 (0x00000513U) FMC_SDCR2_WP FMC_SDCR2_WP_Msk CAN_F8R1_FB30_Msk (0x1U << CAN_F8R1_FB30_Pos) RTC_ALRMAR_MNT_Pos (12U) GPIO_BRR_BR7_Msk (0x1U << GPIO_BRR_BR7_Pos) __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSULPIEN)) HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6 HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT SAI_GCR_SYNCOUT_Pos (4U) USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk __aligned(x) __attribute__((__aligned__(x))) SYSCFG_EXTICR4_EXTI14_PA 0x0000U FMC_SDCR2_NB_Msk (0x1U << FMC_SDCR2_NB_Pos) CAN_F10R2_FB10_Pos (10U) __DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLE CAN_F12R2_FB12 CAN_F12R2_FB12_Msk USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk FMC_BTR3_CLKDIV_Msk (0xFU << FMC_BTR3_CLKDIV_Pos) FLASH_OPTCR1_nWRP_0 (0x001U << FLASH_OPTCR1_nWRP_Pos) RTC_TR_HT RTC_TR_HT_Msk ADC_CSR_AWD3_Msk (0x1U << ADC_CSR_AWD3_Pos) USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk RCC_CFGR_HPRE_DIV1 0x00000000U __HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) == RESET) DMA_LIFCR_CHTIF1_Pos (10U) CAN_F11R1_FB18_Msk (0x1U << CAN_F11R1_FB18_Pos) __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE FLASH_LATENCY_5 FLASH_ACR_LATENCY_5WS FLASH_SR_SOP_Pos (1U) __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) << 3U))); FMC_PATT_ATTHOLD2_Pos (16U) CAN_F9R2_FB27_Pos (27U) CAN_F7R2_FB5 CAN_F7R2_FB5_Msk __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE GPIOE_BASE (AHB1PERIPH_BASE + 0x1000U) ADC_SQR2_SQ12_4 (0x10U << ADC_SQR2_SQ12_Pos) USB_OTG_HS_TOTAL_FIFO_SIZE 4096U SAI_xFRCR_FSALL_4 (0x10U << SAI_xFRCR_FSALL_Pos) RCC_RTCCLKSOURCE_HSE_DIV15 0x000F0300U __HAL_RCC_SAI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI1RST)) CAN_F1R1_FB17_Pos (17U) ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLING CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) CAN_F13R1_FB28_Pos (28U) __HAL_RCC_UART4_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET) RTC_TSTR_MNT_Msk (0x7U << RTC_TSTR_MNT_Pos) __GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESET QUADSPI_CR_TOIE_Msk (0x1U << QUADSPI_CR_TOIE_Pos) RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk SPDIFRX_IMR_SBLKIE_Pos (4U) CAN_F6R1_FB3_Msk (0x1U << CAN_F6R1_FB3_Pos) SDMMC_OCR_CARD_ECC_DISABLED 0x00004000U __HAL_RCC_GPIOD_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST)) EXTI_EMR_MR20 EXTI_EMR_MR20_Msk WWDG_CFR_W1 WWDG_CFR_W_1 USB_OTG_DIEPINT_EPDISD_Msk (0x1U << USB_OTG_DIEPINT_EPDISD_Pos) CAN_F8R2_FB22 CAN_F8R2_FB22_Msk RCC_DCKCFGR_SAI2SRC RCC_DCKCFGR_SAI2SRC_Msk SDIO_RESPONSE_LONG SDIO_CMD_WAITRESP __HAL_RCC_DMA2_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST)) CAN_F12R2_FB20_Pos (20U) CAN_F2R2_FB27 CAN_F2R2_FB27_Msk CAN_F2R1_FB9_Msk (0x1U << CAN_F2R1_FB9_Pos) __HAL_RCC_UART5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST)) DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()) DMA_CHANNEL_2 0x04000000U FMC_BCR1_CPSIZE_2 (0x4U << FMC_BCR1_CPSIZE_Pos) QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk __IRDA_DISABLE __HAL_IRDA_DISABLE RCC_PLLR_SYSCLK_SUPPORT  CAN_TX_MAILBOX2 (0x00000004U) RTC_TSDR_DT_0 (0x1U << RTC_TSDR_DT_Pos) __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) == RESET) CAN2 ((CAN_TypeDef *) CAN2_BASE) __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN)) SDIO_CLKCR_HWFC_EN_Msk (0x1U << SDIO_CLKCR_HWFC_EN_Pos) DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk HAL_FLASH_ERROR_PGP 0x00000004U SYSCFG_CMPCR_READY_Msk (0x1U << SYSCFG_CMPCR_READY_Pos) SYSCFG_EXTICR1_EXTI1_PJ 0x0090U QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk CAN_RDL0R_DATA2_Msk (0xFFU << CAN_RDL0R_DATA2_Pos) GPIO_PIN_7 ((uint16_t)0x0080) QUADSPI_CR_TCIE_Msk (0x1U << QUADSPI_CR_TCIE_Pos) TIM_DMABURSTLENGTH_14TRANSFERS 0x00000D00U SDIO_ICR_CCRCFAILC SDIO_ICR_CCRCFAILC_Msk GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk __TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLE I2C_CCR_CCR I2C_CCR_CCR_Msk RCC_IT_HSI14 RCC_IT_HSI14RDY USB_OTG_DIEPCTL_STALL_Pos (21U) CAN_F4R1_FB22_Msk (0x1U << CAN_F4R1_FB22_Pos) FMC_BTR2_ADDHLD_Pos (4U) CAN_F12R2_FB14_Pos (14U) CARD_SDHC_SDXC 0x00000001U USART_CR2_CPHA_Pos (9U) USB_OTG_HCINTMSK_STALLM_Pos (3U) __FLT64_EPSILON__ 2.2204460492503131e-16F64 RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk _p5s RCC_OFFSET (RCC_BASE - PERIPH_BASE) USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk CAN_F8R1_FB11 CAN_F8R1_FB11_Msk USART_CR1_RE_Msk (0x1U << USART_CR1_RE_Pos) QUADSPI_SR_FLEVEL_Pos (8U) __USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLE PHY_WRITE_TO ((uint32_t)0x0000FFFFU) __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5 CAN_F5R1_FB0_Msk (0x1U << CAN_F5R1_FB0_Pos) GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk FLASH_OPTCR_nWRP_4 0x00100000U TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1 USB_OTG_FRMNUM_1 (0x2U << USB_OTG_FRMNUM_Pos) CAN_F1R1_FB8_Pos (8U) DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk __UINT_LEAST64_MAX__ 0xffffffffffffffffULL FMC_BCR1_MUXEN FMC_BCR1_MUXEN_Msk ADC_CCR_DELAY_0 (0x1U << ADC_CCR_DELAY_Pos) __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE CAN_F11R2_FB28 CAN_F11R2_FB28_Msk CAN_F1R1_FB6_Msk (0x1U << CAN_F1R1_FB6_Pos) IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCE RCC_SSCGR_SSCGEN_Msk (0x1U << RCC_SSCGR_SSCGEN_Pos) RTC_TSTR_MNU_2 (0x4U << RTC_TSTR_MNU_Pos) CAN_F9R1_FB20_Msk (0x1U << CAN_F9R1_FB20_Pos) TIM_DMABASE_CCR2 0x0000000EU ADC_SMPR2_SMP5_2 (0x4U << ADC_SMPR2_SMP5_Pos) DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk PWR_WAKEUP_PIN1 0x00000100U IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F13R1_FB23 CAN_F13R1_FB23_Msk TIM_CCMR2_IC4PSC_0 (0x1U << TIM_CCMR2_IC4PSC_Pos) CAN_FA1R_FACT9_Msk (0x1U << CAN_FA1R_FACT9_Pos) FMC_BCR4_MBKEN_Pos (0U) ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0 SPDIFRX_SR_SBD SPDIFRX_SR_SBD_Msk CAN_F11R2_FB27_Msk (0x1U << CAN_F11R2_FB27_Pos) EXTI_EMR_EM12 EXTI_EMR_MR12 EXTI_EMR_MR6 EXTI_EMR_MR6_Msk RCC_AHB1RSTR_GPIOERST_Msk (0x1U << RCC_AHB1RSTR_GPIOERST_Pos) SD_SDMMC_DISABLED SD_SDIO_DISABLED USB_OTG_GINTSTS_IEPINT_Msk (0x1U << USB_OTG_GINTSTS_IEPINT_Pos) CAN_F1R1_FB27_Msk (0x1U << CAN_F1R1_FB27_Pos) DMA_SxFCR_FS_Pos (3U) SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) HAL_CAN_ERROR_TX_TERR2 (0x00010000U) CAN_F0R2_FB20_Pos (20U) _EXFUN_NOTHROW(name,proto) name proto _NOTHROW CAN_F3R2_FB25_Msk (0x1U << CAN_F3R2_FB25_Pos) ADC_SMPR2_SMP1_Msk (0x7U << ADC_SMPR2_SMP1_Pos) GPIO_BRR_BR11_Pos (11U) CAN_F11R2_FB27 CAN_F11R2_FB27_Msk CAN_F4R1_FB7_Pos (7U) USB_OTG_GRSTCTL_TXFNUM_2 (0x04U << USB_OTG_GRSTCTL_TXFNUM_Pos) ADC_CR2_DMA_Pos (8U) __HA_IBIT__ 8 CAN_RDH1R_DATA4_Msk (0xFFU << CAN_RDH1R_DATA4_Pos) FMC_BWTR3_ACCMOD FMC_BWTR3_ACCMOD_Msk CAN_F5R1_FB14_Pos (14U) ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk CAN_FM1R_FBM10_Msk (0x1U << CAN_FM1R_FBM10_Pos) USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk RTC_CALIBR_DC RTC_CALIBR_DC_Msk PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBER RTC_TAFCR_TAMP1TRG_Pos (1U) USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_TOM_Pos) RCC_DCKCFGR_SAI1SRC_Msk (0x3U << RCC_DCKCFGR_SAI1SRC_Pos) __CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLE USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U) ITM_IWR_ATVALIDM_Msk (1UL ) DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk CAN_F4R2_FB29_Msk (0x1U << CAN_F4R2_FB29_Pos) QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE) CAN_F5R1_FB6_Pos (6U) IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || ((STATE) == MPU_REGION_DISABLE)) I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPS EXTI_EMR_EM16 EXTI_EMR_MR16 RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk SYSCFG_EXTICR1_EXTI3_PK 0xA000U DAC_DHR12RD_DACC1DHR_Pos (0U) USB_OTG_HCCHAR_EPNUM_3 (0x8U << USB_OTG_HCCHAR_EPNUM_Pos) CAN_F0R1_FB3_Msk (0x1U << CAN_F0R1_FB3_Pos) CAN_F4R2_FB5 CAN_F4R2_FB5_Msk FSMC_IRQHandler FMC_IRQHandler CAN_F0R2_FB31_Pos (31U) USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) FLASH_MER_BIT (FLASH_CR_MER) SCB_CPUID_IMPLEMENTER_Pos 24U __HAL_RCC_SPI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI1RST)) FMC_BTR2_DATAST_7 (0x80U << FMC_BTR2_DATAST_Pos) ADC_CR1_JDISCEN_Msk (0x1U << ADC_CR1_JDISCEN_Pos) FMC_Bank3 ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE) FMC_SDSR_BUSY FMC_SDSR_BUSY_Msk CAN_F2R2_FB30_Pos (30U) __SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLE GPIO_AFRL_AFSEL1_0 (0x1U << GPIO_AFRL_AFSEL1_Pos) ADC_CSR_JSTRT3_Msk (0x1U << ADC_CSR_JSTRT3_Pos) GPIO_AFRH_AFSEL10_Pos (8U) GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk SPDIFRX_IFCR_SBDCF_Pos (4U) GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1 CAN_F9R2_FB27_Msk (0x1U << CAN_F9R2_FB27_Pos) DMA_SxCR_PINCOS_Msk (0x1U << DMA_SxCR_PINCOS_Pos) ADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6 TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERS FMC_SDTR1_TMRD_1 (0x2U << FMC_SDTR1_TMRD_Pos) FMC_SDTR1_TXSR_Msk (0xFU << FMC_SDTR1_TXSR_Pos) _OFF_T_DECLARED  FMC_BWTR2_BUSTURN_2 (0x4U << FMC_BWTR2_BUSTURN_Pos) __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : __HAL_COMP_COMP2_EXTI_DISABLE_IT()) TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk CAN_F5R1_FB12_Msk (0x1U << CAN_F5R1_FB12_Pos) FMC_BTR3_DATLAT_2 (0x4U << FMC_BTR3_DATLAT_Pos) RCC_RTCCLKSOURCE_HSE_DIV29 0x001D0300U GPIO_IDR_ID11 GPIO_IDR_ID11_Msk RCC_CIR_PLLSAIRDYIE RCC_CIR_PLLSAIRDYIE_Msk OB_PCROP_SELECTED ((uint8_t)0x80) ITM_TCR_GTSFREQ_Pos 10U _mbrlen_state EXTI_IMR_IM2 EXTI_IMR_MR2 SAI_xCR1_DS SAI_xCR1_DS_Msk ADC_CCR_DMA_Pos (14U) CAN_F4R2_FB17_Pos (17U) __FLT_EVAL_METHOD__ 0 CAN_F2R2_FB24_Pos (24U) CAN_F7R1_FB24 CAN_F7R1_FB24_Msk USB_OTG_DAINT_IEPINT_Msk (0xFFFFU << USB_OTG_DAINT_IEPINT_Pos) RCC_PLLCFGR_PLLR_Msk (0x7U << RCC_PLLCFGR_PLLR_Pos) RTC_SHIFTR_SUBFS_Pos (0U) CAN_F1R1_FB29 CAN_F1R1_FB29_Msk GPIO_MODER_MODER3_Msk (0x3U << GPIO_MODER_MODER3_Pos) USART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk FMC_BTR4_DATAST_5 (0x20U << FMC_BTR4_DATAST_Pos) SDIO_CLKCR_WIDBUS_1 (0x2U << SDIO_CLKCR_WIDBUS_Pos) _POSIX_SOURCE __HAL_RCC_BKPSRAM_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) != RESET) FMC_BTR1_DATLAT_Msk (0xFU << FMC_BTR1_DATLAT_Pos) RTC_BKP17R_Pos (0U) HAL_CAN_ERROR_BOF (0x00000004U) SDIOSUSPEND_BITNUMBER 0x0BU FLASH_OPTCR_SPRMOD_Msk (0x1U << FLASH_OPTCR_SPRMOD_Pos) RTC_TR_HU RTC_TR_HU_Msk GPIO_IDR_ID1_Msk (0x1U << GPIO_IDR_ID1_Pos) FLASH_SR_PGAERR_Msk (0x1U << FLASH_SR_PGAERR_Pos) UART_IT_TXE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TXEIE)) SYSCFG_EXTICR2_EXTI6_PB 0x0100U DMA_SxCR_MBURST_Pos (23U) FMPI2C_RXDR_RXDATA_Pos (0U) DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) I2C_CCR_DUTY_Pos (14U) OB_PCROP_SECTOR_3 0x00000008U FPDS_BitNumber FPDS_BIT_NUMBER SDIO_ICR_DTIMEOUTC_Pos (3U) CAN_TI1R_IDE_Pos (2U) __HAL_RCC_TIM4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET) CAN_F10R1_FB29_Msk (0x1U << CAN_F10R1_FB29_Pos) SAI2 ((SAI_TypeDef *) SAI2_BASE) __HAL_RCC_GPIOD_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN)) CAN_F2R1_FB17_Msk (0x1U << CAN_F2R1_FB17_Pos) IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1)) CAN_FFA1R_FFA3_Pos (3U) USB_OTG_GUSBCFG_TSDPS_Msk (0x1U << USB_OTG_GUSBCFG_TSDPS_Pos) RTC_CR_DCE RTC_CR_DCE_Msk USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk CAN_F7R1_FB12_Pos (12U) TIM_ARR_ARR_Pos (0U) FMC_BWTR1_ADDSET FMC_BWTR1_ADDSET_Msk DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U) HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6 CAN_F6R2_FB27_Pos (27U) TIM_CCMR2_OC3PE_Msk (0x1U << TIM_CCMR2_OC3PE_Pos) DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLE USART_BRR_DIV_Mantissa_Msk (0xFFFU << USART_BRR_DIV_Mantissa_Pos) FLASH_LATENCY_11 FLASH_ACR_LATENCY_11WS GPIO_AF3_TIM11 ((uint8_t)0x03) RCC_CLK48CLKSOURCE_PLLQ 0x00000000U CAN_F10R1_FB28_Pos (28U) DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk USB_OTG_PKTSTS_3 (0x8U << USB_OTG_PKTSTS_Pos) CAN_F9R1_FB10 CAN_F9R1_FB10_Msk SDMMC_OCR_ERASE_RESET 0x00002000U OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1 FMC_BTR1_ACCMOD FMC_BTR1_ACCMOD_Msk RCC_PLLSAICFGR_PLLSAIP_Msk (0x3U << RCC_PLLSAICFGR_PLLSAIP_Pos) RCC_DCKCFGR2_SPDIFRXSEL_Msk (0x1U << RCC_DCKCFGR2_SPDIFRXSEL_Pos) HAL_SD_ERROR_COM_CRC_FAILED SDMMC_ERROR_COM_CRC_FAILED __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE TIM_CCMR1_OC2M_0 (0x1U << TIM_CCMR1_OC2M_Pos) ADC_CR2_JEXTEN_Pos (20U) USB_OTG_DIEPMSK_INEPNEM_Msk (0x1U << USB_OTG_DIEPMSK_INEPNEM_Pos) CAN_F5R2_FB19_Msk (0x1U << CAN_F5R2_FB19_Pos) EXTI_IMR_MR15 EXTI_IMR_MR15_Msk USB_OTG_GINTSTS_OTGINT_Pos (2U) DCMI_MIS_VSYNC_MIS_Msk (0x1U << DCMI_MIS_VSYNC_MIS_Pos) RCC_CFGR_MCO1PRE_0 (0x1U << RCC_CFGR_MCO1PRE_Pos) CAN_F7R1_FB15_Msk (0x1U << CAN_F7R1_FB15_Pos) TIM_CCMR1_CC1S_Msk (0x3U << TIM_CCMR1_CC1S_Pos) TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING RTC_TAFCR_TAMPPRCH_0 (0x1U << RTC_TAFCR_TAMPPRCH_Pos) RTC_TR_MNU_1 (0x2U << RTC_TR_MNU_Pos) __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET FLASH_ACR_LATENCY_14WS 0x0000000EU __LONG_LONG_WIDTH__ 64 DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk __INT_LEAST16_TYPE__ short int SPI_I2SCFGR_I2SCFG_1 (0x2U << SPI_I2SCFGR_I2SCFG_Pos) __HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLE __HAL_RCC_CAN1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET) RCC_APB1RSTR_TIM13RST_Pos (7U) USB_OTG_HCINT_DTERR_Msk (0x1U << USB_OTG_HCINT_DTERR_Pos) __TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESET USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk CAN_TDL1R_DATA3_Pos (24U) __LFRACT_MIN__ (-0.5LR-0.5LR) RCC_AHB1RSTR_GPIOERST_Pos (4U) SPDIFRX_CR_RXDMAEN SPDIFRX_CR_RXDMAEN_Msk USB_OTG_HS_PERIPH_BASE 0x40040000U SAI_xCR1_CKSTR_Msk (0x1U << SAI_xCR1_CKSTR_Pos) __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET RCC_PLLCFGR_PLLN_2 (0x004U << RCC_PLLCFGR_PLLN_Pos) TIM_BDTR_MOE_Msk (0x1U << TIM_BDTR_MOE_Pos) CAN_F13R2_FB3_Msk (0x1U << CAN_F13R2_FB3_Pos) MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) __HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGE PWR_CSR_WUF PWR_CSR_WUF_Msk USB_OTG_HCINT_TXERR_Pos (7U) CAN_F8R1_FB30_Pos (30U) TIM_TI1SELECTION_CH1 0x00000000U RTC_PRER_PREDIV_S_Pos (0U) EXTI_RTSR_TR5_Pos (5U) FMC_SDSR_MODES1_0 (0x1U << FMC_SDSR_MODES1_Pos) CAN_F13R1_FB17_Msk (0x1U << CAN_F13R1_FB17_Pos) USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE FMC_BWTR3_ADDSET_Pos (0U) RCC_RTCCLKSOURCE_HSE_DIV26 0x001A0300U __HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESS HAL_SD_ERROR_DATA_TIMEOUT SDMMC_ERROR_DATA_TIMEOUT CAN_F7R2_FB3 CAN_F7R2_FB3_Msk __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE FMC_BCR2_WAITEN_Pos (13U) EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk __ATOMIC_SEQ_CST 5 ADC_SMPR1_SMP17_1 (0x2U << ADC_SMPR1_SMP17_Pos) CAN_F10R2_FB9_Msk (0x1U << CAN_F10R2_FB9_Pos) RCC_HSE_BYPASS ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) RCC_APB1ENR_TIM7EN_Pos (5U) USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U) FMC_PATT_ATTHIZ2_6 (0x40U << FMC_PATT_ATTHIZ2_Pos) __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk GPIO_BRR_BR10 GPIO_BRR_BR10_Msk SDIO_ICR_DBCKENDC_Pos (10U) USB_OTG_GINTSTS_CMOD_Msk (0x1U << USB_OTG_GINTSTS_CMOD_Pos) TIM_BDTR_DTG_Msk (0xFFU << TIM_BDTR_DTG_Pos) DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk CAN_FLAG_INAK (0x00000100U) TIM_DMABASE_RCR 0x0000000CU RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLL _Nullable  CAN_F0R1_FB11_Pos (11U) HAL_MAX_DELAY 0xFFFFFFFFU __FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLE FMC_BCR3_WAITEN_Pos (13U) FMC_BTR3_BUSTURN_2 (0x4U << FMC_BTR3_BUSTURN_Pos) CAN_F10R2_FB11_Msk (0x1U << CAN_F10R2_FB11_Pos) FMC_BTR4_ADDSET_Msk (0xFU << FMC_BTR4_ADDSET_Pos) FLASH_CR_SNB FLASH_CR_SNB_Msk CAN_F10R2_FB1_Pos (1U) GPIO_PUPDR_PUPD6_Pos (12U) CAN_F4R1_FB14_Msk (0x1U << CAN_F4R1_FB14_Pos) __strong_reference(sym,aliassym) extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym))) SDIO_MASK_CCRCFAILIE_Msk (0x1U << SDIO_MASK_CCRCFAILIE_Pos) _INT8_T_DECLARED  CAN_F4R2_FB20 CAN_F4R2_FB20_Msk DCMI_ESCR_LSC_Pos (8U) CAN_F6R2_FB5_Pos (5U) SPDIFRX_CR_RXSTEO_Pos (3U) RCC_I2SAPB2CLKSOURCE_EXT ((uint32_t)RCC_DCKCFGR_I2S2SRC_0) SysTick_CALIB_SKEW_Pos 30U __HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) != RESET) SDIO_FLAG_CEATAEND SDIO_STA_CEATAEND TPI_ITCTRL_Mode_Msk (0x1UL ) NVIC_PRIORITYGROUP_4 0x00000003U TIM_BDTR_MOE TIM_BDTR_MOE_Msk __lock_try_acquire(lock) __retarget_lock_try_acquire(lock) FMC_SDCR2_NR_0 (0x1U << FMC_SDCR2_NR_Pos) TIM_CCMR1_IC2F_Pos (12U) CAN_F2R1_FB0 CAN_F2R1_FB0_Msk I2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk CAN_F9R1_FB3_Msk (0x1U << CAN_F9R1_FB3_Pos) __SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLED CAN_F1R2_FB0 CAN_F1R2_FB0_Msk ADC_CSR_OVR3 ADC_CSR_OVR3_Msk TIM_CCER_CC1E_Msk (0x1U << TIM_CCER_CC1E_Pos) TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk SDMMC_ERROR_UNSUPPORTED_FEATURE 0x10000000U INT16_C(x) __INT16_C(x) TIM_DIER_CC3DE_Msk (0x1U << TIM_DIER_CC3DE_Pos) GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLL CAN_F13R2_FB0_Pos (0U) CAN_F5R1_FB9_Msk (0x1U << CAN_F5R1_FB9_Pos) CAN_F2R1_FB28 CAN_F2R1_FB28_Msk ADC_SQR1_SQ15_3 (0x08U << ADC_SQR1_SQ15_Pos) TIM_CR2_OIS3N_Pos (13U) __HAL_SD_SDMMC_ENABLE_IT __HAL_SD_SDIO_ENABLE_IT SCB_ICSR_RETTOBASE_Pos 11U GPIO_OSPEEDR_OSPEED12_Msk (0x3U << GPIO_OSPEEDR_OSPEED12_Pos) GPIO_IDR_IDR_10 GPIO_IDR_ID10 ADC_SQR2_SQ12_Pos (25U) CAN_F11R2_FB25 CAN_F11R2_FB25_Msk SDIO_DCTRL_DMAEN_Msk (0x1U << SDIO_DCTRL_DMAEN_Pos) _SIGSET_T_DECLARED  CAN_F9R2_FB4_Pos (4U) SDIO_STA_CMDREND SDIO_STA_CMDREND_Msk __FLT32_MIN_10_EXP__ (-37) WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk _REENT_WCRTOMB_STATE(ptr) ((ptr)->_new._reent._wcrtomb_state) SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLE TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING PWR_CR_FMSSR_Pos (20U) DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk RCC_PLLCFGR_PLLM_3 (0x08U << RCC_PLLCFGR_PLLM_Pos) RTC_ALRMBR_MNT_Pos (12U) QUADSPI_CR_PRESCALER_4 (0x10U << QUADSPI_CR_PRESCALER_Pos) RCC_CFGR_MCO2PRE_0 (0x1U << RCC_CFGR_MCO2PRE_Pos) _flock_t _ATFILE_SOURCE 1 __SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLED DebugMonitor_IRQn RTC_BKP5R RTC_BKP5R_Msk SYSCFG_EXTICR4_EXTI14_Msk (0xFU << SYSCFG_EXTICR4_EXTI14_Pos) SDIO_STA_DBCKEND_Msk (0x1U << SDIO_STA_DBCKEND_Pos) FLASHSIZE_BASE 0x1FFF7A22U GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00U) FMPI2C_TIMEOUTR_TIMEOUTB FMPI2C_TIMEOUTR_TIMEOUTB_Msk CAN_F0R2_FB11 CAN_F0R2_FB11_Msk EXTI0_IRQn CAN_F0R2_FB2 CAN_F0R2_FB2_Msk ADC_CR2_DMA ADC_CR2_DMA_Msk CAN_MODE_SILENT ((uint32_t)CAN_BTR_SILM) RTC_ISR_TAMP2F_Pos (14U) RCC_APB2ENR_SPI1EN_Msk (0x1U << RCC_APB2ENR_SPI1EN_Pos) PTRDIFF_MIN (-PTRDIFF_MAX - 1) FLASH_ACR_ICEN_Pos (9U) RTC_TSTR_SU_3 (0x8U << RTC_TSTR_SU_Pos) SDIO_MASK_CMDSENTIE SDIO_MASK_CMDSENTIE_Msk QUADSPI_CR_PMM_Pos (23U) __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE TYPEERASE_PAGES FLASH_TYPEERASE_PAGES TIM_CR2_CCDS_Msk (0x1U << TIM_CR2_CCDS_Pos) CAN_FILTERSCALE_16BIT (0x00000000U) RTC_ALRMBR_MNU_2 (0x4U << RTC_ALRMBR_MNU_Pos) I2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk HAL_SD_ERROR_ADDR_MISALIGNED SDMMC_ERROR_ADDR_MISALIGNED FMC_BWTR4_ADDSET FMC_BWTR4_ADDSET_Msk FMC_BTR1_ADDHLD_2 (0x4U << FMC_BTR1_ADDHLD_Pos) DWT_CPICNT_CPICNT_Pos 0U USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U) SDIO_CLOCK_EDGE_FALLING SDIO_CLKCR_NEGEDGE USB_OTG_GINTSTS_MMIS_Pos (1U) QUADSPI_IRQn CAN_F13R1_FB22_Msk (0x1U << CAN_F13R1_FB22_Pos) EXTI_RTSR_TR20_Pos (20U) CAN_IER_FMPIE0_Msk (0x1U << CAN_IER_FMPIE0_Pos) FMPI2C_ISR_TXE_Pos (0U) EXTI_PR_PR12_Pos (12U) CAN_F13R2_FB28_Pos (28U) fast_putc(x,p) (--(p)->_w < 0 ? __swbuf_r(_REENT, (int)(x), p) == EOF : (*(p)->_p = (x), (p)->_p++, 0)) DCMI_CR_OEBS_Msk (0x1U << DCMI_CR_OEBS_Pos) FMC_SDTR1_TRAS_3 (0x8U << FMC_SDTR1_TRAS_Pos) CAN_TDL1R_DATA1_Pos (8U) __GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLED USB_OTG_TX0FD_Msk (0xFFFFU << USB_OTG_TX0FD_Pos) __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET CAN_F1R2_FB21_Msk (0x1U << CAN_F1R2_FB21_Pos) FMPI2C_OAR2_OA2EN_Pos (15U) __STM32F4xx_HAL_VERSION ((__STM32F4xx_HAL_VERSION_MAIN << 24U) |(__STM32F4xx_HAL_VERSION_SUB1 << 16U) |(__STM32F4xx_HAL_VERSION_SUB2 << 8U ) |(__STM32F4xx_HAL_VERSION_RC)) GPIO_OSPEEDR_OSPEED9_Pos (18U) USB_OTG_GINTMSK_PTXFEM_Pos (26U) CAN_F8R1_FB22_Msk (0x1U << CAN_F8R1_FB22_Pos) I2C_SR1_ADD10_Pos (3U) DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1 FMC_SDTR1_TRAS_2 (0x4U << FMC_SDTR1_TRAS_Pos) USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1U << USB_OTG_GUSBCFG_ULPIIPD_Pos) CAN_F12R1_FB25_Pos (25U) CAN_F13R2_FB14 CAN_F13R2_FB14_Msk UART_IT_RXNE ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_RXNEIE)) USART_CR3_IREN_Pos (1U) RCC_APB1LPENR_TIM2LPEN_Msk (0x1U << RCC_APB1LPENR_TIM2LPEN_Pos) PWR_CR_PLS_LEV3 0x00000060U CAN_F10R2_FB13_Msk (0x1U << CAN_F10R2_FB13_Pos) RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk EXTI_IMR_MR9_Pos (9U) USB_OTG_HCINTMSK_AHBERR_Msk (0x1U << USB_OTG_HCINTMSK_AHBERR_Pos) SDMMC_CMD_READ_SINGLE_BLOCK ((uint8_t)17) DMA_SxNDT_0 (0x0001U << DMA_SxNDT_Pos) CAN_F0R1_FB29_Msk (0x1U << CAN_F0R1_FB29_Pos) __TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLE __HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE USB_OTG_NPTXFSA_Pos (0U) CAN_FFA1R_FFA10_Pos (10U) GPIO_IDR_ID12_Pos (12U) __RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLE FMC_BCR1_WAITEN_Msk (0x1U << FMC_BCR1_WAITEN_Pos) CAN_TSR_ABRQ0_Pos (7U) USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk INJECTED_CHANNELS ADC_INJECTED_CHANNELS CAN_F5R1_FB7_Pos (7U) __HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFT CAN_F4R1_FB12_Pos (12U) __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOCLPEN)) RTC_ISR_ALRAF_Msk (0x1U << RTC_ISR_ALRAF_Pos) GPIO_OSPEEDR_OSPEED2_0 (0x1U << GPIO_OSPEEDR_OSPEED2_Pos) CAN_F6R2_FB3_Msk (0x1U << CAN_F6R2_FB3_Pos) FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgram __HAL_RCC_BKPSRAM_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) == RESET) RTC_WUTR_WUT RTC_WUTR_WUT_Msk __UINT32_MAX__ 0xffffffffUL FLASH_OPTCR_BOR_LEV_Pos (2U) __USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLED __GXX_TYPEINFO_EQUALITY_INLINE 0 CAN_F10R2_FB15 CAN_F10R2_FB15_Msk ETH_MAC_TXFIFO_IDLE 0x00000000U GPIO_BSRR_BS1_Msk (0x1U << GPIO_BSRR_BS1_Pos) RCC_APB1ENR_TIM12EN_Msk (0x1U << RCC_APB1ENR_TIM12EN_Pos) SDMMC_MAX_DATA_LENGTH 0x01FFFFFFU RTC_TSTR_MNU RTC_TSTR_MNU_Msk GPIO_BSRR_BS12_Pos (12U) RTC_BKP3R RTC_BKP3R_Msk FLASH_OPTCR1_nWRP_5 (0x020U << FLASH_OPTCR1_nWRP_Pos) CAN_F2R2_FB9_Msk (0x1U << CAN_F2R2_FB9_Pos) CAN_F5R1_FB27_Msk (0x1U << CAN_F5R1_FB27_Pos) USART_CR2_LBDIE_Pos (6U) SDIO_CLKCR_PWRSAV_Pos (9U) GPIO_AFRL_AFSEL0_Pos (0U) CAN_RDL0R_DATA2_Pos (16U) RCC_PERIPHCLK_SAI1 0x00000004U DCMI_CR_HSPOL_Pos (6U) CAN_FS1R_FSC21_Msk (0x1U << CAN_FS1R_FSC21_Pos) __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET CAN_MCR_RESET_Msk (0x1U << CAN_MCR_RESET_Pos) DCMI_RIS_ERR_RIS_Msk (0x1U << DCMI_RIS_ERR_RIS_Pos) USART_DR_DR USART_DR_DR_Msk CAN_F2R1_FB8_Pos (8U) __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE SAI_xFRCR_FRL_7 (0x80U << SAI_xFRCR_FRL_Pos) __GCC_ATOMIC_LONG_LOCK_FREE 2 RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk SDIO_IT_SDIOIT SDIO_STA_SDIOIT SPI_CR2_RXDMAEN_Msk (0x1U << SPI_CR2_RXDMAEN_Pos) __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE USART_SR_NE_Msk (0x1U << USART_SR_NE_Pos) CAN_F1R2_FB28_Pos (28U) ADC_IRQn TIM_CHANNEL_2 0x00000004U CAN_F3R1_FB22 CAN_F3R1_FB22_Msk EXTI_PR_PR4_Pos (4U) RCC_APB1LPENR_TIM4LPEN_Msk (0x1U << RCC_APB1LPENR_TIM4LPEN_Pos) __OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUT CAN_F6R1_FB22_Pos (22U) CAN_FS1R_FSC23 CAN_FS1R_FSC23_Msk CAN_F8R2_FB29_Msk (0x1U << CAN_F8R2_FB29_Pos) __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOBLPEN)) RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk __HAL_RCC_CEC_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN); UNUSED(tmpreg); } while(0U) __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED CAN_F6R2_FB29 CAN_F6R2_FB29_Msk PWR_CR_FMSSR PWR_CR_FMSSR_Msk GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPD12 FLASH_ACR_BYTE2_ADDRESS_Msk (0x40023C03U << FLASH_ACR_BYTE2_ADDRESS_Pos) I2C_OAR1_ADD9_Pos (9U) CAN_F3R2_FB5_Pos (5U) CAN_F5R2_FB0_Msk (0x1U << CAN_F5R2_FB0_Pos) PWR_CSR_BRR_Pos (3U) USB_OTG_GRXFSIZ_RXFD_Pos (0U) SYSCFG_EXTICR2_EXTI7_PB 0x1000U SPI_CR2_RXDMAEN_Pos (0U) CEC_CR_TXEOM_Msk (0x1U << CEC_CR_TXEOM_Pos) _CLOCKID_T_DECLARED  RCC_APB2LPENR_ADC3LPEN_Pos (10U) __HAL_RCC_TIM8_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN)) SYSCFG_EXTICR1_EXTI2_Msk (0xFU << SYSCFG_EXTICR1_EXTI2_Pos) RCC_PLLSAICFGR_PLLSAIQ_1 (0x2U << RCC_PLLSAICFGR_PLLSAIQ_Pos) TIM_ICPSC_DIV2 (TIM_CCMR1_IC1PSC_0) USB_OTG_HPRT_PCDET_Msk (0x1U << USB_OTG_HPRT_PCDET_Pos) __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET DMA_LIFCR_CHTIF1_Msk (0x1U << DMA_LIFCR_CHTIF1_Pos) DAC_SR_DMAUDR1_Msk (0x1U << DAC_SR_DMAUDR1_Pos) RCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk UINT32_MAX (__UINT32_MAX__) CAN_F1R2_FB6_Msk (0x1U << CAN_F1R2_FB6_Pos) GPIO_OSPEEDR_OSPEED5_1 (0x2U << GPIO_OSPEEDR_OSPEED5_Pos) RCC_APB1ENR_UART4EN_Msk (0x1U << RCC_APB1ENR_UART4EN_Pos) I2C_SR1_RXNE_Pos (6U) RCC_PLLCFGR_PLLN_8 (0x100U << RCC_PLLCFGR_PLLN_Pos) __INT8_TYPE__ signed char USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080U << USB_OTG_DTHRCTL_RXTHRLEN_Pos) CAN_F6R1_FB16_Pos (16U) CAN_TI2R_EXID CAN_TI2R_EXID_Msk __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE EXTI_FTSR_TR19_Pos (19U) FLASH_ERROR_MIS HAL_FLASH_ERROR_MIS DMA_NORMAL 0x00000000U __HAL_DBGMCU_UNFREEZE_TIM10() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM10_STOP)) ADC_SQR2_SQ7_3 (0x08U << ADC_SQR2_SQ7_Pos) __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_DISABLE_IT() __LFRACT_IBIT__ 0 CAN_F2R2_FB11_Msk (0x1U << CAN_F2R2_FB11_Pos) QUADSPI_CCR_ABSIZE_1 (0x2U << QUADSPI_CCR_ABSIZE_Pos) __HAL_RCC_GPIOB_IS_CLK_ENABLED() ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOBEN)) != RESET) FMPI2C_OAR2_OA2_Pos (1U) USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk ADC_SMPR2_SMP6_Pos (18U) CSSON_BitNumber RCC_CSSON_BIT_NUMBER __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk __ARMEL__ 1 _IOFBF 0 DMA_SxCR_MINC_Pos (10U) RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk _SYS__STDINT_H  SYSCFG_EXTICR1_EXTI3_PJ 0x9000U CAN_F13R1_FB1_Pos (1U) SDIO_MASK_TXACTIE_Msk (0x1U << SDIO_MASK_TXACTIE_Pos) __ARM_ARCH 7 GPIO_BSRR_BS7_Pos (7U) RCC_APB1LPENR_TIM6LPEN_Msk (0x1U << RCC_APB1LPENR_TIM6LPEN_Pos) CAN_F8R2_FB15 CAN_F8R2_FB15_Msk INTMAX_MIN (-INTMAX_MAX - 1) CAN_FS1R_FSC27_Pos (27U) __HAL_RCC_RTC_ENABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE) TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk CAN_F1R2_FB10 CAN_F1R2_FB10_Msk SDIO_DCTRL_RWSTART_Msk (0x1U << SDIO_DCTRL_RWSTART_Pos) SAI_xSLOTR_FBOFF_2 (0x04U << SAI_xSLOTR_FBOFF_Pos) RCC_PLLCFGR_PLLM_0 (0x01U << RCC_PLLCFGR_PLLM_Pos) GPIO_ODR_OD15 GPIO_ODR_OD15_Msk TIM_DMA_ID_CC4 ((uint16_t)0x0004) _REENT_SIGNAL_BUF(ptr) ((ptr)->_new._reent._signal_buf) GPIO_PIN_0 ((uint16_t)0x0001) RTC_DR_YT_1 (0x2U << RTC_DR_YT_Pos) RTC_ALRMAR_DT_0 (0x1U << RTC_ALRMAR_DT_Pos) CAN_F11R1_FB26 CAN_F11R1_FB26_Msk USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk FMC_BWTR3_DATAST_Pos (8U) DMA_HISR_HTIF7_Msk (0x1U << DMA_HISR_HTIF7_Pos) EXTI_IMR_MR22_Msk (0x1U << EXTI_IMR_MR22_Pos) I2C_CR1_SMBTYPE_Pos (3U) __STDC__ 1 CAN_F12R2_FB17 CAN_F12R2_FB17_Msk LSE_STARTUP_TIMEOUT ((uint32_t)5000U) RCC_PLLSAICFGR_PLLSAIQ_Pos (24U) CAN_F8R1_FB26_Pos (26U) CAN_F0R2_FB3_Msk (0x1U << CAN_F0R2_FB3_Pos) SDIO_FLAG_CTIMEOUT SDIO_STA_CTIMEOUT FMC_PCR_TCLR_Msk (0xFU << FMC_PCR_TCLR_Pos) EXTI_SWIER_SWIER22_Pos (22U) SAI_xCR2_MUTE_Msk (0x1U << SAI_xCR2_MUTE_Pos) RCC_APB1RSTR_DACRST_Pos (29U) SPDIFRX_SR_OVR SPDIFRX_SR_OVR_Msk IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F6R1_FB17_Msk (0x1U << CAN_F6R1_FB17_Pos) USB_OTG_GOTGINT_IDCHNG_Pos (20U) CAN_MSR_SAMP_Pos (10U) GPIO_PUPDR_PUPDR3_1 GPIO_PUPDR_PUPD3_1 GPIO_MODER_MODE4_Pos (8U) SDIO_MASK_TXACTIE_Pos (12U) RCC_CFGR_PPRE1_DIV1 0x00000000U __CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLED FMC_SDRTR_CRE_Pos (0U) EXTI_EMR_MR18 EXTI_EMR_MR18_Msk QUADSPI_CR_TEIE_Pos (16U) RTC_TR_HU_3 (0x8U << RTC_TR_HU_Pos) SDIO_MASK_SDIOITIE SDIO_MASK_SDIOITIE_Msk FMC_SDTR1_TRCD_1 (0x2U << FMC_SDTR1_TRCD_Pos) CAN_MCR_DBF_Pos (16U) IS_SDIO_CPSM(CPSM) (((CPSM) == SDIO_CPSM_DISABLE) || ((CPSM) == SDIO_CPSM_ENABLE)) USB_OTG_DIEPMSK_TOM_Pos (3U) _UID_T_DECLARED  FMC_BWTR2_BUSTURN_3 (0x8U << FMC_BWTR2_BUSTURN_Pos) CAN_SJW_3TQ ((uint32_t)CAN_BTR_SJW_1) _iobs USART_CR1_WAKE USART_CR1_WAKE_Msk TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk I2C3 ((I2C_TypeDef *) I2C3_BASE) GPIO_ODR_OD13_Msk (0x1U << GPIO_ODR_OD13_Pos) SDIO_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFU << SDIO_FIFOCNT_FIFOCOUNT_Pos) RCC_PLLCFGR_PLLM_1 (0x02U << RCC_PLLCFGR_PLLM_Pos) RCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk CAN_F8R1_FB30 CAN_F8R1_FB30_Msk GPIO_BRR_BR6 GPIO_BRR_BR6_Msk EXTI_SWIER_SWIER16_Pos (16U) QUADSPI_CCR_ABMODE_Msk (0x3U << QUADSPI_CCR_ABMODE_Pos) __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE RTC_ALRMAR_HU_Msk (0xFU << RTC_ALRMAR_HU_Pos) RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk SYSCFG_EXTICR2_EXTI4_PD 0x0003U _stdin DMA_SxNDT_6 (0x0040U << DMA_SxNDT_Pos) FLASH_OPTCR_nWRP_9 0x02000000U GPIO_PUPDR_PUPDR15_1 GPIO_PUPDR_PUPD15_1 DCKCFGR2 __UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE PTRDIFF_MAX (__PTRDIFF_MAX__) CAN_F11R2_FB5_Msk (0x1U << CAN_F11R2_FB5_Pos) CAN_F10R1_FB21 CAN_F10R1_FB21_Msk RCC_PERIPHCLK_SDIO 0x00000200U CAN_MSR_TXM CAN_MSR_TXM_Msk GPIO_OTYPER_OT8_Msk (0x1U << GPIO_OTYPER_OT8_Pos) RTC_PRER_PREDIV_A_Pos (16U) CAN_F7R2_FB12_Pos (12U) DMA_HIFCR_CTEIF4_Pos (3U) USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) FMPI2C_PECR_PEC_Pos (0U) __ALIGN_BEGIN  GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk CAN_F13R1_FB15 CAN_F13R1_FB15_Msk RCC_CIR_LSERDYF_Msk (0x1U << RCC_CIR_LSERDYF_Pos) CAN_F11R1_FB13_Pos (13U) DWT ((DWT_Type *) DWT_BASE ) __unlocks(...) __lock_annotate(unlock_function(__VA_ARGS__)) DWT_MASK_MASK_Pos 0U USB_OTG_GUSBCFG_ULPIIPD_Pos (25U) __CM4_CMSIS_VERSION_MAIN (0x04U) USB_OTG_DOEPMSK_OTEPDM_Pos (4U) DMA_HIFCR_CHTIF4_Pos (4U) HAL_FLASH_ERROR_PGS 0x00000002U __WCHAR_T  UART_OVERSAMPLING_16 0x00000000U EXTI_IMR_MR14_Msk (0x1U << EXTI_IMR_MR14_Pos) CAN_F9R1_FB7 CAN_F9R1_FB7_Msk EXTI_SWIER_SWIER17_Msk (0x1U << EXTI_SWIER_SWIER17_Pos) RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFU << RCC_PLLI2SCFGR_PLLI2SN_Pos) __FRACT_MAX__ 0X7FFFP-15R __HAL_RCC_TIM2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET) CAN_IER_FMPIE1_Msk (0x1U << CAN_IER_FMPIE1_Pos) SDMMC_SINGLE_BUS_SUPPORT 0x00010000U CAN_F4R2_FB0_Msk (0x1U << CAN_F4R2_FB0_Pos) IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) || ((CHANNEL) == DMA_CHANNEL_1) || ((CHANNEL) == DMA_CHANNEL_2) || ((CHANNEL) == DMA_CHANNEL_3) || ((CHANNEL) == DMA_CHANNEL_4) || ((CHANNEL) == DMA_CHANNEL_5) || ((CHANNEL) == DMA_CHANNEL_6) || ((CHANNEL) == DMA_CHANNEL_7)) __COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLE EXTI_RTSR_TR4_Msk (0x1U << EXTI_RTSR_TR4_Pos) GPIO_ODR_OD5 GPIO_ODR_OD5_Msk EXTI_EMR_MR14_Msk (0x1U << EXTI_EMR_MR14_Pos) ADC_SQR1_SQ14_1 (0x02U << ADC_SQR1_SQ14_Pos) __HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESET USB_OTG_GLPMCFG_LPMEN_Msk (0x1U << USB_OTG_GLPMCFG_LPMEN_Pos) USB_OTG_GUSBCFG_ULPIAR_Pos (18U) PWR_CSR_SBF_Msk (0x1U << PWR_CSR_SBF_Pos) RTC_ALRMBR_ST_Pos (4U) USB_OTG_DIEPTSIZ_MULCNT_Pos (29U) ADC_SQR2_SQ9_0 (0x01U << ADC_SQR2_SQ9_Pos) QUADSPI_CCR_IMODE_1 (0x2U << QUADSPI_CCR_IMODE_Pos) ADC_CR1_AWDSGL_Msk (0x1U << ADC_CR1_AWDSGL_Pos) ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk IS_ALARM IS_RTC_ALARM CAN_F4R1_FB21 CAN_F4R1_FB21_Msk FMC_BTR1_CLKDIV_2 (0x4U << FMC_BTR1_CLKDIV_Pos) IS_TIM_CLOCKFILTER(ICFILTER) ((ICFILTER) <= 0x0FU) SPDIFRX_DR0_PT SPDIFRX_DR0_PT_Msk PHY_HALFDUPLEX_10M ((uint16_t)0x0000U) RCC_CFGR_I2SSRC_BB (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_I2SSRC_BIT_NUMBER * 4U)) RCC_DCKCFGR_I2S1SRC_1 (0x2U << RCC_DCKCFGR_I2S1SRC_Pos) IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8) || ((INSTANCE) == TIM9) || ((INSTANCE) == TIM10)|| ((INSTANCE) == TIM11)|| ((INSTANCE) == TIM12)|| ((INSTANCE) == TIM13)|| ((INSTANCE) == TIM14)) CAN_F9R2_FB22_Pos (22U) EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk POSITION_VAL(VAL) (__CLZ(__RBIT(VAL))) CAN_F4R2_FB31_Msk (0x1U << CAN_F4R2_FB31_Pos) RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk USB_OTG_DTHRCTL_ARPEN_Msk (0x1U << USB_OTG_DTHRCTL_ARPEN_Pos) BDRST_BitNumber RCC_BDRST_BIT_NUMBER ITM_TCR_DWTENA_Pos 3U CAN_F0R2_FB15 CAN_F0R2_FB15_Msk GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15 USB_OTG_GINTSTS_GINAKEFF_Pos (6U) QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1U << USB_OTG_GINTMSK_GINAKEFFM_Pos) CAN_FLAG_EPV (0x00000301U) USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk CAN_BTR_TS1_Msk (0xFU << CAN_BTR_TS1_Pos) EXTI_PR_PR1 EXTI_PR_PR1_Msk RTC_TSTR_HU_1 (0x2U << RTC_TSTR_HU_Pos) CEC_CFGR_SFTOPT CEC_CFGR_SFTOPT_Msk FMPI2C_CR2_AUTOEND_Msk (0x1U << FMPI2C_CR2_AUTOEND_Pos) ADC_CSR_JEOC3_Msk (0x1U << ADC_CSR_JEOC3_Pos) DMA_MBURST_INC8 ((uint32_t)DMA_SxCR_MBURST_1) ADC_SR_STRT ADC_SR_STRT_Msk __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE _cookie FMPI2C_CR2_AUTOEND FMPI2C_CR2_AUTOEND_Msk TIM_SR_CC3OF_Pos (11U) CAN_FFA1R_FFA25_Msk (0x1U << CAN_FFA1R_FFA25_Pos) GPIO_BSRR_BR9_Msk (0x1U << GPIO_BSRR_BR9_Pos) __ARM_ARCH_ISA_THUMB 2 CAN_F4R2_FB6_Pos (6U) CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1U << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) CAN_F13R2_FB19_Pos (19U) GPIO_PUPDR_PUPDR8_0 GPIO_PUPDR_PUPD8_0 __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE __COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLE TIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED IWDG_STOP_ACTIVE OB_IWDG_STOP_RUN DAC_DOR2_DACC2DOR_Pos (0U) CAN_F13R1_FB17_Pos (17U) FMPI2C_ISR_ADDCODE_Msk (0x7FU << FMPI2C_ISR_ADDCODE_Pos) FLASH_IT_EOP FLASH_CR_EOPIE FMPI2C_CR2_RD_WRN FMPI2C_CR2_RD_WRN_Msk __UINT16_MAX__ 0xffff CAN_BTR_LBKM_Pos (30U) CAN_F7R1_FB17 CAN_F7R1_FB17_Msk SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk GPIO_BRR_BR2_Pos (2U) CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk _EXPARM(name,proto) (* name) proto FMC_BTR1_DATLAT FMC_BTR1_DATLAT_Msk CAN_F0R1_FB12 CAN_F0R1_FB12_Msk DMA_MINC_ENABLE ((uint32_t)DMA_SxCR_MINC) SDIO_IT_CMDSENT SDIO_STA_CMDSENT RCC_LSION_BIT_NUMBER 0x00U SDIO_DCTRL_DTEN_Msk (0x1U << SDIO_DCTRL_DTEN_Pos) DCMI_CR_ENABLE_Msk (0x1U << DCMI_CR_ENABLE_Pos) __HAL_SPI_RESET_CRC SPI_RESET_CRC ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U CAN_F11R2_FB1_Pos (1U) __HAL_RCC_GPIOG_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN)) EXTI_PR_PR1_Msk (0x1U << EXTI_PR_PR1_Pos) __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET FMC_BTR3_DATAST_Msk (0xFFU << FMC_BTR3_DATAST_Pos) CAN_F3R2_FB19 CAN_F3R2_FB19_Msk ADC_CSR_AWD2 ADC_CSR_AWD2_Msk DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk CAN_F7R2_FB5_Pos (5U) GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk USB_OTG_DIEPDMA_DMAADDR_Pos (0U) __HAL_RCC_TIM5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM5LPEN)) FMC_BCR1_WFDIS_Pos (21U) FMC_BTR4_ACCMOD_1 (0x2U << FMC_BTR4_ACCMOD_Pos) CAN_F11R2_FB0 CAN_F11R2_FB0_Msk CAN_BS2_4TQ ((uint32_t)(CAN_BTR_TS2_1 | CAN_BTR_TS2_0)) CAN_F9R1_FB30 CAN_F9R1_FB30_Msk __HAL_RCC_UART5_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST)) GPIO_OSPEEDR_OSPEED4_Pos (8U) GPIO_ODR_OD9_Msk (0x1U << GPIO_ODR_OD9_Pos) __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN)) DCMI_ICR_OVF_ISC DCMI_ICR_OVR_ISC RCC_APB1ENR_USART2EN_Msk (0x1U << RCC_APB1ENR_USART2EN_Pos) CAN_TSR_TERR0_Pos (3U) USB_OTG_GAHBCFG_HBSTLEN_3 (0x5U << USB_OTG_GAHBCFG_HBSTLEN_Pos) USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk PWR_CSR_UDRDY_Pos (18U) __exported __attribute__((__visibility__("default"))) __USACCUM_MAX__ 0XFFFFP-8UHK _SYS_CDEFS_H_  CAN_F1R1_FB23_Pos (23U) __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)) CAN_F0R2_FB23_Msk (0x1U << CAN_F0R2_FB23_Pos) RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk ADC_SMPR2_SMP5_Msk (0x7U << ADC_SMPR2_SMP5_Pos) CAN_TI2R_RTR_Pos (1U) __wchb ADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGO CAN_F0R2_FB0_Pos (0U) CAN_RI0R_EXID_Pos (3U) __GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE __USACCUM_EPSILON__ 0x1P-8UHK RCC_APB1ENR_CAN2EN_Msk (0x1U << RCC_APB1ENR_CAN2EN_Pos) RCC_SYSCLK_DIV64 RCC_CFGR_HPRE_DIV64 __INT32_C(c) c ## L MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) CAN_FM1R_FBM14_Msk (0x1U << CAN_FM1R_FBM14_Pos) __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE __SACCUM_MIN__ (-0X1P7HK-0X1P7HK) SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL ) FMC_BWTR3_ADDHLD_Pos (4U) CAN_F4R2_FB11 CAN_F4R2_FB11_Msk RTC_TSTR_ST_0 (0x1U << RTC_TSTR_ST_Pos) DWT_FUNCTION_CYCMATCH_Pos 7U GPIO_MODER_MODER15_0 (0x1U << GPIO_MODER_MODER15_Pos) EXTI_PR_PR9_Msk (0x1U << EXTI_PR_PR9_Pos) CAN_F9R2_FB3 CAN_F9R2_FB3_Msk EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk QUADSPI_SR_TCF_Msk (0x1U << QUADSPI_SR_TCF_Pos) GPIO_PUPDR_PUPDR3_0 GPIO_PUPDR_PUPD3_0 __FLT64_HAS_QUIET_NAN__ 1 GPIO_MODER_MODE0_Pos (0U) RCC_CIR_PLLSAIRDYIE_Pos (14U) RTC_BKP0R_Msk (0xFFFFFFFFU << RTC_BKP0R_Pos) SAI_xCR1_SYNCEN_1 (0x2U << SAI_xCR1_SYNCEN_Pos) GPIO_AFRH_AFSEL14_1 (0x2U << GPIO_AFRH_AFSEL14_Pos) GPIO_PUPDR_PUPD4_1 (0x2U << GPIO_PUPDR_PUPD4_Pos) CAN_RDH0R_DATA5_Pos (8U) ETH_MMCTIR 0x00000108U RCC_APB2LPENR_SAI2LPEN_Pos (23U) CAN_F5R2_FB21_Msk (0x1U << CAN_F5R2_FB21_Pos) I2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk RCC_FLAG_MASK ((uint8_t)0x1FU) GPIO_MODER_MODE1_Msk (0x3U << GPIO_MODER_MODE1_Pos) SDIO_CLKCR_WIDBUS_0 (0x1U << SDIO_CLKCR_WIDBUS_Pos) TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk RCC_CFGR_MCO2PRE_Pos (27U) SAI_xCR1_MCKDIV_2 (0x4U << SAI_xCR1_MCKDIV_Pos) RCC_I2SAPB1CLKSOURCE_PLLSRC ((uint32_t)RCC_DCKCFGR_I2S1SRC) CAN_F6R1_FB30 CAN_F6R1_FB30_Msk TIM_CCMR1_IC2F_1 (0x2U << TIM_CCMR1_IC2F_Pos) USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk DMA_HIFCR_CTEIF6_Pos (19U) CMPCR_CMP_PD_BB (uint32_t)(PERIPH_BB_BASE + (CMPCR_OFFSET * 32U) + (CMP_PD_BIT_NUMBER * 4U)) CAN_RDL1R_DATA1_Pos (8U) HAL_SD_ERROR_RX_OVERRUN SDMMC_ERROR_RX_OVERRUN __DBL_MAX_10_EXP__ 308 QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFU << QUADSPI_LPTR_TIMEOUT_Pos) TIM_CR2_OIS3 TIM_CR2_OIS3_Msk SYSCFG_EXTICR4_EXTI13_PI 0x0008U UART_BRR_SAMPLING8(_PCLK_,_BAUD_) (((UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) << 4U) + ((UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0xF8U) << 1U)) + (UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0x07U)) __ULLFRACT_MIN__ 0.0ULLR PLLON_BitNumber RCC_PLLON_BIT_NUMBER CAN_F8R2_FB5 CAN_F8R2_FB5_Msk GPIO_PIN_12 ((uint16_t)0x1000) CAN_F9R1_FB26 CAN_F9R1_FB26_Msk GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk ADC_SQR3_SQ5_Msk (0x1FU << ADC_SQR3_SQ5_Pos) __INT_FAST8_MAX__ 0x7fffffff FLASH_TYPEERASE_MASSERASE 0x00000001U __UDQ_IBIT__ 0 FLASH_CR_SNB_Pos (3U) __USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET() (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_QSPIRST)) IS_PWR_REGULATOR_UNDERDRIVE(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_UNDERDRIVE_ON) || ((REGULATOR) == PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON)) RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk SPDIFRX_SR_OVR_Pos (3U) RCC_RTCCLKSOURCE_HSE_DIV18 0x00120300U EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk IS_OB_PCROP(SECTOR) ((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U)) SDIO_FLAG_RXDAVL SDIO_STA_RXDAVL FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WS SPI_CR1_BR_2 (0x4U << SPI_CR1_BR_Pos) FMPI2C_CR1_TXIE_Pos (1U) CAN_F11R1_FB23_Msk (0x1U << CAN_F11R1_FB23_Pos) CAN_F2R2_FB26_Msk (0x1U << CAN_F2R2_FB26_Pos) CAN_F3R1_FB27_Pos (27U) RCC_PLLSAICFGR_PLLSAIQ RCC_PLLSAICFGR_PLLSAIQ_Msk SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk FLASH_OPTCR_nWRP_Pos (16U) CAN_F9R1_FB27_Msk (0x1U << CAN_F9R1_FB27_Pos) CAN_F8R2_FB0_Msk (0x1U << CAN_F8R2_FB0_Pos) __guarded_by(x) __lock_annotate(guarded_by(x)) _SYS_TYPES_FD_SET  __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg))) USB_OTG_GUSBCFG_TRDT_3 (0x8U << USB_OTG_GUSBCFG_TRDT_Pos) RCC_CIR_HSIRDYIE_Msk (0x1U << RCC_CIR_HSIRDYIE_Pos) GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk CAN_F0R1_FB9_Pos (9U) SYSCFG_EXTICR4_EXTI14_Pos (8U) RCC_PLLI2S_SUPPORT  FMC_BWTR4_DATAST_5 (0x20U << FMC_BWTR4_DATAST_Pos) CAN_F4R2_FB6_Msk (0x1U << CAN_F4R2_FB6_Pos) USB_OTG_GRXSTSP_BCNT_Pos (4U) __OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHES _CAST_VOID (void) SPDIFRX_IMR_SYNCDIE SPDIFRX_IMR_SYNCDIE_Msk CAN_F7R2_FB7 CAN_F7R2_FB7_Msk RCC_APB2RSTR_TIM11RST_Pos (18U) DMA_SxFCR_FTH_Pos (0U) DMA_LISR_HTIF0_Msk (0x1U << DMA_LISR_HTIF0_Pos) __HAL_RCC_I2C1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C1LPEN)) USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos) SDIO_RESP2_CARDSTATUS2 SDIO_RESP2_CARDSTATUS2_Msk SPDIFRX_CR_RXDMAEN_Pos (2U) TIM_MASTERSLAVEMODE_DISABLE 0x00000000U RTC_TSDR_WDU_1 (0x2U << RTC_TSDR_WDU_Pos) FLASH_ACR_LATENCY_9WS 0x00000009U GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk RCC_CFGR_HPRE_3 (0x8U << RCC_CFGR_HPRE_Pos) TIM_CCMR1_OC1FE_Pos (2U) SDIO_CMDTIMEOUT 5000U IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || ((FREQ) == HAL_TICK_FREQ_100HZ) || ((FREQ) == HAL_TICK_FREQ_1KHZ)) __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk DCMI_CR_CM_Msk (0x1U << DCMI_CR_CM_Pos) IS_SDIO_RESP(RESP) (((RESP) == SDIO_RESP1) || ((RESP) == SDIO_RESP2) || ((RESP) == SDIO_RESP3) || ((RESP) == SDIO_RESP4)) CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk __GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk TIM_OSSR_DISABLE 0x00000000U FMPI2C_ISR_TC_Pos (6U) RCC_APB1RSTR_UART5RST_Pos (20U) RCC_PLLCFGR_PLLR_0 (0x1U << RCC_PLLCFGR_PLLR_Pos) I2C_DR_DR_Msk (0xFFU << I2C_DR_DR_Pos) __ADDR_1st_CYCLE ADDR_1ST_CYCLE CAN_F2R2_FB13_Pos (13U) GPIO_IDR_ID7 GPIO_IDR_ID7_Msk CAN_F8R1_FB16 CAN_F8R1_FB16_Msk HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCplt __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE RCC_PLLMUL_48 RCC_PLL_MUL48 GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk (0x3U << GPIO_PUPDR_PUPD10_Pos) FLASH_FLAG_WRPERR FLASH_SR_WRPERR __UINT_FAST8_TYPE__ unsigned int DWT_BASE (0xE0001000UL) ADC_CR1_JEOCIE_Pos (7U) EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk MPU_HFNMI_PRIVDEF (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) RCC_AHB1ENR_GPIOAEN_Pos (0U) GPIO_ODR_OD13 GPIO_ODR_OD13_Msk FMC_BTR2_DATAST_6 (0x40U << FMC_BTR2_DATAST_Pos) RCC_APB2LPENR_ADC1LPEN_Pos (8U) GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPD14 USB_OTG_GINTMSK_EOPFM_Msk (0x1U << USB_OTG_GINTMSK_EOPFM_Pos) HAL_SD_ERROR_INVALID_VOLTRANGE SDMMC_ERROR_INVALID_VOLTRANGE SDIO_MASK_TXDAVLIE SDIO_MASK_TXDAVLIE_Msk CAN_TDH0R_DATA7_Msk (0xFFU << CAN_TDH0R_DATA7_Pos) GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12 CAN_F6R2_FB11_Msk (0x1U << CAN_F6R2_FB11_Pos) CAN_F3R2_FB3_Msk (0x1U << CAN_F3R2_FB3_Pos) USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk RTC_TAFCR_TAMPFREQ_Msk (0x7U << RTC_TAFCR_TAMPFREQ_Pos) __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET __ARM_FEATURE_FP16_VECTOR_ARITHMETIC RCC_I2SAPB2CLKSOURCE_PLLSRC ((uint32_t)RCC_DCKCFGR_I2S2SRC) ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) CEC_ISR_SBPE_Pos (4U) _mbstate_t USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallback timerclear(tvp) ((tvp)->tv_sec = (tvp)->tv_usec = 0) FLASH_SECTOR_5 5U __SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLE SYSCFG_EXTICR2_EXTI6_PA 0x0000U CAN_F11R1_FB2_Pos (2U) __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13 TIM_CCER_CC3NP_Msk (0x1U << TIM_CCER_CC3NP_Pos) ADC_SMPR1_SMP17_2 (0x4U << ADC_SMPR1_SMP17_Pos) ADC_SQR2_SQ12_2 (0x04U << ADC_SQR2_SQ12_Pos) I2C_CR1_STOP I2C_CR1_STOP_Msk CAN_F0R1_FB14_Msk (0x1U << CAN_F0R1_FB14_Pos) FMC_PCR_TAR_Pos (13U) CAN_IER_SLKIE_Msk (0x1U << CAN_IER_SLKIE_Pos) CAN_FLAG_FOV1 (0x00000404U) SAI_xFRCR_FSALL_0 (0x01U << SAI_xFRCR_FSALL_Pos) CAN_FS1R_FSC7_Pos (7U) SDIO_FIFO_FIFODATA_Msk (0xFFFFFFFFU << SDIO_FIFO_FIFODATA_Pos) IS_TIM_OSSR_STATE(STATE) (((STATE) == TIM_OSSR_ENABLE) || ((STATE) == TIM_OSSR_DISABLE)) TIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING CAN_F0R2_FB30 CAN_F0R2_FB30_Msk __HAL_RCC_SPI2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI2LPEN)) DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk CAN_F9R1_FB5 CAN_F9R1_FB5_Msk GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10 CAN_F4R1_FB0 CAN_F4R1_FB0_Msk TPI_ACPR_PRESCALER_Msk (0x1FFFUL ) CEC_CFGR_SFT_Msk (0x7U << CEC_CFGR_SFT_Pos) CAN_F10R1_FB17_Pos (17U) USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk GPIO_OSPEEDR_OSPEED0_Pos (0U) SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U) SYSCFG_CMPCR_CMP_PD_Pos (0U) RTC_BKP19R_Pos (0U) QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk CAN_TSR_LOW CAN_TSR_LOW_Msk RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk CAN_F10R1_FB29_Pos (29U) HAL_CAN_ERROR_STF (0x00000008U) CAN_F12R2_FB1_Msk (0x1U << CAN_F12R2_FB1_Pos) EXTI_EMR_MR5_Msk (0x1U << EXTI_EMR_MR5_Pos) __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET DBGMCU_CR_DBG_STANDBY_Pos (2U) ADC_CR2_CONT_Pos (1U) SYSCFG_EXTICR4_EXTI14_PE 0x0400U ADC_SMPR2_SMP1_0 (0x1U << ADC_SMPR2_SMP1_Pos) CAN_F3R2_FB16_Msk (0x1U << CAN_F3R2_FB16_Pos) USB_OTG_GOTGINT_DBCDNE_Pos (19U) IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1) || ((DIV) == RCC_MCODIV_2) || ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || ((DIV) == RCC_MCODIV_5)) __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET CAN_F4R1_FB7 CAN_F4R1_FB7_Msk HAL_DeInit PWR_CSR_EWUP2_Pos (7U) SAI_xCLRFR_CMUTEDET_Pos (1U) FMC_BWTR4_ADDSET_Msk (0xFU << FMC_BWTR4_ADDSET_Pos) CAN_F2R2_FB0_Msk (0x1U << CAN_F2R2_FB0_Pos) SPDIFRX_IFCR_PERRCF SPDIFRX_IFCR_PERRCF_Msk TIM_SMCR_ETP_Msk (0x1U << TIM_SMCR_ETP_Pos) USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk _BIG_ENDIAN 4321 RTC_ALRMAR_HU_2 (0x4U << RTC_ALRMAR_HU_Pos) __ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE RCC_TIMPRES_ACTIVATED ((uint8_t)0x01) EXTI_FTSR_TR21_Pos (21U) RCC_APB1LPENR_I2C1LPEN_Msk (0x1U << RCC_APB1LPENR_I2C1LPEN_Pos) CAN_F9R1_FB11_Pos (11U) SDIO_STA_CTIMEOUT SDIO_STA_CTIMEOUT_Msk MPU_RBAR_VALID_Pos 4U RCC_LSE_LOWPOWER_MODE ((uint8_t)0x00) CAN_F9R2_FB21 CAN_F9R2_FB21_Msk DMA2_Stream2_IRQn __USFRACT_MIN__ 0.0UHR __trylocks_exclusive(...) __lock_annotate(exclusive_trylock_function(__VA_ARGS__)) CAN_F8R2_FB14_Msk (0x1U << CAN_F8R2_FB14_Pos) CAN_F3R2_FB26 CAN_F3R2_FB26_Msk CAN_F0R1_FB31_Msk (0x1U << CAN_F0R1_FB31_Pos) CAN_F12R1_FB27_Pos (27U) I2C_OAR1_ADD5_Msk (0x1U << I2C_OAR1_ADD5_Pos) USB_OTG_GCCFG_PWRDWN_Msk (0x1U << USB_OTG_GCCFG_PWRDWN_Pos) USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk __HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAG __HAL_UART_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE) CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUT CAN_F0R1_FB0_Pos (0U) QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE CAN_F13R2_FB9_Pos (9U) CAN_F3R1_FB9 CAN_F3R1_FB9_Msk SYSCFG_EXTICR1_EXTI1_PI 0x0080U __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET USB_OTG_HPRT_PTCTL_3 (0x8U << USB_OTG_HPRT_PTCTL_Pos) CAN_F8R1_FB18_Pos (18U) ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U CAN_F2R2_FB9 CAN_F2R2_FB9_Msk UART_DIV_SAMPLING8(_PCLK_,_BAUD_) (((_PCLK_)*25U)/(2U*(_BAUD_))) UINT32_C(x) __UINT32_C(x) CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 GPIO_ODR_ODR_5 GPIO_ODR_OD5 SYSCFG_EXTICR1_EXTI0_PH 0x0007U DMA_SxCR_DMEIE_Msk (0x1U << DMA_SxCR_DMEIE_Pos) TIM_TS_ITR2 0x00000020U CAN_F7R1_FB29 CAN_F7R1_FB29_Msk PWR_CSR_PVDO_Pos (2U) CAN_F13R1_FB7_Msk (0x1U << CAN_F13R1_FB7_Pos) USB_OTG_GINTSTS_WKUINT_Pos (31U) __USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET CAN_FA1R_FACT_Msk (0xFFFFFFFU << CAN_FA1R_FACT_Pos) EXTI_PR_PR17_Pos (17U) USB_OTG_GINTMSK_FSUSPM_Msk (0x1U << USB_OTG_GINTMSK_FSUSPM_Pos) WWDG_CFR_W_6 (0x40U << WWDG_CFR_W_Pos) FPU_MVFR0_Double_precision_Pos 8U USB_OTG_HCINT_AHBERR_Pos (2U) SDIO_MASK_TXFIFOFIE_Msk (0x1U << SDIO_MASK_TXFIFOFIE_Pos) I2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk CAN_F6R1_FB0 CAN_F6R1_FB0_Msk __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE USB_OTG_DCTL_SGONAK_Msk (0x1U << USB_OTG_DCTL_SGONAK_Pos) USB_OTG_GUSBCFG_PHYLPCS_Pos (15U) __HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLE CAN_F5R2_FB0 CAN_F5R2_FB0_Msk DBP_BitNumber DBP_BIT_NUMBER QUADSPI_SR_FLEVEL_Msk (0x3FU << QUADSPI_SR_FLEVEL_Pos) __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SYSCFGLPEN)) RTC_CALR_CALM_5 (0x020U << RTC_CALR_CALM_Pos) USB_OTG_GOTGCTL_BSESVLD_Msk (0x1U << USB_OTG_GOTGCTL_BSESVLD_Pos) CAN_FS1R_FSC15 CAN_FS1R_FSC15_Msk DMA_SxFCR_DMDIS_Msk (0x1U << DMA_SxFCR_DMDIS_Pos) CAN_F5R2_FB12 CAN_F5R2_FB12_Msk DMA_LIFCR_CDMEIF0_Msk (0x1U << DMA_LIFCR_CDMEIF0_Pos) FMC_BCR4_MWID_Pos (4U) __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE __CMSIS_GCC_OUT_REG(r) "=r" (r) SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk CAN_F8R2_FB31_Msk (0x1U << CAN_F8R2_FB31_Pos) SSCGR GPIO_MODER_MODE9_0 (0x1U << GPIO_MODER_MODE9_Pos) GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk __ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLED RCC_DCKCFGR2_FMPI2C1SEL RCC_DCKCFGR2_FMPI2C1SEL_Msk __have_long32 1 _wds CAN_F1R2_FB3 CAN_F1R2_FB3_Msk RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || ((INSTANCE) == DMA1_Stream1) || ((INSTANCE) == DMA1_Stream2) || ((INSTANCE) == DMA1_Stream3) || ((INSTANCE) == DMA1_Stream4) || ((INSTANCE) == DMA1_Stream5) || ((INSTANCE) == DMA1_Stream6) || ((INSTANCE) == DMA1_Stream7) || ((INSTANCE) == DMA2_Stream0) || ((INSTANCE) == DMA2_Stream1) || ((INSTANCE) == DMA2_Stream2) || ((INSTANCE) == DMA2_Stream3) || ((INSTANCE) == DMA2_Stream4) || ((INSTANCE) == DMA2_Stream5) || ((INSTANCE) == DMA2_Stream6) || ((INSTANCE) == DMA2_Stream7)) USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1U << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) RTC_BKP5R_Pos (0U) CAN_F0R2_FB16_Pos (16U) CAN_FS1R_FSC_Pos (0U) GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEED11 ITM_TCR_ITMENA_Pos 0U CAN_F13R1_FB26_Msk (0x1U << CAN_F13R1_FB26_Pos) USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk CAN_F0R1_FB27_Pos (27U) RTC_TSDR_WDU_0 (0x1U << RTC_TSDR_WDU_Pos) OB_WRP_SECTOR_6 0x00000040U MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) CAN_F4R2_FB2 CAN_F4R2_FB2_Msk DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk SDMMC_CMD_SET_BLOCKLEN ((uint8_t)16) _REENT_MBLEN_STATE(ptr) ((ptr)->_new._reent._mblen_state) CAN_F2R2_FB7_Pos (7U) USB_OTG_DPID_1 (0x2U << USB_OTG_DPID_Pos) SDIO_STA_DCRCFAIL_Msk (0x1U << SDIO_STA_DCRCFAIL_Pos) AWD2_EVENT ADC_AWD2_EVENT ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U _sign SDMMC_ERROR_CARD_ECC_DISABLED 0x00200000U USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk FLASH_ACR_DCEN_Pos (10U) RTC_CR_COE RTC_CR_COE_Msk USB_OTG_DIEPTXF_INEPTXSA_Pos (0U) __STM32F4xx_HAL_RCC_H  GPIO_AFRH_AFRH2_2 GPIO_AFRH_AFSEL10_2 IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || ((STATE) == DMA_PINC_DISABLE)) DAC_DHR12R1_DACC1DHR_Msk (0xFFFU << DAC_DHR12R1_DACC1DHR_Pos) SDIO_INIT_CLK_DIV ((uint8_t)0x76) CAN_F11R2_FB30_Pos (30U) USART_SR_FE USART_SR_FE_Msk USB_OTG_GRSTCTL_HSRST_Msk (0x1U << USB_OTG_GRSTCTL_HSRST_Pos) DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk CAN_F10R2_FB17_Msk (0x1U << CAN_F10R2_FB17_Pos) RCC_AHB1RSTR_GPIODRST_Msk (0x1U << RCC_AHB1RSTR_GPIODRST_Pos) ADC_SR_EOC_Pos (1U) USB_OTG_DIEPCTL_SNAK_Msk (0x1U << USB_OTG_DIEPCTL_SNAK_Pos) ETH_MMCTGFMSCCR 0x00000150U TIM_DMABASE_DIER 0x00000003U ETH_MMCTGFCR 0x00000168U RTC_CR_SUB1H_Msk (0x1U << RTC_CR_SUB1H_Pos) SAI_GCR_SYNCIN_1 (0x2U << SAI_GCR_SYNCIN_Pos) __UACCUM_MIN__ 0.0UK GPIO_BSRR_BR_0 GPIO_BSRR_BR0 FMC_PCR_ECCPS_1 (0x2U << FMC_PCR_ECCPS_Pos) CAN_F1R1_FB21_Msk (0x1U << CAN_F1R1_FB21_Pos) __UACCUM_FBIT__ 16 SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) _stdin_r(x) ((x)->_stdin) RCC_AHB1ENR_GPIOEEN_Msk (0x1U << RCC_AHB1ENR_GPIOEEN_Pos) CAN_F5R2_FB6_Pos (6U) CAN_F11R1_FB18 CAN_F11R1_FB18_Msk TIM_CCMR2_OC4M_2 (0x4U << TIM_CCMR2_OC4M_Pos) USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk GPIO_BSRR_BS_1 GPIO_BSRR_BS1 GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5 CAN_F5R1_FB27_Pos (27U) USART_CR3_IRLP_Msk (0x1U << USART_CR3_IRLP_Pos) CAN_F11R2_FB30 CAN_F11R2_FB30_Msk GPIO_MODER_MODE5_Msk (0x3U << GPIO_MODER_MODE5_Pos) SYSCFG_MEMRMP_SWP_FMC SYSCFG_MEMRMP_SWP_FMC_Msk TPI_FFCR_EnFCont_Pos 1U TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORD RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4 CAN_F13R2_FB17_Pos (17U) ADC_CCR_DELAY_Msk (0xFU << ADC_CCR_DELAY_Pos) ADC_CSR_JEOC2 ADC_CSR_JEOC2_Msk FMPI2C_ISR_NACKF_Pos (4U) I2C_OAR1_ADD2_Pos (2U) __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET __TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLED __DBL_HAS_QUIET_NAN__ 1 SPDIFRX_SR_FERR_Pos (6U) CAN_ESR_EPVF_Pos (1U) RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1 CAN_F13R2_FB18_Pos (18U) __ATOMIC_RELEASE 3 __ARM_ARCH_7EM__ 1 TIM_EGR_CC4G_Msk (0x1U << TIM_EGR_CC4G_Pos) I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk GPIO_AFRH_AFSEL12_0 (0x1U << GPIO_AFRH_AFSEL12_Pos) GPIO_MODER_MODER4_Msk (0x3U << GPIO_MODER_MODER4_Pos) QUADSPI_DCR_CKMODE_Pos (0U) CAN_FS1R_FSC25_Msk (0x1U << CAN_FS1R_FSC25_Pos) USB_OTG_GOTGINT_DBCDNE_Msk (0x1U << USB_OTG_GOTGINT_DBCDNE_Pos) USB_OTG_HCSPLT_HUBADDR_3 (0x08U << USB_OTG_HCSPLT_HUBADDR_Pos) CAN_F8R2_FB9_Msk (0x1U << CAN_F8R2_FB9_Pos) __LDBL_HAS_DENORM__ 1 GPIO_BRR_BR15 GPIO_BRR_BR15_Msk DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U) CAN_TDL0R_DATA1_Msk (0xFFU << CAN_TDL0R_DATA1_Pos) FMC_SDCR1_MWID_0 (0x1U << FMC_SDCR1_MWID_Pos) CAN_F5R2_FB16 CAN_F5R2_FB16_Msk RCC_AHB1RSTR_GPIOCRST_Pos (2U) RCC_AHB1ENR_GPIOAEN_Msk (0x1U << RCC_AHB1ENR_GPIOAEN_Pos) __ACCUM_MAX__ 0X7FFFFFFFP-15K CAN_F8R1_FB23 CAN_F8R1_FB23_Msk CAN_F8R1_FB17 CAN_F8R1_FB17_Msk RTC_BKP1R_Msk (0xFFFFFFFFU << RTC_BKP1R_Pos) QUADSPI_CR_FTHRES_3 (0x08U << QUADSPI_CR_FTHRES_Pos) CAN_F1R2_FB12 CAN_F1R2_FB12_Msk USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk PWR_EXTI_LINE_PVD ((uint32_t)EXTI_IMR_MR16) CAN_IER_FFIE1 CAN_IER_FFIE1_Msk TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEED15_1 RCC_BDRST_BIT_NUMBER 0x10U FMC_SDTR2_TWR_Pos (16U) RCC_CIR_PLLI2SRDYF_Msk (0x1U << RCC_CIR_PLLI2SRDYF_Pos) CAN_F4R2_FB25 CAN_F4R2_FB25_Msk USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U) __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET CAN_F9R2_FB21_Msk (0x1U << CAN_F9R2_FB21_Pos) CAN_FS1R_FSC7_Msk (0x1U << CAN_FS1R_FSC7_Pos) WWDG_CR_T_2 (0x04U << WWDG_CR_T_Pos) CAN_F10R1_FB13 CAN_F10R1_FB13_Msk ADC_SMPR1_SMP16_Pos (18U) PWR_PVDLEVEL_3 PWR_CR_PLS_LEV3 CAN_F5R1_FB30_Msk (0x1U << CAN_F5R1_FB30_Pos) CAN_BS1_1TQ (0x00000000U) CAN_F1R1_FB2 CAN_F1R1_FB2_Msk CAN_RI1R_EXID_Pos (3U) IS_TIM_CLEARINPUT_POLARITY(POLARITY) (((POLARITY) == TIM_CLEARINPUTPOLARITY_INVERTED) || ((POLARITY) == TIM_CLEARINPUTPOLARITY_NONINVERTED)) __FLT_DENORM_MIN__ 1.4012984643248171e-45F IS_I2S_INSTANCE IS_I2S_ALL_INSTANCE __HAL_RCC_SPI3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET) DMA2_Stream3_IRQn __DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLE USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFU << USB_OTG_HPTXFSIZ_PTXSA_Pos) FMC_BWTR1_DATAST_5 (0x20U << FMC_BWTR1_DATAST_Pos) CAN_F1R2_FB28_Msk (0x1U << CAN_F1R2_FB28_Pos) __DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESET SPI_SR_UDR_Msk (0x1U << SPI_SR_UDR_Pos) __hidden __attribute__((__visibility__("hidden"))) USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk CAN_F3R1_FB24_Msk (0x1U << CAN_F3R1_FB24_Pos) SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk RTC_ALRMBR_HT_Msk (0x3U << RTC_ALRMBR_HT_Pos) ADC_CR2_JEXTEN_0 (0x1U << ADC_CR2_JEXTEN_Pos) __TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLE CAN_F7R2_FB6_Msk (0x1U << CAN_F7R2_FB6_Pos) WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAA WINT_MAX (__WINT_MAX__) ADC_JDR1_JDATA_Msk (0xFFFFU << ADC_JDR1_JDATA_Pos) CAN_F9R1_FB6_Msk (0x1U << CAN_F9R1_FB6_Pos) USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk HAL_GetDEVID __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE GPIO_MODER_MODER14_Msk (0x3U << GPIO_MODER_MODER14_Pos) RCC_APB1ENR_SPI2EN_Pos (14U) TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 DCMI_CWSTRT_VST_Pos (16U) WWDG_CR_T WWDG_CR_T_Msk TIM_EGR_COMG TIM_EGR_COMG_Msk GPIO_AFRL_AFRL4_3 GPIO_AFRL_AFSEL4_3 DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEED12 CAN_F4R1_FB14 CAN_F4R1_FB14_Msk ADC_SQR3_SQ3_1 (0x02U << ADC_SQR3_SQ3_Pos) CAN_F3R1_FB15_Pos (15U) USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk TIM_OCFAST_ENABLE (TIM_CCMR1_OC1FE) CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk __PRAGMA_REDEFINE_EXTNAME 1 RCC_PLLI2SCFGR_PLLI2SQ_2 (0x4U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) CAN_F6R2_FB26_Msk (0x1U << CAN_F6R2_FB26_Pos) CAN_F10R2_FB20 CAN_F10R2_FB20_Msk __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN)) CAN_F0R1_FB4 CAN_F0R1_FB4_Msk SPDIFRX_IFCR_SYNCDCF_Msk (0x1U << SPDIFRX_IFCR_SYNCDCF_Pos) CAN_F6R2_FB11 CAN_F6R2_FB11_Msk CAN_F1R2_FB29 CAN_F1R2_FB29_Msk RCC_AHB3RSTR_QSPIRST_Pos (1U) CAN_F0R2_FB16 CAN_F0R2_FB16_Msk CAN_BTR_LBKM CAN_BTR_LBKM_Msk __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE DMA_FIFO_THRESHOLD_FULL ((uint32_t)DMA_SxFCR_FTH) QUADSPI_CCR_INSTRUCTION_7 (0x80U << QUADSPI_CCR_INSTRUCTION_Pos) FLASH_CR_SNB_2 (0x04U << FLASH_CR_SNB_Pos) GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEED9_1 QUADSPI_SR_SMF_Pos (3U) CAN_TDH0R_DATA4_Msk (0xFFU << CAN_TDH0R_DATA4_Pos) QUADSPI_CCR_INSTRUCTION_Pos (0U) __SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLE FMC_BCR4_MTYP FMC_BCR4_MTYP_Msk __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET EXTI_IMR_MR8_Msk (0x1U << EXTI_IMR_MR8_Pos) CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk USB_OTG_HPTXSTS_PTXQTOP_Pos (24U) RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1U << RCC_PLLCFGR_PLLSRC_HSE_Pos) __ULong SPDIFRX_DR0_U_Pos (26U) USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk USART_CR2_CLKEN_Msk (0x1U << USART_CR2_CLKEN_Pos) RCC_CKGATENR_SRAM_CKEN_Msk (0x1U << RCC_CKGATENR_SRAM_CKEN_Pos) TIM_CCMR2_IC4PSC_Msk (0x3U << TIM_CCMR2_IC4PSC_Pos) FMC_BTR4_BUSTURN_2 (0x4U << FMC_BTR4_BUSTURN_Pos) __LDBL_DIG__ 15 FMC_BTR3_ADDHLD_Msk (0xFU << FMC_BTR3_ADDHLD_Pos) GPIO_AF7_USART1 ((uint8_t)0x07) GPIO_AFRH_AFRH6_1 GPIO_AFRH_AFSEL14_1 CAN_RI1R_RTR CAN_RI1R_RTR_Msk USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk HAL_UART_ERROR_NONE 0x00000000U CAN_F3R2_FB27_Pos (27U) CEC_CFGR_BRDNOGEN_Msk (0x1U << CEC_CFGR_BRDNOGEN_Pos) RTC_ALRMAR_HT_Pos (20U) __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk I2C_CR1_PEC_Msk (0x1U << I2C_CR1_PEC_Pos) TIM_TIM5_RTC 0x000000C0U RCC_CFGR_SW_1 (0x2U << RCC_CFGR_SW_Pos) CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) CAN_MCR_AWUM_Msk (0x1U << CAN_MCR_AWUM_Pos) SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) CAN_F8R2_FB30 CAN_F8R2_FB30_Msk CAN_F4R1_FB16 CAN_F4R1_FB16_Msk CAN_FA1R_FACT17 CAN_FA1R_FACT17_Msk USB_OTG_GAHBCFG_PTXFELVL_Pos (8U) SDIO_IT_STBITERR SDIO_STA_STBITERR EXTI_EMR_EM8 EXTI_EMR_MR8 RCC_CFGR_MCO2_1 (0x2U << RCC_CFGR_MCO2_Pos) USB_OTG_GOTGCTL_EHEN_Msk (0x1U << USB_OTG_GOTGCTL_EHEN_Pos) GPIO_BSRR_BR11_Pos (27U) USB_OTG_GINTMSK_SOFM_Msk (0x1U << USB_OTG_GINTMSK_SOFM_Pos) SDIO_CLKCR_BYPASS_Pos (10U) IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV3) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV5) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV6) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV7) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV9) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV10) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV11) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV12) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV13) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV14) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV15) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV16) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV17) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV18) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV19) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV20) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV21) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV22) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV23) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV24) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV25) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV26) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV27) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV28) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV29) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV30) || ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV31)) UINTMAX_MAX (__UINTMAX_MAX__) USB_OTG_DIEPCTL_EPTYP_1 (0x2U << USB_OTG_DIEPCTL_EPTYP_Pos) USB_OTG_PCGCR_PHYSUSP_Pos (4U) CAN_FS1R_FSC16_Pos (16U) __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE SPDIFRX_DR0_C_Pos (27U) TIM_LOCKLEVEL_2 (TIM_BDTR_LOCK_1) CAN_F0R1_FB31 CAN_F0R1_FB31_Msk USART_CR3_RTSE_Msk (0x1U << USART_CR3_RTSE_Pos) PWR_CSR_UDRDY PWR_CSR_UDRDY_Msk FMC_BTR4_ACCMOD_Pos (28U) CAN_F3R2_FB14_Msk (0x1U << CAN_F3R2_FB14_Pos) IWDG_PR_PR_Msk (0x7U << IWDG_PR_PR_Pos) LPLVDS_BIT_NUMBER PWR_CR_LPLVDS_Pos DMA_HISR_FEIF7_Pos (22U) __HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCH EXTI_IMR_MR12_Msk (0x1U << EXTI_IMR_MR12_Pos) EXTI_FTSR_TR4_Pos (4U) GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6 FLASH_LATENCY_7 FLASH_ACR_LATENCY_7WS EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk PendSV_IRQn FMC_SDRTR_REIE_Pos (14U) CAN_F8R1_FB15_Pos (15U) OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTEN GPIO_MODER_MODER5_Msk (0x3U << GPIO_MODER_MODER5_Pos) EXTI_SWIER_SWIER11_Pos (11U) CAN_F10R1_FB0_Msk (0x1U << CAN_F10R1_FB0_Pos) FMC_BCR1_CCLKEN_Msk (0x1U << FMC_BCR1_CCLKEN_Pos) __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE SAI_xSLOTR_FBOFF_Msk (0x1FU << SAI_xSLOTR_FBOFF_Pos) RCC_CR_PLLSAION RCC_CR_PLLSAION_Msk _PARAMS(paramlist) paramlist RCC_CR_HSEON_Msk (0x1U << RCC_CR_HSEON_Pos) GPIO_AFRL_AFSEL0_Msk (0xFU << GPIO_AFRL_AFSEL0_Pos) MPU_RASR_B_Pos 16U CAN_TDL0R_DATA3_Msk (0xFFU << CAN_TDL0R_DATA3_Pos) UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLE FMPI2C_OAR1_OA1MODE_Pos (10U) EXTI_IMR_IM1 EXTI_IMR_MR1 PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLING EXTI_FTSR_TR5_Msk (0x1U << EXTI_FTSR_TR5_Pos) FLASH_SCALE1_LATENCY5_FREQ 150000000U TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk __GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLE ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk DMA_SxCR_CHSEL_1 0x04000000U CAN_F1R1_FB16 CAN_F1R1_FB16_Msk FMC_SDTR2_TMRD_1 (0x2U << FMC_SDTR2_TMRD_Pos) UART4_BASE (APB1PERIPH_BASE + 0x4C00U) RTC_AF2_SUPPORT  DAC_CR_MAMP2_2 (0x4U << DAC_CR_MAMP2_Pos) CoreDebug_DEMCR_VC_INTERR_Pos 9U __HAL_RCC_WWDG_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN)) RTC_ALRMBR_MSK3_Msk (0x1U << RTC_ALRMBR_MSK3_Pos) GPIO_MODER_MODE11_1 (0x2U << GPIO_MODER_MODE11_Pos) GPIO_AF7_SPDIFRX ((uint8_t)0x07) SAI_xSR_LFSDET_Msk (0x1U << SAI_xSR_LFSDET_Pos) RCC_DCKCFGR_SAI1SRC_0 (0x1U << RCC_DCKCFGR_SAI1SRC_Pos) CAN_F11R1_FB31 CAN_F11R1_FB31_Msk GPIO_AFRH_AFSEL9_2 (0x4U << GPIO_AFRH_AFSEL9_Pos) CAN_F9R1_FB22 CAN_F9R1_FB22_Msk DWT_FOLDCNT_FOLDCNT_Pos 0U CAN_FM1R_FBM5_Pos (5U) INT32_MIN (-__INT32_MAX__ - 1) CAN_F3R1_FB27 CAN_F3R1_FB27_Msk SysTick_CALIB_NOREF_Pos 31U TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk CAN_RDH0R_DATA7_Pos (24U) CAN_F7R2_FB16_Msk (0x1U << CAN_F7R2_FB16_Pos) EXTI_EMR_EM22 EXTI_EMR_MR22 TIM_DIER_CC2IE_Pos (2U) TIM_CCMR1_OC2CE_Msk (0x1U << TIM_CCMR1_OC2CE_Pos) CAN_F12R1_FB2_Pos (2U) I2C_FLTR_ANOFF I2C_FLTR_ANOFF_Msk FMC_BWTR2_ACCMOD_0 (0x1U << FMC_BWTR2_ACCMOD_Pos) DCMI_DR_BYTE2_Msk (0xFFU << DCMI_DR_BYTE2_Pos) CAN_TSR_RQCP2_Msk (0x1U << CAN_TSR_RQCP2_Pos) USB_OTG_GINTSTS_SRQINT_Pos (30U) FMC_BCR3_MUXEN_Pos (1U) DMA_SxCR_CT DMA_SxCR_CT_Msk GPIO_OSPEEDR_OSPEED1_0 (0x1U << GPIO_OSPEEDR_OSPEED1_Pos) CAN_F8R1_FB6_Pos (6U) RTC_BKP1R RTC_BKP1R_Msk DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk __ULFRACT_EPSILON__ 0x1P-32ULR CAN_F3R1_FB8_Pos (8U) SAI_xCLRFR_CFREQ_Msk (0x1U << SAI_xCLRFR_CFREQ_Pos) __HAL_RCC_CRC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET) CAN_F1R1_FB19_Msk (0x1U << CAN_F1R1_FB19_Pos) SPDIFRX_CR_WFA_Pos (14U) RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE __FBSDID(s) struct __hack I2C_FLTR_ANOFF_Pos (4U) FMC_BTR3_ADDSET_Pos (0U) USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk SDIO_MASK_TXDAVLIE_Pos (20U) FMC_PCR_TAR_Msk (0xFU << FMC_PCR_TAR_Pos) _REENT_RAND48_MULT(ptr) ((ptr)->_new._reent._r48._mult) DMA_HISR_TCIF7_Msk (0x1U << DMA_HISR_TCIF7_Pos) ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U __HAL_RCC_GPIOD_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET) _LOCK_RECURSIVE_T _LOCK_T CAN_F4R1_FB31_Msk (0x1U << CAN_F4R1_FB31_Pos) SDMMC_CMD_GO_IDLE_STATE ((uint8_t)0) __HAL_RCC_PLLSAI_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = DISABLE) __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1 RCC_CIR_PLLRDYF_Pos (4U) __FAST16  USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBER CAN_F11R1_FB9_Msk (0x1U << CAN_F11R1_FB9_Pos) GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEED4_1 I2C_SR1_SMBALERT_Pos (15U) DAC_CR_TSEL2_1 (0x2U << DAC_CR_TSEL2_Pos) RCC_CR_CSSON_Msk (0x1U << RCC_CR_CSSON_Pos) CAN_TDT1R_DLC_Pos (0U) APSR_GE_Msk (0xFUL << APSR_GE_Pos) FMC_BCR1_FACCEN_Pos (6U) DCMI_CR_ENABLE_Pos (14U) DMA_LISR_TEIF2_Pos (19U) TIM_SMCR_ETF_Pos (8U) FMC_BTR1_ADDHLD FMC_BTR1_ADDHLD_Msk RTC_TR_ST_2 (0x4U << RTC_TR_ST_Pos) FMC_SDCR2_RPIPE_1 (0x2U << FMC_SDCR2_RPIPE_Pos) CAN_F12R2_FB25_Msk (0x1U << CAN_F12R2_FB25_Pos) RCC_HSE_ON RCC_CR_HSEON ETH_MMCRFCECR 0x00000194U IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 32U)) __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE CoreDebug_DEMCR_VC_HARDERR_Pos 10U __USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE) __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 SDMMC_MAX_TRIAL 0x0000FFFFU CAN_F13R1_FB12_Pos (12U) DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk USB_OTG_HCFG_FSLSPCS_0 (0x1U << USB_OTG_HCFG_FSLSPCS_Pos) CAN_F10R1_FB0 CAN_F10R1_FB0_Msk USB_OTG_GLPMCFG_SNDLPM_Msk (0x1U << USB_OTG_GLPMCFG_SNDLPM_Pos) ADC_CCR_DELAY_3 (0x8U << ADC_CCR_DELAY_Pos) RCC_CIR_PLLRDYIE_Msk (0x1U << RCC_CIR_PLLRDYIE_Pos) CAN_F4R1_FB22 CAN_F4R1_FB22_Msk USB_OTG_GLPMCFG_L1RSMOK_Pos (16U) DMA_HISR_TCIF4_Msk (0x1U << DMA_HISR_TCIF4_Pos) __HAL_DBGMCU_FREEZE_TIM12() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM12_STOP)) FLASH_ERROR_NONE HAL_FLASH_ERROR_NONE RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk CAN_F1R1_FB0_Pos (0U) CAN_F9R2_FB19_Msk (0x1U << CAN_F9R2_FB19_Pos) CAN_F12R1_FB12_Msk (0x1U << CAN_F12R1_FB12_Pos) GPIO_BSRR_BR6_Pos (22U) DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk SYSCFG_EXTICR1_EXTI0_PK 0x000AU CAN_F1R1_FB11 CAN_F1R1_FB11_Msk SYSCFG_EXTICR2_EXTI5_PH 0x0070U RCC_RTCCLKSOURCE_HSE_DIV16 0x00100300U SPDIFRX_IFCR_OVRCF SPDIFRX_IFCR_OVRCF_Msk FLASH_LATENCY_15 FLASH_ACR_LATENCY_15WS RTC_ALRMBSSR_SS_Msk (0x7FFFU << RTC_ALRMBSSR_SS_Pos) RCC_AHB1LPENR_OTGHSLPEN_Msk (0x1U << RCC_AHB1LPENR_OTGHSLPEN_Pos) DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFU << DCMI_CWSTRT_HOFFCNT_Pos) RTC_TSDR_DT RTC_TSDR_DT_Msk FMC_BWTR1_ADDSET_1 (0x2U << FMC_BWTR1_ADDSET_Pos) RTC_TR_HT_Pos (20U) SYSCFG_EXTICR3_EXTI8_PD 0x0003U RCC_PLLI2SCFGR_PLLI2SN_1 (0x002U << RCC_PLLI2SCFGR_PLLI2SN_Pos) __ULACCUM_MIN__ 0.0ULK RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk ADC_SMPR2_SMP9_Msk (0x7U << ADC_SMPR2_SMP9_Pos) RCC_AHB3LPENR_QSPILPEN_Msk (0x1U << RCC_AHB3LPENR_QSPILPEN_Pos) _EXFUN(name,proto) name proto CoreDebug_DCRSR_REGSEL_Msk (0x1FUL ) RCC_APB1ENR_TIM4EN_Pos (2U) SYSCFG_EXTICR3_EXTI11_PB 0x1000U CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLE CAN_F10R2_FB28_Pos (28U) FLASH_KEY1 0x45670123U FMC_BTR1_ADDSET_Msk (0xFU << FMC_BTR1_ADDSET_Pos) __GNUCLIKE_BUILTIN_CONSTANT_P 1 USB_OTG_HCFG_FSLSS_Msk (0x1U << USB_OTG_HCFG_FSLSS_Pos) __HAL_RCC_UART4_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST)) GPIO_MODER_MODE5_Pos (10U) __HAL_TIM_SetCompare __HAL_TIM_SET_COMPARE GPIO_MODER_MODE9_Msk (0x3U << GPIO_MODER_MODE9_Pos) USART_CR1_UE_Pos (13U) ADC_CR1_OVRIE_Msk (0x1U << ADC_CR1_OVRIE_Pos) __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8 __HAL_RCC_SAI2_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI2RST)) __HAL_RCC_TIM8_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN); UNUSED(tmpreg); } while(0U) ADC_CR2_SWSTART_Msk (0x1U << ADC_CR2_SWSTART_Pos) DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE) USB_OTG_TX0FD_Pos (16U) __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTION TIM_FLAG_TRIGGER (TIM_SR_TIF) TIM_OR_ITR1_RMP_1 (0x2U << TIM_OR_ITR1_RMP_Pos) CAN_F0R2_FB8_Pos (8U) GPIO_PUPDR_PUPD8_1 (0x2U << GPIO_PUPDR_PUPD8_Pos) __UACCUM_EPSILON__ 0x1P-16UK SPDIFRX_CSR_SOB_Msk (0x1U << SPDIFRX_CSR_SOB_Pos) CAN_F13R1_FB2_Msk (0x1U << CAN_F13R1_FB2_Pos) RCC_APB2ENR_ADC2EN_Msk (0x1U << RCC_APB2ENR_ADC2EN_Pos) CAN_FM1R_FBM3_Msk (0x1U << CAN_FM1R_FBM3_Pos) _REENT_ASCTIME_BUF(ptr) ((ptr)->_new._reent._asctime_buf) TIM_SR_BIF_Msk (0x1U << TIM_SR_BIF_Pos) RTC_CR_REFCKON_Msk (0x1U << RTC_CR_REFCKON_Pos) __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET USART_CR3_DMAR_Pos (6U) FMC_BWTR3_ADDHLD FMC_BWTR3_ADDHLD_Msk FPU_MVFR1_FP_HPFP_Pos 24U FMC_SDCMR_CTB2_Msk (0x1U << FMC_SDCMR_CTB2_Pos) SAI_xSR_LFSDET_Pos (6U) __HAL_DBGMCU_FREEZE_TIM13() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM13_STOP)) SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITOR GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk SDIO_IT_DCRCFAIL SDIO_STA_DCRCFAIL PWR_CR_MRLVDS_Msk (0x1U << PWR_CR_MRLVDS_Pos) TIM_CR1_DIR TIM_CR1_DIR_Msk RCC_LSE_ON RCC_BDCR_LSEON __SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLED __volatile volatile __HAL_RCC_I2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET) USB_OTG_HCINT_NYET_Msk (0x1U << USB_OTG_HCINT_NYET_Pos) USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk RCC_CKGATENR_AHB2APB1_CKEN_Msk (0x1U << RCC_CKGATENR_AHB2APB1_CKEN_Pos) GPIO_LCKR_LCK3_Msk (0x1U << GPIO_LCKR_LCK3_Pos) TIM_DIER_CC1IE_Msk (0x1U << TIM_DIER_CC1IE_Pos) MPU_RASR_ENABLE_Msk (1UL ) RCC_DCKCFGR_PLLI2SDIVQ_Msk (0x1FU << RCC_DCKCFGR_PLLI2SDIVQ_Pos) SAI1 ((SAI_TypeDef *) SAI1_BASE) DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk DMA_HISR_TEIF4_Msk (0x1U << DMA_HISR_TEIF4_Pos) SDIO_DCTRL_RWSTART_Pos (8U) HAL_SD_ERROR_WRITE_PROT_VIOLATION SDMMC_ERROR_WRITE_PROT_VIOLATION FMC_BWTR4_ACCMOD_Msk (0x3U << FMC_BWTR4_ACCMOD_Pos) RCC_SSCGR_MODPER_Pos (0U) DCMI_ICR_ERR_ISC_Msk (0x1U << DCMI_ICR_ERR_ISC_Pos) SDIO_DCTRL_DTEN_Pos (0U) CAN_F3R2_FB7_Pos (7U) CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL ) CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk PWR_CR_ODEN PWR_CR_ODEN_Msk RCC_PLL_NONE ((uint8_t)0x00) CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) FMC_SDCR1_NC_Msk (0x3U << FMC_SDCR1_NC_Pos) RTC_DR_DU_0 (0x1U << RTC_DR_DU_Pos) RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk HAL_SD_ERROR_BLOCK_LEN_ERR SDMMC_ERROR_BLOCK_LEN_ERR RCC_DCKCFGR_PLLSAIDIVQ_1 (0x02U << RCC_DCKCFGR_PLLSAIDIVQ_Pos) DMA_HIFCR_CFEIF6_Pos (16U) __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET) TPI_FIFO1_ETM_bytecount_Pos 24U SDIO_ICR_DCRCFAILC_Msk (0x1U << SDIO_ICR_DCRCFAILC_Pos) IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) || ((SOURCE) == RCC_PLLSOURCE_HSE)) CAN_F11R1_FB27_Msk (0x1U << CAN_F11R1_FB27_Pos) CAN_F4R1_FB26 CAN_F4R1_FB26_Msk __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE FMC_BTR4_DATAST_3 (0x08U << FMC_BTR4_DATAST_Pos) CAN_FLAG_BOF (0x00000302U) GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEED5_0 MCHDLYCR_BSCKSEL_BB (uint32_t)(PERIPH_BB_BASE + (MCHDLYCR_OFFSET * 32U) + (BSCKSEL_BIT_NUMBER * 4U)) FMC_BTR1_ACCMOD_Pos (28U) CAN_F6R1_FB26_Pos (26U) ADC_SMPR1_SMP13_0 (0x1U << ADC_SMPR1_SMP13_Pos) RCC_CLK48CLKSOURCE_PLLSAIP ((uint32_t)RCC_DCKCFGR2_CK48MSEL) SDMMC_CMD_HS_BUSTEST_WRITE ((uint8_t)19) RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk GPIO_LCKR_LCKK_Pos (16U) PWR_CR_PVDE_Msk (0x1U << PWR_CR_PVDE_Pos) CAN_F8R2_FB2_Pos (2U) SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk __HAL_RCC_SPI4_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET) __HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLE RTC_ALRMAR_DT_1 (0x2U << RTC_ALRMAR_DT_Pos) CAN_F3R1_FB22_Pos (22U) SPDIFRX_DR1_PT_Msk (0x3U << SPDIFRX_DR1_PT_Pos) __HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG RTC_ISR_INIT RTC_ISR_INIT_Msk CAN_F10R2_FB29 CAN_F10R2_FB29_Msk __DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESET FLASH_OPTCR_DB1M FLASH_OPTCR_DB1M_Msk __STM32F4xx_HAL_DMA_EX_H  __UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLE CAN_F2R1_FB26_Msk (0x1U << CAN_F2R1_FB26_Pos) __HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUS __ULLACCUM_MIN__ 0.0ULLK FMC_SDCR2_NB_Pos (6U) RTC_SSR_SS_Pos (0U) __DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE __HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALER CAN_TSR_LOW0 CAN_TSR_LOW0_Msk SAI_xCR1_MONO SAI_xCR1_MONO_Msk USB_OTG_GLPMCFG_REMWAKE_Pos (6U) HAL_SD_ERROR_BAD_ERASE_PARAM SDMMC_ERROR_BAD_ERASE_PARAM RTC_CALIBR_DC_Pos (0U) SPDIFRX_DR1_DRNL1 SPDIFRX_DR1_DRNL1_Msk QUADSPI_CCR_FMODE_Pos (26U) FMC_BWTR3_DATAST_4 (0x10U << FMC_BWTR3_DATAST_Pos) __INT_LEAST32_WIDTH__ 32 SDMMC_CMD_NO_CMD ((uint8_t)64) FMC_PCR_ECCPS_2 (0x4U << FMC_PCR_ECCPS_Pos) CRC_IDR_IDR_Msk (0xFFU << CRC_IDR_IDR_Pos) UART_FLAG_RXNE ((uint32_t)USART_SR_RXNE) __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET RTC_TAFCR_TAMPFREQ RTC_TAFCR_TAMPFREQ_Msk CAN_F3R1_FB16_Pos (16U) QUADSPI_CCR_IMODE_Msk (0x3U << QUADSPI_CCR_IMODE_Pos) __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE TIM_CCMR1_OC1M_2 (0x4U << TIM_CCMR1_OC1M_Pos) RCC_DCKCFGR2_SPDIFRXSEL_Pos (29U) ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U RCC_BDCR_BDRST_Msk (0x1U << RCC_BDCR_BDRST_Pos) CAN_F7R1_FB24_Msk (0x1U << CAN_F7R1_FB24_Pos) IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1) USB_OTG_HPTXSTS_PTXQSAV_7 (0x80U << USB_OTG_HPTXSTS_PTXQSAV_Pos) ADC_CR1_AWDSGL_Pos (9U) CAN_RI0R_IDE CAN_RI0R_IDE_Msk SPDIFRX_CR_VMSK_Pos (7U) __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE USB_OTG_GUSBCFG_SRPCAP_Pos (8U) __DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLED CAN_F10R2_FB31 CAN_F10R2_FB31_Msk EXTI_IMR_MR6 EXTI_IMR_MR6_Msk ADC_SQR2_SQ9_Msk (0x1FU << ADC_SQR2_SQ9_Pos) ADC_CR2_JEXTSEL_2 (0x4U << ADC_CR2_JEXTSEL_Pos) USB_OTG_HPTXSTS_PTXQSAV_1 (0x02U << USB_OTG_HPTXSTS_PTXQSAV_Pos) RCC_CFGR_PPRE1_1 (0x2U << RCC_CFGR_PPRE1_Pos) CAN_F5R1_FB4_Msk (0x1U << CAN_F5R1_FB4_Pos) SDIO_CMD_WAITRESP_1 (0x2U << SDIO_CMD_WAITRESP_Pos) USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk RTC_CR_TSIE RTC_CR_TSIE_Msk DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) __HAL_TIM_ENABLE_IT(__HANDLE__,__INTERRUPT__) ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__)) SAI_xCR2_MUTEVAL_Msk (0x1U << SAI_xCR2_MUTEVAL_Pos) USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk FMC_BWTR2_ADDHLD_Pos (4U) INAK_TIMEOUT CAN_TIMEOUT_VALUE GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk SPI_CR1_BR_1 (0x2U << SPI_CR1_BR_Pos) DMA_SxCR_PL_1 (0x2U << DMA_SxCR_PL_Pos) EXTI_IMR_IM12 EXTI_IMR_MR12 FMC_BCR4_MUXEN FMC_BCR4_MUXEN_Msk EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk USB_OTG_GINTMSK_WUIM_Msk (0x1U << USB_OTG_GINTMSK_WUIM_Pos) RCC_SDMMC1CLKSOURCE_CLK48 RCC_SDIOCLKSOURCE_CK48 __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPDIFRXLPEN)) FMC_BWTR1_ACCMOD_1 (0x2U << FMC_BWTR1_ACCMOD_Pos) FMC_SDCR1_RBURST_Msk (0x1U << FMC_SDCR1_RBURST_Pos) RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk CAN_MSR_WKUI_Pos (3U) RCC_DCKCFGR2_FMPI2C1SEL_1 (0x2U << RCC_DCKCFGR2_FMPI2C1SEL_Pos) FMC_BTR3_CLKDIV_0 (0x1U << FMC_BTR3_CLKDIV_Pos) DMA2 ((DMA_TypeDef *) DMA2_BASE) CEC_IER_RXACKEIE_Pos (6U) __HA_FBIT__ 7 CAN_F4R1_FB29_Msk (0x1U << CAN_F4R1_FB29_Pos) CAN_F12R2_FB27 CAN_F12R2_FB27_Msk __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE STM32F4  EXTI_EMR_MR13_Msk (0x1U << EXTI_EMR_MR13_Pos) TIM_DMABase_RCR TIM_DMABASE_RCR EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_TOM_Pos) TIM_DCR_DBL_3 (0x08U << TIM_DCR_DBL_Pos) USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk ADC_SMPR1_SMP18_Msk (0x7U << ADC_SMPR1_SMP18_Pos) I2C_TRISE_TRISE I2C_TRISE_TRISE_Msk ADC_CR1_AWDCH_0 (0x01U << ADC_CR1_AWDCH_Pos) DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk IPSR_ISR_Pos 0U TIM_EGR_CC2G_Pos (2U) GPIO_IDR_IDR_14 GPIO_IDR_ID14 ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk SPDIFRX_DIR_THI SPDIFRX_DIR_THI_Msk _DEV_T_DECLARED  GPIO_AFRL_AFSEL4_Msk (0xFU << GPIO_AFRL_AFSEL4_Pos) __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL)) SPDIFRX_IMR_SYNCDIE_Pos (5U) IS_TIM_OCN_POLARITY(POLARITY) (((POLARITY) == TIM_OCNPOLARITY_HIGH) || ((POLARITY) == TIM_OCNPOLARITY_LOW)) __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1 CAN_FFA1R_FFA7_Msk (0x1U << CAN_FFA1R_FFA7_Pos) GPIO_PUPDR_PUPD1_Pos (2U) TIM_SR_CC2OF_Msk (0x1U << TIM_SR_CC2OF_Pos) DCMI_MISR_FRAME_MIS DCMI_MIS_FRAME_MIS ADC_CR2_DMA_Msk (0x1U << ADC_CR2_DMA_Pos) CAN_F4R1_FB1_Msk (0x1U << CAN_F4R1_FB1_Pos) RCC_APB1LPENR_TIM12LPEN_Pos (6U) FMC_SDSR_MODES1_Pos (1U) ITM_IMCR_INTEGRATION_Pos 0U __HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUE DAC_CR_DMAEN1_Msk (0x1U << DAC_CR_DMAEN1_Pos) RTC_CR_BKP RTC_CR_BKP_Msk SDIO_ICR_RXOVERRC_Msk (0x1U << SDIO_ICR_RXOVERRC_Pos) RTC_TR_HU_0 (0x1U << RTC_TR_HU_Pos) __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE SYSCFG_EXTICR2_EXTI5_PJ 0x0090U CAN_F13R2_FB3 CAN_F13R2_FB3_Msk USB_OTG_HS_MAX_IN_ENDPOINTS 8U CoreDebug_DHCSR_C_HALT_Pos 1U RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSE CAN_F0R1_FB7_Msk (0x1U << CAN_F0R1_FB7_Pos) CAN_F8R2_FB27 CAN_F8R2_FB27_Msk GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEED0_0 __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4 FMC_SDCMR_NRFS_Msk (0xFU << FMC_SDCMR_NRFS_Pos) CAN_F1R2_FB22 CAN_F1R2_FB22_Msk CAN_F4R2_FB12_Pos (12U) CAN_BTR_TS2_2 (0x4U << CAN_BTR_TS2_Pos) SDIO_ICR_TXUNDERRC SDIO_ICR_TXUNDERRC_Msk USB_OTG_DCFG_DAD_2 (0x04U << USB_OTG_DCFG_DAD_Pos) RCC_APB2ENR_TIM9EN_Msk (0x1U << RCC_APB2ENR_TIM9EN_Pos) IS_TIM_BREAK_STATE(STATE) (((STATE) == TIM_BREAK_ENABLE) || ((STATE) == TIM_BREAK_DISABLE)) GPIO_LCKR_LCK11_Pos (11U) __HAL_RCC_TIM14_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET) CAN_F0R1_FB8 CAN_F0R1_FB8_Msk PACKAGE_BASE 0x1FFF7BF0U GPIO_ODR_ODR_11 GPIO_ODR_OD11 CAN_TI0R_IDE_Msk (0x1U << CAN_TI0R_IDE_Pos) IS_FLASH_ADDRESS(ADDRESS) ((((ADDRESS) >= FLASH_BASE) && ((ADDRESS) <= FLASH_END)) || (((ADDRESS) >= FLASH_OTP_BASE) && ((ADDRESS) <= FLASH_OTP_END))) __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() SET_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD) RCC_PLLCFGR_PLLSRC_HSE_Pos (22U) CAN_F5R1_FB31_Pos (31U) SPDIFRX_SR_CSRNE_Pos (1U) USB_OTG_GUSBCFG_TSDPS_Pos (22U) CEC_BASE (APB1PERIPH_BASE + 0x6C00U) TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk IS_RCC_SYSCLK_DIV IS_RCC_HCLK SAI_xCLRFR_CLFSDET_Pos (6U) CAN_F1R2_FB13_Msk (0x1U << CAN_F1R2_FB13_Pos) CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk __LDBL_MANT_DIG__ 53 __FLT_MIN_EXP__ (-125) CAN_F8R1_FB14_Msk (0x1U << CAN_F8R1_FB14_Pos) FMC_BCR3_ASYNCWAIT_Msk (0x1U << FMC_BCR3_ASYNCWAIT_Pos) __HAL_RCC_TIM4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN)) DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) FMC_PCR_PWID_Msk (0x3U << FMC_PCR_PWID_Pos) USB_OTG_DCTL_SDIS_Msk (0x1U << USB_OTG_DCTL_SDIS_Pos) UINT_FAST64_MAX (__UINT_FAST64_MAX__) __HAL_RCC_TIM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM1LPEN)) __SWR 0x0008 __HAL_RCC_TIM13_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN)) CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk CEC_CR_TXEOM CEC_CR_TXEOM_Msk EXTI_EMR_MR22_Pos (22U) DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk CAN_FA1R_FACT5_Pos (5U) __need_wint_t  _FSTDIO  CAN_F5R1_FB24_Pos (24U) IS_SAI_BLOCK_PERIPH IS_SAI_ALL_INSTANCE CAN_F7R1_FB9 CAN_F7R1_FB9_Msk MAC_ADDR5 0U CAN_F13R2_FB2_Pos (2U) SYSCFG_EXTICR4_EXTI15_PA 0x0000U QUADSPI_SR_FLEVEL_0 (0x01U << QUADSPI_SR_FLEVEL_Pos) RTC_ALRMASSR_MASKSS_1 (0x2U << RTC_ALRMASSR_MASKSS_Pos) __SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLE RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk EXTI_FTSR_TR16_Msk (0x1U << EXTI_FTSR_TR16_Pos) CAN_F6R2_FB22_Pos (22U) DMA_LISR_HTIF2_Msk (0x1U << DMA_LISR_HTIF2_Pos) GPIO_PUPDR_PUPD0_1 (0x2U << GPIO_PUPDR_PUPD0_Pos) SDMMC_CHECK_PATTERN 0x000001AAU CAN_F12R1_FB5_Msk (0x1U << CAN_F12R1_FB5_Pos) HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback __FLT32_EPSILON__ 1.1920928955078125e-7F32 CAN_F4R2_FB18 CAN_F4R2_FB18_Msk MPU_RASR_ENABLE_Pos 0U CEC_ISR_RXOVR_Msk (0x1U << CEC_ISR_RXOVR_Pos) CAN_F10R1_FB23_Pos (23U) __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN)) SysTick_CALIB_TENMS_Msk (0xFFFFFFUL ) SPI2_IRQn __DEC64_MANT_DIG__ 16 __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16 CAN_F6R2_FB16 CAN_F6R2_FB16_Msk CAN_F1R2_FB5_Msk (0x1U << CAN_F1R2_FB5_Pos) GPIO_BSRR_BR3_Msk (0x1U << GPIO_BSRR_BR3_Pos) __HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNEL CAN_F6R1_FB7_Pos (7U) USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1U << USB_OTG_DIEPINT_PKTDRPSTS_Pos) _wcsrtombs_state USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk CAN_F9R2_FB0 CAN_F9R2_FB0_Msk CAN_F5R1_FB19_Msk (0x1U << CAN_F5R1_FB19_Pos) CAN_F11R2_FB11_Msk (0x1U << CAN_F11R2_FB11_Pos) SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLE ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk I2C_OAR1_ADD8_Msk (0x1U << I2C_OAR1_ADD8_Pos) TIM3_IRQn SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) FLASH_CR_PSIZE_Msk (0x3U << FLASH_CR_PSIZE_Pos) CAN_F1R1_FB19_Pos (19U) __HAL_RCC_TIM13_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST)) CAN_F5R1_FB3_Pos (3U) RTC_ISR_TSF_Msk (0x1U << RTC_ISR_TSF_Pos) CAN_F1R2_FB30_Msk (0x1U << CAN_F1R2_FB30_Pos) __HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODE DMA_SxCR_TCIE_Msk (0x1U << DMA_SxCR_TCIE_Pos) FMC_BTR2_ADDHLD_3 (0x8U << FMC_BTR2_ADDHLD_Pos) USB_OTG_HCCHAR_MC_Pos (20U) USB_OTG_DTHRCTL_ISOTHREN_Pos (1U) GPIO_IDR_ID0 GPIO_IDR_ID0_Msk CAN_MCR_INRQ_Pos (0U) RCC_DCKCFGR_TIMPRE_Pos (24U) OTG_FS_IRQn RCC_MCO_DIV2 RCC_MCODIV_2 MCHDLYCR_OFFSET (SYSCFG_OFFSET + 0x30U) TIM1 ((TIM_TypeDef *) TIM1_BASE) __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) SD_SDMMC_FUNCTION_BUSY SD_SDIO_FUNCTION_BUSY QUADSPI_CR_SMIE_Pos (19U) RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONE DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1U << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) CAN_F2R1_FB22_Msk (0x1U << CAN_F2R1_FB22_Pos) RTC_TAFCR_TAMP1E_Pos (0U) __SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLE CAN_TI2R_STID_Msk (0x7FFU << CAN_TI2R_STID_Pos) RTC_BKP3R_Msk (0xFFFFFFFFU << RTC_BKP3R_Pos) CAN_F2R2_FB1_Msk (0x1U << CAN_F2R2_FB1_Pos) SAI_xCLRFR_CCNRDY_Pos (4U) CAN_TDH0R_DATA5_Msk (0xFFU << CAN_TDH0R_DATA5_Pos) CAN_F10R2_FB12 CAN_F10R2_FB12_Msk RCC_APB2LPENR_TIM1LPEN_Pos (0U) __HAL_RCC_UART4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST)) QSPI_R_BASE 0xA0001000U RTC_CALIBR_DC_Msk (0x1FU << RTC_CALIBR_DC_Pos) HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfig CAN_F8R2_FB2 CAN_F8R2_FB2_Msk ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5 SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLE EXTI_IMR_MR19_Pos (19U) SDIO_TRANSFER_DIR_TO_SDIO SDIO_DCTRL_DTDIR __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET __TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLED __HAL_RCC_DAC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN)) __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16 __FLT32_HAS_QUIET_NAN__ 1 I2C_DR_DR_Pos (0U) CAN_MCR_INRQ_Msk (0x1U << CAN_MCR_INRQ_Pos) __UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLED FLASH_CR_LOCK_Pos (31U) USB_OTG_DOEPMSK_STUPM_Pos (3U) EXTI_IMR_MR1_Pos (1U) _TIME_T_ __int_least64_t FMPI2C_TIMINGR_SCLH FMPI2C_TIMINGR_SCLH_Msk _size FMC_PMEM_MEMHIZ2_4 (0x10U << FMC_PMEM_MEMHIZ2_Pos) USB_OTG_HCINT_NAK_Msk (0x1U << USB_OTG_HCINT_NAK_Pos) ADC_SQR1_SQ15_0 (0x01U << ADC_SQR1_SQ15_Pos) CAN_F8R2_FB26_Pos (26U) RCC_AHB2ENR_OTGFSEN_Msk (0x1U << RCC_AHB2ENR_OTGFSEN_Pos) GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk RCC_APB1ENR_FMPI2C1EN_Msk (0x1U << RCC_APB1ENR_FMPI2C1EN_Pos) FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLE RTC_ALRMAR_SU_3 (0x8U << RTC_ALRMAR_SU_Pos) CAN_F0R1_FB16_Pos (16U) GPIO_AFRL_AFSEL6_Msk (0xFU << GPIO_AFRL_AFSEL6_Pos) CAN_F7R1_FB26_Pos (26U) USB_OTG_DCTL_SGONAK_Pos (9U) FMC_PATT_ATTHOLD2_4 (0x10U << FMC_PATT_ATTHOLD2_Pos) USB_OTG_DPID_0 (0x1U << USB_OTG_DPID_Pos) WWDG_CFR_EWI WWDG_CFR_EWI_Msk __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET GPIO_AFRL_AFRL4_0 GPIO_AFRL_AFSEL4_0 __HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_IT __value TIM_SMCR_SMS_Pos (0U) SDIO_FLAG_CMDACT SDIO_STA_CMDACT CAN_FS1R_FSC20 CAN_FS1R_FSC20_Msk KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLE SDIO_RESPONSE_SHORT SDIO_CMD_WAITRESP_0 PWR_WAKEUP_PIN2 0x00000080U GPIO_BSRR_BR8_Msk (0x1U << GPIO_BSRR_BR8_Pos) FMC_NAND_WAIT_FEATURE_DISABLE FMC_NAND_PCC_WAIT_FEATURE_DISABLE _REENT_CHECK_SIGNAL_BUF(ptr)  SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLE SDIO_DATABLOCK_SIZE_1024B (SDIO_DCTRL_DBLOCKSIZE_1|SDIO_DCTRL_DBLOCKSIZE_3) __RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLE TIM_OPMODE_REPETITIVE 0x00000000U WWDG_CFR_W2 WWDG_CFR_W_2 GPIO_BSRR_BS_5 GPIO_BSRR_BS5 FMC_PATT_ATTWAIT2_7 (0x80U << FMC_PATT_ATTWAIT2_Pos) RTC_TSDR_DU_Msk (0xFU << RTC_TSDR_DU_Pos) FMC_PMEM_MEMHOLD2_4 (0x10U << FMC_PMEM_MEMHOLD2_Pos) CAN_F12R1_FB28 CAN_F12R1_FB28_Msk __HAL_RCC_BKPSRAM_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN); UNUSED(tmpreg); } while(0U) TIM_DIER_TIE_Msk (0x1U << TIM_DIER_TIE_Pos) DMA_HIFCR_CFEIF4_Pos (0U) FMPI2C_TIMINGR_SDADEL_Pos (16U) TIM1_UP_TIM10_IRQn PWR_CSR_REGRDY PWR_CSR_VOSRDY TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE RCC_AHB1LPENR_DMA2LPEN_Msk (0x1U << RCC_AHB1LPENR_DMA2LPEN_Pos) EXTI_PR_PR13_Msk (0x1U << EXTI_PR_PR13_Pos) APB1ENR QUADSPI_CR_SSHIFT_Msk (0x1U << QUADSPI_CR_SSHIFT_Pos) FMC_SDSR_MODES1 FMC_SDSR_MODES1_Msk SDIO_CLOCK_BYPASS_ENABLE SDIO_CLKCR_BYPASS __VFP_FP__ 1 EXTI_EMR_MR3 EXTI_EMR_MR3_Msk FMC_PMEM_MEMWAIT2_7 (0x80U << FMC_PMEM_MEMWAIT2_Pos) CAN_F2R1_FB26_Pos (26U) DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk CAN_F3R1_FB17 CAN_F3R1_FB17_Msk RCC_APB1LPENR_I2C3LPEN_Msk (0x1U << RCC_APB1LPENR_I2C3LPEN_Pos) GPIO_IDR_ID4 GPIO_IDR_ID4_Msk __HAL_DBGMCU_UNFREEZE_TIM12() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM12_STOP)) I2C_TRISE_TRISE_Msk (0x3FU << I2C_TRISE_TRISE_Pos) __SIG_ATOMIC_TYPE__ int CAN_F11R2_FB13_Pos (13U) __USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lock DMA_FLAG_DMEIF2_6 0x00040000U __ARM_FEATURE_SIMD32 1 DCTRL_RWMOD_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32U) + (RWMOD_BITNUMBER * 4U)) __weak_reference(sym,alias) __asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym) SPDIFRX_CR_RXSTEO_Msk (0x1U << SPDIFRX_CR_RXSTEO_Pos) CAN_F10R1_FB13_Msk (0x1U << CAN_F10R1_FB13_Pos) __HAL_RCC_TIM7_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN)) UINT_LEAST8_MAX (__UINT_LEAST8_MAX__) DAC_CR_TSEL1_2 (0x4U << DAC_CR_TSEL1_Pos) GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk GPIO_PUPDR_PUPD11_Msk (0x3U << GPIO_PUPDR_PUPD11_Pos) FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WS SPI_SR_FRE_Msk (0x1U << SPI_SR_FRE_Pos) HAL_SD_MODULE_ENABLED  FMC_SDTR1_TWR_Msk (0xFU << FMC_SDTR1_TWR_Pos) CAN_F2R2_FB20_Msk (0x1U << CAN_F2R2_FB20_Pos) CAN_IER_TMEIE_Msk (0x1U << CAN_IER_TMEIE_Pos) __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT())) __SRW 0x0010 GPIO_OSPEEDR_OSPEED6_Msk (0x3U << GPIO_OSPEEDR_OSPEED6_Pos) SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk CAN_F9R1_FB7_Msk (0x1U << CAN_F9R1_FB7_Pos) _reent SDMMC_CMD_WRITE_MULT_BLOCK ((uint8_t)25) USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk CAN_F9R1_FB15 CAN_F9R1_FB15_Msk RCC_CFGR_SW_0 (0x1U << RCC_CFGR_SW_Pos) CAN_FM1R_FBM26_Pos (26U) TIM_CCMR1_OC2FE_Msk (0x1U << TIM_CCMR1_OC2FE_Pos) CAN_F2R1_FB10 CAN_F2R1_FB10_Msk CAN_F11R1_FB23 CAN_F11R1_FB23_Msk GPIOA ((GPIO_TypeDef *) GPIOA_BASE) I2C2 ((I2C_TypeDef *) I2C2_BASE) __FLT_DECIMAL_DIG__ 9 FMC_BWTR3_DATAST FMC_BWTR3_DATAST_Msk GPIO_IDR_ID5_Pos (5U) __HAL_RCC_APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00U) FMC_BTR1_ADDSET FMC_BTR1_ADDSET_Msk USB_OTG_DOEPCTL_SNAK_Pos (27U) I2C_CR1_PE_Msk (0x1U << I2C_CR1_PE_Pos) __STDC_UTF_16__ 1 CAN_F5R2_FB17 CAN_F5R2_FB17_Msk FMC_PATT_ATTHIZ2 FMC_PATT_ATTHIZ2_Msk DMA_PRIORITY_LOW 0x00000000U FMPI2C_CR1_ANFOFF FMPI2C_CR1_ANFOFF_Msk UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARK _freelist GPIO_AFRL_AFSEL2_3 (0x8U << GPIO_AFRL_AFSEL2_Pos) FLASH_OPTCR_nRST_STOP_Pos (6U) CAN_F13R2_FB23_Pos (23U) __HAL_DBGMCU_UNFREEZE_TIM9() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM9_STOP)) SDIO_ICR_CMDRENDC_Msk (0x1U << SDIO_ICR_CMDRENDC_Pos) __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET CAN_F0R1_FB17 CAN_F0R1_FB17_Msk CAN_F11R1_FB12_Pos (12U) USB_OTG_GINTMSK_NPTXFEM_Pos (5U) __HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SET __UINT_LEAST16_TYPE__ short unsigned int __GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLED SAI_xSR_MUTEDET_Msk (0x1U << SAI_xSR_MUTEDET_Pos) WWDG_SR_EWIF_Msk (0x1U << WWDG_SR_EWIF_Pos) FMC_BTR4_CLKDIV_Pos (20U) HAL_FLASH_ERROR_PGA 0x00000008U CAN_F5R1_FB9_Pos (9U) SYSCFG_EXTICR2_EXTI4_PI 0x0008U CAN_FA1R_FACT CAN_FA1R_FACT_Msk _REENT_WCSRTOMBS_STATE(ptr) ((ptr)->_new._reent._wcsrtombs_state) EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk TIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING RTC_CR_SUB1H_Pos (17U) TPI_BASE (0xE0040000UL) CAN_F10R2_FB1 CAN_F10R2_FB1_Msk CAN_F4R1_FB4 CAN_F4R1_FB4_Msk TIM_DCR_DBL_1 (0x02U << TIM_DCR_DBL_Pos) __STM32F446xx_H  HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8 CAN_F3R2_FB4 CAN_F3R2_FB4_Msk FD_ZERO(p) (__extension__ (void)({ size_t __i; char *__tmp = (char *)p; for (__i = 0; __i < sizeof (*(p)); ++__i) *__tmp++ = 0; })) GPIOF ((GPIO_TypeDef *) GPIOF_BASE) SDIO_DCTRL_DBLOCKSIZE_0 (0x1U << SDIO_DCTRL_DBLOCKSIZE_Pos) CAN_F8R1_FB4_Msk (0x1U << CAN_F8R1_FB4_Pos) USB_OTG_DIEPINT_ITTXFE_Msk (0x1U << USB_OTG_DIEPINT_ITTXFE_Pos) SAI_xFRCR_FSOFF_Msk (0x1U << SAI_xFRCR_FSOFF_Pos) CAN_F3R2_FB12_Msk (0x1U << CAN_F3R2_FB12_Pos) __HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READ SAI_xCR2_CPL SAI_xCR2_CPL_Msk SDIO_ICR_CMDSENTC_Msk (0x1U << SDIO_ICR_CMDSENTC_Pos) BRE_BitNumber BRE_BIT_NUMBER PWR_CSR_ODRDY PWR_CSR_ODRDY_Msk CAN_F13R1_FB31_Msk (0x1U << CAN_F13R1_FB31_Pos) __SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESET CEC_IER_BREIE_Msk (0x1U << CEC_IER_BREIE_Pos) CAN_BTR_TS2 CAN_BTR_TS2_Msk PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOING RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk TIM_DIER_TIE_Pos (6U) CAN_F4R2_FB23_Msk (0x1U << CAN_F4R2_FB23_Pos) SYSCFG_EXTICR4_EXTI15_PJ 0x9000U CAN_F12R2_FB1_Pos (1U) __HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWN ADC_SQR1_L_3 (0x8U << ADC_SQR1_L_Pos) RCC_SSCGR_SPREADSEL_Msk (0x1U << RCC_SSCGR_SPREADSEL_Pos) GPIO_MODER_MODER12_0 (0x1U << GPIO_MODER_MODER12_Pos) __ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE GPIO_MODER_MODE3_1 (0x2U << GPIO_MODER_MODE3_Pos) TIM_SR_CC3IF TIM_SR_CC3IF_Msk ADC_SMPR1_SMP11_2 (0x4U << ADC_SMPR1_SMP11_Pos) GPIO_BRR_BR6_Msk (0x1U << GPIO_BRR_BR6_Pos) GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk RCC_APB2ENR_TIM11EN_Msk (0x1U << RCC_APB2ENR_TIM11EN_Pos) TIM_DMABase_CNT TIM_DMABASE_CNT FMC_BCR2_CBURSTRW FMC_BCR2_CBURSTRW_Msk USART_CR1_SBK USART_CR1_SBK_Msk CAN_F7R2_FB25 CAN_F7R2_FB25_Msk CAN_F2R2_FB6 CAN_F2R2_FB6_Msk DMA_HISR_TCIF7_Pos (27U) PWR_CR_VOS_0 0x00004000U GPIO_IDR_IDR_6 GPIO_IDR_ID6 CAN_F13R2_FB14_Msk (0x1U << CAN_F13R2_FB14_Pos) SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITE RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk ___int_size_t_h  __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST)) __SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLE SYSCFG_EXTICR4_EXTI15_Msk (0xFU << SYSCFG_EXTICR4_EXTI15_Pos) TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED __SORD 0x2000 CAN_F3R2_FB16_Pos (16U) ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U DCMI_ESUR_LEU_Msk (0xFFU << DCMI_ESUR_LEU_Pos) EXTI_FTSR_TR1_Pos (1U) DMA_SxCR_DIR_Msk (0x3U << DMA_SxCR_DIR_Pos) CAN_F7R1_FB1_Msk (0x1U << CAN_F7R1_FB1_Pos) __HAL_DBGMCU_UNFREEZE_TIM1() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM1_STOP)) IS_TIM_IC_SELECTION(SELECTION) (((SELECTION) == TIM_ICSELECTION_DIRECTTI) || ((SELECTION) == TIM_ICSELECTION_INDIRECTTI) || ((SELECTION) == TIM_ICSELECTION_TRC)) __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : __HAL_COMP_COMP2_EXTI_ENABLE_IT()) EXTI_FTSR_TR20_Pos (20U) RTC_WUTR_WUT_Pos (0U) CEC_ISR_SBPE CEC_ISR_SBPE_Msk GPIO_AFRH_AFSEL10_Msk (0xFU << GPIO_AFRH_AFSEL10_Pos) RTC_TR_MNT_Pos (12U) CAN_F8R1_FB29_Msk (0x1U << CAN_F8R1_FB29_Pos) __HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SET GPIO_BRR_BR2_Msk (0x1U << GPIO_BRR_BR2_Pos) CAN_F3R1_FB7_Msk (0x1U << CAN_F3R1_FB7_Pos) IWDG_SR_RVU_Msk (0x1U << IWDG_SR_RVU_Pos) RTC_TR_MNT_1 (0x2U << RTC_TR_MNT_Pos) EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk CAN_F8R1_FB28 CAN_F8R1_FB28_Msk __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET CAN_F1R1_FB23 CAN_F1R1_FB23_Msk CAN_FLAG_ALST1 (0x0000050AU) RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk SYSCFG_EXTICR3_EXTI9_PA 0x0000U SPI_CR1_RXONLY_Msk (0x1U << SPI_CR1_RXONLY_Pos) CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET __CORE_CM4_H_GENERIC  UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLE __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1 __HAL_RCC_RNG_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN)) RCC_DCKCFGR_PLLI2SDIVQ_1 (0x02U << RCC_DCKCFGR_PLLI2SDIVQ_Pos) TIM_IT_CC2 (TIM_DIER_CC2IE) CAN_F3R1_FB31 CAN_F3R1_FB31_Msk CAN_F6R1_FB11_Pos (11U) EXTI_FTSR_TR14_Pos (14U) __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE EXTI_SWIER_SWIER14_Pos (14U) __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE CAN_F5R2_FB26_Pos (26U) CAN_F5R2_FB13_Pos (13U) __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE) RTC_CR_COSEL RTC_CR_COSEL_Msk USB_OTG_HCCHAR_DAD_3 (0x08U << USB_OTG_HCCHAR_DAD_Pos) IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC) __FLT_MAX_EXP__ 128 IS_NVIC_DEVICE_IRQ(IRQ) ((IRQ) >= (IRQn_Type)0x00U) OPTCR_BYTE1_ADDRESS 0x40023C15U GPIO_BSRR_BS8_Msk (0x1U << GPIO_BSRR_BS8_Pos) ADC_JSQR_JSQ1_Msk (0x1FU << ADC_JSQR_JSQ1_Pos) FMC_BCR2_MUXEN FMC_BCR2_MUXEN_Msk CAN_F2R1_FB11_Msk (0x1U << CAN_F2R1_FB11_Pos) __tm_mday I2C_CR1_ENGC I2C_CR1_ENGC_Msk RCC_AHB1RSTR_GPIOARST_Pos (0U) TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1 CAN_FLAG_SLAK (0x00000101U) RCC_SSCGR_MODPER_Msk (0x1FFFU << RCC_SSCGR_MODPER_Pos) ADC_CR2_EXTEN_0 (0x1U << ADC_CR2_EXTEN_Pos) RTC_DR_MU_2 (0x4U << RTC_DR_MU_Pos) SDMMC_CMD_SET_WRITE_PROT ((uint8_t)28) __SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLED CAN_F13R1_FB1_Msk (0x1U << CAN_F13R1_FB1_Pos) CAN_FS1R_FSC22_Pos (22U) DAC_WAVE_NOISE DAC_CR_WAVE1_0 __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET CAN_F2R1_FB4_Msk (0x1U << CAN_F2R1_FB4_Pos) __DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLED GPIO_AFRL_AFSEL2_Pos (8U) SDIO_ICR_CMDRENDC_Pos (6U) __ptrvalue  GPIO_AFRH_AFSEL15_0 (0x1U << GPIO_AFRH_AFSEL15_Pos) QUADSPI_SR_BUSY_Pos (5U) QUADSPI_CR_TEIE_Msk (0x1U << QUADSPI_CR_TEIE_Pos) FMPI2C_ISR_STOPF_Msk (0x1U << FMPI2C_ISR_STOPF_Pos) CAN_F12R2_FB29_Msk (0x1U << CAN_F12R2_FB29_Pos) DMA_MEMORY_TO_PERIPH ((uint32_t)DMA_SxCR_DIR_0) CAN_F5R2_FB13_Msk (0x1U << CAN_F5R2_FB13_Pos) SPI_RXCRCR_RXCRC_Msk (0xFFFFU << SPI_RXCRCR_RXCRC_Pos) CAN_F8R1_FB21_Pos (21U) FMC_PCR_PTYP FMC_PCR_PTYP_Msk FMC_SDTR2_TRC FMC_SDTR2_TRC_Msk IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || ((INSTANCE) == USART2) || ((INSTANCE) == USART3) || ((INSTANCE) == USART6)) IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCE CAN_F1R1_FB9_Pos (9U) RCC_CFGR_MCO1_Pos (21U) SDIO_FLAG_DCRCFAIL SDIO_STA_DCRCFAIL SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk GPIO_MODER_MODE14_1 (0x2U << GPIO_MODER_MODE14_Pos) USB_OTG_DCTL_CGINAK_Msk (0x1U << USB_OTG_DCTL_CGINAK_Pos) DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE SAI_xIMR_FREQIE_Pos (3U) WWDG_CFR_WDGTB_0 (0x1U << WWDG_CFR_WDGTB_Pos) __I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLED DMA_SxNDT_2 (0x0004U << DMA_SxNDT_Pos) GPIO_ODR_OD5_Pos (5U) RCC_RTCCLKSOURCE_HSE_DIV22 0x00160300U DCMI_CR_PCKPOL_Pos (5U) CAN_FA1R_FACT15 CAN_FA1R_FACT15_Msk DMA_LISR_FEIF2_Pos (16U) HAL_RCC_CCSCallback HAL_RCC_CSSCallback CAN_F0R2_FB29_Pos (29U) CAN_F5R2_FB4_Pos (4U) CEC_ISR_ARBLST_Pos (7U) RCC_PLL_ON ((uint8_t)0x02) RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET MPU_ACCESS_BUFFERABLE ((uint8_t)0x01) DMA_HIFCR_CTEIF5_Msk (0x1U << DMA_HIFCR_CTEIF5_Pos) __HAL_TIM_ENABLE_DMA(__HANDLE__,__DMA__) ((__HANDLE__)->Instance->DIER |= (__DMA__)) FMC_BWTR4_ADDSET_Pos (0U) GPIO_ODR_OD4 GPIO_ODR_OD4_Msk DAC_CR_TSEL2_0 (0x1U << DAC_CR_TSEL2_Pos) ADC_CCR_DMA_0 (0x1U << ADC_CCR_DMA_Pos) I2C_CR1_PEC I2C_CR1_PEC_Msk SDIO_FLAG_DATAEND SDIO_STA_DATAEND __ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE CAN_F4R1_FB8_Pos (8U) UART_DIVMANT_SAMPLING16(_PCLK_,_BAUD_) (UART_DIV_SAMPLING16((_PCLK_), (_BAUD_))/100U) SDIO_FIFO_FIFODATA_Pos (0U) CAN_F1R1_FB1_Msk (0x1U << CAN_F1R1_FB1_Pos) PWR_FLAG_ODRDY PWR_CSR_ODRDY CAN_F2R2_FB18_Msk (0x1U << CAN_F2R2_FB18_Pos) CAN1 ((CAN_TypeDef *) CAN1_BASE) GPIO_LCKR_LCK5_Pos (5U) CAN_F9R1_FB19_Msk (0x1U << CAN_F9R1_FB19_Pos) SPDIFRX_DR0_PE_Msk (0x1U << SPDIFRX_DR0_PE_Pos) ADC_SMPR2_SMP0_2 (0x4U << ADC_SMPR2_SMP0_Pos) SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) FMC_SDCR1_SDCLK FMC_SDCR1_SDCLK_Msk CAN_F10R2_FB3_Msk (0x1U << CAN_F10R2_FB3_Pos) SDIO_WAIT_IT SDIO_CMD_WAITINT RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk WWDG_CR_T5 WWDG_CR_T_5 RTC_BKP12R_Msk (0xFFFFFFFFU << RTC_BKP12R_Pos) CAN_F6R1_FB19_Pos (19U) QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk _on_exit_args RCC_OSCILLATORTYPE_LSE 0x00000004U __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__)) USB_OTG_FS_MAX_IN_ENDPOINTS 5U ADC_JSQR_JSQ1_2 (0x04U << ADC_JSQR_JSQ1_Pos) EXTI_PR_PR14 EXTI_PR_PR14_Msk USART_CR3_NACK_Pos (4U) DCTRL_DMAEN_BB (PERIPH_BB_BASE + (DCTRL_OFFSET * 32U) + (DMAEN_BITNUMBER * 4U)) GPIO_OTYPER_OT8_Pos (8U) USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_HCTSIZ_PKTCNT_Pos) __THUMBEL__ 1 CAN_F10R2_FB23_Pos (23U) SPI_SR_TXE_Pos (1U) USB_OTG_FS_HOST_MAX_CHANNEL_NBR 8U FMC_BWTR4_ADDHLD_Msk (0xFU << FMC_BWTR4_ADDHLD_Pos) LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONS USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U) FMC_BTR1_ADDSET_1 (0x2U << FMC_BTR1_ADDSET_Pos) RTC_WKUP_IRQn TIM_DMABURSTLENGTH_11TRANSFERS 0x00000A00U FMPI2C_CR2_PECBYTE FMPI2C_CR2_PECBYTE_Msk USART_CR1_OVER8_Msk (0x1U << USART_CR1_OVER8_Pos) RCC_CIR_HSIRDYIE_Pos (10U) SDIO_STA_TXACT_Pos (12U) __CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLE CAN_F4R2_FB30_Msk (0x1U << CAN_F4R2_FB30_Pos) IS_UART_ADDRESS(ADDRESS) ((ADDRESS) <= 0x0FU) SDMMC_CMD_SD_APP_GET_CER_RES1 ((uint8_t)48) CAN_TDL1R_DATA0_Msk (0xFFU << CAN_TDL1R_DATA0_Pos) CAN_F5R2_FB24 CAN_F5R2_FB24_Msk DCMI_CR_PCKPOL_Msk (0x1U << DCMI_CR_PCKPOL_Pos) USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk GPIO_LCKR_LCK7_Msk (0x1U << GPIO_LCKR_LCK7_Pos) SDMMC_STD_CAPACITY 0x00000000U DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos (24U) GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2 GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk __DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLE CAN_FA1R_FACT23 CAN_FA1R_FACT23_Msk GPIO_MODER_MODE8_1 (0x2U << GPIO_MODER_MODE8_Pos) DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk CAN_F10R2_FB17_Pos (17U) TIM_SR_UIF_Pos (0U) SPDIFRX_IFCR_PERRCF_Pos (2U) ADC_JSQR_JSQ1_0 (0x01U << ADC_JSQR_JSQ1_Pos) DAC_CR_TSEL2_Msk (0x7U << DAC_CR_TSEL2_Pos) FMPI2C_OAR2_OA2EN_Msk (0x1U << FMPI2C_OAR2_OA2EN_Pos) I2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk CAN_F12R2_FB19 CAN_F12R2_FB19_Msk CAN_F5R1_FB3_Msk (0x1U << CAN_F5R1_FB3_Pos) CAN_FM1R_FBM27_Msk (0x1U << CAN_FM1R_FBM27_Pos) FPU_MVFR1_FtZ_mode_Pos 0U GPIOF_BASE (AHB1PERIPH_BASE + 0x1400U) CAN_F9R1_FB27 CAN_F9R1_FB27_Msk DMA_LISR_TCIF0_Pos (5U) WWDG_CFR_W_4 (0x10U << WWDG_CFR_W_Pos) RTC_TSTR_HT_1 (0x2U << RTC_TSTR_HT_Pos) ADC_SQR2_SQ11_Msk (0x1FU << ADC_SQR2_SQ11_Pos) __need___va_list USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk DMA_LISR_FEIF3_Msk (0x1U << DMA_LISR_FEIF3_Pos) SDIO_STA_DTIMEOUT_Pos (3U) RCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMIRST_Msk GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk TIM_CCMR1_OC1CE_Msk (0x1U << TIM_CCMR1_OC1CE_Pos) DMA_SxCR_DBM_Pos (18U) DMA_HISR_FEIF6_Msk (0x1U << DMA_HISR_FEIF6_Pos) FMPI2C_CR2_ADD10 FMPI2C_CR2_ADD10_Msk DMA_FLAG_DMEIF0_4 0x00000004U __offsetof(type,field) offsetof(type, field) SAI_xCR2_COMP_1 (0x2U << SAI_xCR2_COMP_Pos) USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk ADC_SQR2_SQ7_4 (0x10U << ADC_SQR2_SQ7_Pos) USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk USART_CR2_LBCL USART_CR2_LBCL_Msk SAI_xCR1_SAIEN_Msk (0x1U << SAI_xCR1_SAIEN_Pos) _mbsrtowcs_state USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004U << USB_OTG_DTHRCTL_TXTHRLEN_Pos) CAN_F9R2_FB11_Pos (11U) RTC_CR_ALRAIE_Pos (12U) __USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE RTC_ALRMASSR_SS_Pos (0U) CR_PMODE_BB CR_VOS_BB MSION_BITNUMBER RCC_MSION_BIT_NUMBER QUADSPI_CCR_SIOO_Pos (28U) GPIO_MODER_MODER1_1 (0x2U << GPIO_MODER_MODER1_Pos) CAN_F7R2_FB10 CAN_F7R2_FB10_Msk TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk UART_FLAG_LBD ((uint32_t)USART_SR_LBD) MPU_REGION_PRIV_RW_URO ((uint8_t)0x02) CAN_F1R2_FB15 CAN_F1R2_FB15_Msk TIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk SAI_xSLOTR_SLOTSZ_Pos (6U) CAN_F12R2_FB27_Pos (27U) CAN_FM1R_FBM2_Pos (2U) PWR_CR_ADCDC1_Pos (13U) PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLE _rand_next GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk CAN_FFA1R_FFA4_Pos (4U) SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READY __GNUCLIKE___OFFSETOF 1 RTC_ALRMAR_MSK3_Pos (23U) FMC_BCR1_MUXEN_Msk (0x1U << FMC_BCR1_MUXEN_Pos) __attribute_pure__  DAC_CR_TSEL2 DAC_CR_TSEL2_Msk SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_TSR_LOW0_Msk (0x1U << CAN_TSR_LOW0_Pos) GPIO_OSPEEDR_OSPEED4_1 (0x2U << GPIO_OSPEEDR_OSPEED4_Pos) OB_STOP_RST ((uint8_t)0x00) TIM_EGR_CC4G_Pos (4U) PWR_CR_UDEN_1 (0x2U << PWR_CR_UDEN_Pos) __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1U << RCC_AHB2LPENR_OTGFSLPEN_Pos) CAN_F5R1_FB18 CAN_F5R1_FB18_Msk CAN_F0R2_FB2_Pos (2U) USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk RCC_CFGR_SW_PLL 0x00000002U USART_CR2_CLKEN USART_CR2_CLKEN_Msk clearerr(p) __sclearerr(p) TIM_CCMR2_IC4F_0 (0x1U << TIM_CCMR2_IC4F_Pos) __HAL_RCC_USB_OTG_HS_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN); UNUSED(tmpreg); } while(0U) EXTI_EMR_MR20_Pos (20U) ITM ((ITM_Type *) ITM_BASE ) TIM_OCMODE_TIMING 0x00000000U FMC_BWTR2_ACCMOD_Msk (0x3U << FMC_BWTR2_ACCMOD_Pos) USB_OTG_GAHBCFG_DMAEN_Msk (0x1U << USB_OTG_GAHBCFG_DMAEN_Pos) GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk SDIO_CLKCR_HWFC_EN SDIO_CLKCR_HWFC_EN_Msk SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLE HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTEN CAN_F3R1_FB11_Pos (11U) _NEWLIB_STDIO_H  CAN_BTR_TS1_Pos (16U) USARTNACK_ENABLED USART_NACK_ENABLE USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2U << USB_OTG_DOEPTSIZ_STUPCNT_Pos) CAN_F12R1_FB25 CAN_F12R1_FB25_Msk USB_OTG_DIEPINT_BERR_Msk (0x1U << USB_OTG_DIEPINT_BERR_Pos) __Vendor_SysTickConfig 0U DMA_LIFCR_CTEIF2_Pos (19U) RTC_TAFCR_TAMPPRCH_Msk (0x3U << RTC_TAFCR_TAMPPRCH_Pos) GPIO_MODER_MODER6_Msk (0x3U << GPIO_MODER_MODER6_Pos) DMA_HIFCR_CTEIF7_Msk (0x1U << DMA_HIFCR_CTEIF7_Pos) FMPI2C_ISR_TIMEOUT_Msk (0x1U << FMPI2C_ISR_TIMEOUT_Pos) RCC_CFGR_HPRE_Pos (4U) CAN_F1R1_FB30 CAN_F1R1_FB30_Msk CAN_F0R1_FB23_Msk (0x1U << CAN_F0R1_FB23_Pos) CAN_RDH0R_DATA5_Msk (0xFFU << CAN_RDH0R_DATA5_Pos) RCC_APB1RSTR_SPI3RST_Msk (0x1U << RCC_APB1RSTR_SPI3RST_Pos) GPIOB_BASE (AHB1PERIPH_BASE + 0x0400U) __u_int_defined  __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_CLEAR_FLAG() FMPI2C_ISR_TXE FMPI2C_ISR_TXE_Msk RCC_RTCCLKSOURCE_HSE_DIV21 0x00150300U CAN_RI1R_IDE_Pos (2U) TIM_SR_CC4OF TIM_SR_CC4OF_Msk __HAL_TIM_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) CAN_F9R1_FB22_Pos (22U) SCnSCB_ACTLR_DISMCYCINT_Pos 0U DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk RTC_CALR_CALP_Pos (15U) SIZE_MAX (__SIZE_MAX__) __THROW  MPU_REGION_SIZE_8MB ((uint8_t)0x16) _new __BIGGEST_ALIGNMENT__ 8 SPI_I2SPR_I2SDIV_Msk (0xFFU << SPI_I2SPR_I2SDIV_Pos) GPIO_AF13_DCMI ((uint8_t)0x0D) INTMAX_MAX (__INTMAX_MAX__) USB_OTG_DCTL_TCTL_2 (0x4U << USB_OTG_DCTL_TCTL_Pos) __tm_year RCC_CFGR_PPRE1_DIV4 0x00001400U FPU_MVFR0_Short_vectors_Pos 24U CAN_F8R2_FB19_Msk (0x1U << CAN_F8R2_FB19_Pos) SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE) USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk CAN_ESR_TEC CAN_ESR_TEC_Msk QUADSPI_CR_EN_Msk (0x1U << QUADSPI_CR_EN_Pos) FMPI2C_CR1_ALERTEN_Pos (22U) CEC_IER_SBPEIE_Pos (4U) CAN_F5R1_FB21_Pos (21U) FMC_BTR3_ADDSET_2 (0x4U << FMC_BTR3_ADDSET_Pos) RTC_ISR_WUTF_Msk (0x1U << RTC_ISR_WUTF_Pos) SDIO_ICR_SDIOITC SDIO_ICR_SDIOITC_Msk USB_OTG_HPTXFSIZ_PTXSA_Pos (0U) HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT()) DMA_SxCR_PINC DMA_SxCR_PINC_Msk CAN_FA1R_FACT17_Msk (0x1U << CAN_FA1R_FACT17_Pos) GPIO_MODE_IT_RISING 0x10110000U GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk CAN_FM1R_FBM23_Msk (0x1U << CAN_FM1R_FBM23_Pos) LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONS DMA_SxNDT_14 (0x4000U << DMA_SxNDT_Pos) RTC_TAFCR_TAMP1INSEL RTC_TAFCR_TAMP1INSEL_Msk RCC_CFGR_SW_Pos (0U) CAN_TDL1R_DATA2_Msk (0xFFU << CAN_TDL1R_DATA2_Pos) DMA_FIFOMODE_DISABLE 0x00000000U GPIO_PIN_14 ((uint16_t)0x4000) AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000U) FMC_BWTR4_DATAST_0 (0x01U << FMC_BWTR4_DATAST_Pos) DMA_LIFCR_CTEIF0_Msk (0x1U << DMA_LIFCR_CTEIF0_Pos) CAN_F12R1_FB3 CAN_F12R1_FB3_Msk RCC_APB1ENR_CECEN_Msk (0x1U << RCC_APB1ENR_CECEN_Pos) CAN_F8R2_FB23_Msk (0x1U << CAN_F8R2_FB23_Pos) CEC_IER_TXENDIE_Msk (0x1U << CEC_IER_TXENDIE_Pos) ADC_CSR_OVR1_Msk (0x1U << ADC_CSR_OVR1_Pos) NVIC_PRIORITYGROUP_1 0x00000006U CAN_F10R2_FB2_Pos (2U) __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE CAN_F6R2_FB23 CAN_F6R2_FB23_Msk HSEON_BITNUMBER RCC_HSEON_BIT_NUMBER I2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISING FLASH_SR_WRPERR_Msk (0x1U << FLASH_SR_WRPERR_Pos) CAN_F0R2_FB28 CAN_F0R2_FB28_Msk TIM_CCMR1_IC1PSC_Msk (0x3U << TIM_CCMR1_IC1PSC_Pos) CAN_F5R1_FB15_Pos (15U) CMD_ATACMD_BB (PERIPH_BB_BASE + (CMD_OFFSET * 32U) + (ATACMD_BITNUMBER * 4U)) TIM_DMABURSTLENGTH_17TRANSFERS 0x00001000U CAN_F6R2_FB6_Pos (6U) AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR SPI_CR1_RXONLY_Pos (10U) DCMI_IER_OVF_IE DCMI_IER_OVR_IE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN)) CAN_TSR_TME1 CAN_TSR_TME1_Msk SYSCFG_OFFSET (SYSCFG_BASE - PERIPH_BASE) DCMI_MIS_LINE_MIS_Pos (4U) RCC_APB1LPENR_UART4LPEN_Msk (0x1U << RCC_APB1LPENR_UART4LPEN_Pos) __HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESET CAN_FA1R_FACT26_Pos (26U) DMA_HISR_DMEIF7_Pos (24U) DCMI_RIS_VSYNC_RIS_Msk (0x1U << DCMI_RIS_VSYNC_RIS_Pos) EXTI_SWIER_SWIER16_Msk (0x1U << EXTI_SWIER_SWIER16_Pos) GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk TIM14 ((TIM_TypeDef *) TIM14_BASE) ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk __HAL_RCC_FMC_CLK_DISABLE() (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FMCEN)) CF_IDENTIFY_CMD ATA_IDENTIFY_CMD UART_DIV_SAMPLING16(_PCLK_,_BAUD_) (((_PCLK_)*25U)/(4U*(_BAUD_))) __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk CAN_F4R2_FB16 CAN_F4R2_FB16_Msk FMC_Bank1E ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE) CAN_F13R2_FB1_Pos (1U) FLASH_OPTCR_SPRMOD FLASH_OPTCR_SPRMOD_Msk CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk TIM_CCMR2_IC4F_Pos (12U) GPIO_BRR_BR3 GPIO_BRR_BR3_Msk __ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk SDMMC_CMD_GO_IRQ_STATE ((uint8_t)40) USB_OTG_DSTS_ENUMSPD_Pos (1U) CAN_F5R2_FB28_Msk (0x1U << CAN_F5R2_FB28_Pos) CAN_TSR_TXOK2_Pos (17U) CAN_TDL2R_DATA1_Pos (8U) USB_OTG_HCSPLT_PRTADDR_5 (0x20U << USB_OTG_HCSPLT_PRTADDR_Pos) RCC_CSR_LSION_BB (PERIPH_BB_BASE + (RCC_CSR_OFFSET * 32U) + (RCC_LSION_BIT_NUMBER * 4U)) TIM_CR1_CEN_Msk (0x1U << TIM_CR1_CEN_Pos) __HAL_RCC_TIM5_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM5RST)) __HAL_RCC_GPIOF_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET) __SDIO_START_READWAIT_ENABLE(__INSTANCE__) (*(__IO uint32_t *) DCTRL_RWSTART_BB = ENABLE) __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE CAN_FFA1R_FFA20_Pos (20U) EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk CAN_F7R1_FB25_Pos (25U) PLLI2S_TIMEOUT_VALUE 2U CAN_F9R2_FB19 CAN_F9R2_FB19_Msk CAN_TI0R_IDE CAN_TI0R_IDE_Msk __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE CAN_F1R1_FB13_Msk (0x1U << CAN_F1R1_FB13_Pos) USB_OTG_GINTSTS_IEPINT_Pos (18U) FMC_BWTR3_BUSTURN_Pos (16U) __HAL_SD_SDMMC_GET_IT __HAL_SD_SDIO_GET_IT GPIO_MODER_MODER6_Pos (12U) CAN_F2R2_FB14 CAN_F2R2_FB14_Msk I2C_CR1_ENPEC_Msk (0x1U << I2C_CR1_ENPEC_Pos) RCC_FMPI2C1CLKSOURCE_SYSCLK ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0) RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk _UINTPTR_T_DECLARED  RCC_PLLSAICFGR_PLLSAIN_7 (0x080U << RCC_PLLSAICFGR_PLLSAIN_Pos) DMA_HIFCR_CFEIF4_Msk (0x1U << DMA_HIFCR_CFEIF4_Pos) RCC_CSR_SFTRSTF_Msk (0x1U << RCC_CSR_SFTRSTF_Pos) TIM_SR_COMIF TIM_SR_COMIF_Msk __TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLE DMA1_Stream7_IRQn DBGMCU_IDCODE_DEV_ID_Msk (0xFFFU << DBGMCU_IDCODE_DEV_ID_Pos) RTC_CR_POL_Msk (0x1U << RTC_CR_POL_Pos) __SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLE RCC_PERIPHCLK_TIM 0x00000010U __HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE TIM_CCMR2_IC3F_2 (0x4U << TIM_CCMR2_IC3F_Pos) TIM_SET_ICPRESCALERVALUE(__HANDLE__,__CHANNEL__,__ICPSC__) (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) : ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) : ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) : ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U))) USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk IS_SAI_ALL_INSTANCE(PERIPH) (((PERIPH) == SAI1_Block_A) || ((PERIPH) == SAI1_Block_B) || ((PERIPH) == SAI2_Block_A) || ((PERIPH) == SAI2_Block_B)) TIM_TRGO_UPDATE (TIM_CR2_MMS_1) SAI_xSLOTR_SLOTSZ_0 (0x1U << SAI_xSLOTR_SLOTSZ_Pos) CAN_F11R2_FB15_Msk (0x1U << CAN_F11R2_FB15_Pos) GPIO_AFRH_AFRH4_2 GPIO_AFRH_AFSEL12_2 SDIO_DCOUNT_DATACOUNT_Msk (0x1FFFFFFU << SDIO_DCOUNT_DATACOUNT_Pos) __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE USB_OTG_DIEPINT_ITTXFE_Pos (4U) __ARM_FP16_FORMAT_IEEE __HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT SPI_SR_UDR SPI_SR_UDR_Msk ADC_SMPR2_SMP9_2 (0x4U << ADC_SMPR2_SMP9_Pos) GPIO_MODER_MODER14_Pos (28U) CAN_F7R1_FB19_Pos (19U) CAN_TSR_TERR1_Pos (11U) CAN_F6R1_FB11_Msk (0x1U << CAN_F6R1_FB11_Pos) RCC_APB1LPENR_TIM5LPEN_Pos (3U) _UNBUF_STREAM_OPT 1 SYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINT EXTI_EMR_MR11_Pos (11U) RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk GPIO_OSPEEDR_OSPEED15_Msk (0x3U << GPIO_OSPEEDR_OSPEED15_Pos) GPIO_MODER_MODE12_0 (0x1U << GPIO_MODER_MODE12_Pos) RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk RTC_CR_ALRBE RTC_CR_ALRBE_Msk CEC_ISR_RXEND_Msk (0x1U << CEC_ISR_RXEND_Pos) DMA_HISR_TCIF4_Pos (5U) TIM_DIER_COMIE TIM_DIER_COMIE_Msk GPIO_OTYPER_OT15_Pos (15U) I2C_CR1_SMBUS_Msk (0x1U << I2C_CR1_SMBUS_Pos) RTC_BKP14R RTC_BKP14R_Msk RCC_APB1RSTR_USART3RST_Pos (18U) CAN_F6R2_FB11_Pos (11U) CAN_F11R1_FB15 CAN_F11R1_FB15_Msk DAC_DHR12L2_DACC2DHR_Pos (4U) _nmalloc TPI_DEVID_PTINVALID_Pos 9U DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk EXTI_IMR_IM16 EXTI_IMR_MR16 CAN_F10R1_FB12_Pos (12U) SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) SDIO_CLKCR_WIDBUS SDIO_CLKCR_WIDBUS_Msk CAN_F9R2_FB13_Msk (0x1U << CAN_F9R2_FB13_Pos) FLASH_SECTOR_0 0U __HAL_RCC_TIM4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST)) __HAL_RCC_PWR_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_PWRLPEN)) CRC_DR_DR_Pos (0U) AES_IT_ERR CRYP_IT_ERR CAN_F3R2_FB7_Msk (0x1U << CAN_F3R2_FB7_Pos) __ARRAY_ADDRESS ARRAY_ADDRESS CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATE FLASH_OPTCR_OPTSTRT_Msk (0x1U << FLASH_OPTCR_OPTSTRT_Pos) RCC_LSI_OFF ((uint8_t)0x00) __HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUS __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE SDIO ((SDIO_TypeDef *) SDIO_BASE) HAL_SD_ERROR_GENERAL_UNKNOWN_ERR SDMMC_ERROR_GENERAL_UNKNOWN_ERR RCC_PLLCFGR_PLLP_1 (0x2U << RCC_PLLCFGR_PLLP_Pos) CAN_F9R1_FB29_Pos (29U) CAN_F3R1_FB16_Msk (0x1U << CAN_F3R1_FB16_Pos) PWR_CR_PMODE PWR_CR_VOS __HAL_FLASH_DATA_CACHE_RESET() do {FLASH->ACR |= FLASH_ACR_DCRST; FLASH->ACR &= ~FLASH_ACR_DCRST; }while(0U) DMA_SxFCR_FTH_Msk (0x3U << DMA_SxFCR_FTH_Pos) DCMI_SR_VSYNC_Pos (1U) HAL_MspInit CAN_FFA1R_FFA15_Msk (0x1U << CAN_FFA1R_FFA15_Pos) I2C_SR1_STOPF_Pos (4U) __HAL_SD_ENABLE(__HANDLE__) __SDIO_ENABLE((__HANDLE__)->Instance) SPI_CR1_CPHA_Msk (0x1U << SPI_CR1_CPHA_Pos) CAN_F12R2_FB13 CAN_F12R2_FB13_Msk DMA_LISR_TCIF0_Msk (0x1U << DMA_LISR_TCIF0_Pos) GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPD8 DAC1 ((DAC_TypeDef *) DAC_BASE) FPU_MVFR0_Square_root_Pos 20U ADC_JSQR_JSQ2_2 (0x04U << ADC_JSQR_JSQ2_Pos) __USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE HAL_DMA_ERROR_FE 0x00000002U CAN_F5R2_FB31 CAN_F5R2_FB31_Msk CAN_F11R2_FB22 CAN_F11R2_FB22_Msk DMA_LIFCR_CTEIF2_Msk (0x1U << DMA_LIFCR_CTEIF2_Pos) PHY_AUTONEGOTIATION ((uint16_t)0x1000U) EXTI_IMR_MR13 EXTI_IMR_MR13_Msk FMC_BWTR4_ADDSET_3 (0x8U << FMC_BWTR4_ADDSET_Pos) CAN_F2R1_FB9_Pos (9U) USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1U << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) CAN_F12R1_FB22_Pos (22U) CAN_F6R2_FB18_Msk (0x1U << CAN_F6R2_FB18_Pos) SDIO_MASK_SDIOITIE_Msk (0x1U << SDIO_MASK_SDIOITIE_Pos) RCC_CFGR_SWS_PLLR 0x0000000CU USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) CAN_F5R1_FB25 CAN_F5R1_FB25_Msk SAI_xFRCR_FRL_3 (0x08U << SAI_xFRCR_FRL_Pos) IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON) __HAL_RCC_CAN1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN)) SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk FMPI2C_OAR1_OA1_Msk (0x3FFU << FMPI2C_OAR1_OA1_Pos) EXTI_PR_PR5_Pos (5U) CAN_F13R2_FB8 CAN_F13R2_FB8_Msk FMPI2C_ICR_BERRCF_Msk (0x1U << FMPI2C_ICR_BERRCF_Pos) TIM_EGR_TG_Pos (6U) CAN_F2R2_FB4_Msk (0x1U << CAN_F2R2_FB4_Pos) USART2_BASE (APB1PERIPH_BASE + 0x4400U) TIM_DIER_CC1IE_Pos (1U) __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE CAN_MSR_SLAK_Msk (0x1U << CAN_MSR_SLAK_Pos) CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk RCC_PLLI2SCFGR_PLLI2SM_5 (0x20U << RCC_PLLI2SCFGR_PLLI2SM_Pos) CAN_IER_SLKIE CAN_IER_SLKIE_Msk GPIO_ODR_ODR_15 GPIO_ODR_OD15 USB_OTG_GINTSTS_LPMINT_Msk (0x1U << USB_OTG_GINTSTS_LPMINT_Pos) CAN_F8R2_FB15_Pos (15U) USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk __SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_IT TIM_BDTR_DTG TIM_BDTR_DTG_Msk IWDG_RLR_RL_Pos (0U) DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U) CAN_TSR_ABRQ2_Msk (0x1U << CAN_TSR_ABRQ2_Pos) TIM_CR2_MMS_Pos (4U) CAN_F12R1_FB16_Pos (16U) DMA_HIFCR_CFEIF7_Pos (22U) SAI_xSR_OVRUDR_Pos (0U) CAN_FLAG_FOV0 (0x00000204U) __HAL_RCC_HSI_ENABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE) FMC_BWTR4_DATAST_Pos (8U) EXTI_EMR_EM9 EXTI_EMR_MR9 DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk CAN_F10R1_FB17_Msk (0x1U << CAN_F10R1_FB17_Pos) __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE RCC_PLLSAIP_DIV2 0x00000002U CAN_F4R2_FB30 CAN_F4R2_FB30_Msk CAN_F12R2_FB8_Msk (0x1U << CAN_F12R2_FB8_Pos) CAN_MSR_WKUI_Msk (0x1U << CAN_MSR_WKUI_Pos) HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeup RTC_DR_YT_Pos (20U) EXTI_IMR_MR3 EXTI_IMR_MR3_Msk ADC_CSR_STRT3 ADC_CSR_STRT3_Msk EXTI_EMR_MR3_Pos (3U) ADC_DR_DATA_Pos (0U) VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1 CAN_F13R2_FB11 CAN_F13R2_FB11_Msk GPIO_BRR_BR14_Msk (0x1U << GPIO_BRR_BR14_Pos) CAN_F7R1_FB11 CAN_F7R1_FB11_Msk FMPI2C_CR1_TXDMAEN_Msk (0x1U << FMPI2C_CR1_TXDMAEN_Pos) RCC_CFGR_HPRE_DIV128 0x000000D0U __FLT32X_HAS_QUIET_NAN__ 1 CAN_MSR_ERRI CAN_MSR_ERRI_Msk __HAL_RCC_FMC_IS_CLK_ENABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) != RESET) RCC_APB1LPENR_PWRLPEN_Pos (28U) CAN_F8R1_FB31_Msk (0x1U << CAN_F8R1_FB31_Pos) USB_OTG_HCCHAR_LSDEV_Msk (0x1U << USB_OTG_HCCHAR_LSDEV_Pos) DMA_HIFCR_CFEIF6_Msk (0x1U << DMA_HIFCR_CFEIF6_Pos) SAI_xFRCR_FRL_5 (0x20U << SAI_xFRCR_FRL_Pos) CAN_F1R2_FB1_Msk (0x1U << CAN_F1R2_FB1_Pos) SAI_xCR1_DS_Msk (0x7U << SAI_xCR1_DS_Pos) CAN_F13R1_FB2_Pos (2U) HAL_SD_ERROR_ILLEGAL_CMD SDMMC_ERROR_ILLEGAL_CMD GPIO_BSRR_BS8_Pos (8U) SDIO_DCOUNT_DATACOUNT SDIO_DCOUNT_DATACOUNT_Msk USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk USB_OTG_GLPMCFG_LPMRCNT_Pos (21U) SPDIFRX_CR_PTMSK_Pos (9U) CAN_F2R1_FB15_Pos (15U) GPIO_AFRL_AFSEL6_3 (0x8U << GPIO_AFRL_AFSEL6_Pos) GPIO_LCKR_LCK15_Msk (0x1U << GPIO_LCKR_LCK15_Pos) CAN_F9R1_FB6_Pos (6U) GPIO_MODER_MODE11_Msk (0x3U << GPIO_MODER_MODE11_Pos) __HAL_RCC_SPI3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST)) __HAL_RCC_TIM13_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN)) TIM_SMCR_ECE TIM_SMCR_ECE_Msk __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE __COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESET DMA_LIFCR_CFEIF2_Msk (0x1U << DMA_LIFCR_CFEIF2_Pos) USB_OTG_GINTSTS_CMOD_Pos (0U) CAN_F9R1_FB2 CAN_F9R1_FB2_Msk __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE USB_OTG_HCCHAR_EPDIR_Pos (15U) DCMI_IER_VSYNC_IE_Msk (0x1U << DCMI_IER_VSYNC_IE_Pos) FMPI2C_ICR_OVRCF FMPI2C_ICR_OVRCF_Msk IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDIVR_2) || ((VALUE) == RCC_PLLSAIDIVR_4) || ((VALUE) == RCC_PLLSAIDIVR_8) || ((VALUE) == RCC_PLLSAIDIVR_16)) USB_OTG_TX0FSA_Msk (0xFFFFU << USB_OTG_TX0FSA_Pos) __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST)) SDIO_DATABLOCK_SIZE_2B SDIO_DCTRL_DBLOCKSIZE_0 __int32_t __GNUCLIKE_BUILTIN_VAALIST 1 __HAL_FLASH_GET_FLAG(__FLAG__) ((FLASH->SR & (__FLAG__))) CAN_F6R2_FB30 CAN_F6R2_FB30_Msk FMC_PMEM_MEMHOLD2_Msk (0xFFU << FMC_PMEM_MEMHOLD2_Pos) __OPAMP_CSR_S5SELX OPAMP_CSR_S5SELX USB_OTG_DIEPCTL_EPDIS_Pos (30U) FMC_BTR1_CLKDIV FMC_BTR1_CLKDIV_Msk CEC_CFGR_LSTN CEC_CFGR_LSTN_Msk CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk TIM_BDTR_BKE_Msk (0x1U << TIM_BDTR_BKE_Pos) FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk FMC_BTR3_DATAST_Pos (8U) MPU_REGION_SIZE_128KB ((uint8_t)0x10) DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk DBGMCU_CR_TRACE_MODE_0 (0x1U << DBGMCU_CR_TRACE_MODE_Pos) __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE CAN_FLAG_RQCP1 (0x00000508U) USB_OTG_GINTMSK_CIDSCHGM_Pos (28U) CAN_FM1R_FBM15_Pos (15U) __HAL_RCC_DMA1_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST)) USART_SR_PE USART_SR_PE_Msk EXTI_PR_PR19_Pos (19U) PWR_CSR_BRE PWR_CSR_BRE_Msk CAN_F9R2_FB24_Pos (24U) EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk GPIO_MODER_MODE11_0 (0x1U << GPIO_MODER_MODE11_Pos) TIM_CR2_OIS3_Pos (12U) DCMI_SR_FNE_Msk (0x1U << DCMI_SR_FNE_Pos) RTC_ALRMBSSR_SS_Pos (0U) CAN_F8R1_FB4 CAN_F8R1_FB4_Msk TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEED11_1 __HAL_RCC_ADC1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC1LPEN)) EXTI_SWIER_SWIER8_Pos (8U) CAN_F13R2_FB12_Pos (12U) CAN_F7R2_FB4 CAN_F7R2_FB4_Msk SDIO_ICR_DATAENDC_Pos (8U) _FSBLKCNT_T_DECLARED  __BSD_VISIBLE 1 USART_CR1_PS_Msk (0x1U << USART_CR1_PS_Pos) GPIO_MODER_MODE7_1 (0x2U << GPIO_MODER_MODE7_Pos) CAN_F11R1_FB24_Pos (24U) DMA_HIFCR_CTEIF7_Pos (25U) TIM_SLAVEMODE_TRIGGER 0x00000006U GPIO_MODE_IT_RISING_FALLING 0x10310000U FMC_BWTR4_DATAST FMC_BWTR4_DATAST_Msk FMC_BCR1_MBKEN_Pos (0U) __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__)) ADC1_BASE (APB2PERIPH_BASE + 0x2000U) FMC_SDRTR_REIE_Msk (0x1U << FMC_SDRTR_REIE_Pos) MPU_REGION_SIZE_512KB ((uint8_t)0x12) __DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLED CAN_F2R1_FB0_Pos (0U) __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN)) FMC_SDTR2_TMRD FMC_SDTR2_TMRD_Msk CAN_F13R2_FB18_Msk (0x1U << CAN_F13R2_FB18_Pos) SYSCFG_EXTICR2_EXTI4_PH 0x0007U CAN_FFA1R_FFA17_Pos (17U) FLASH_PSIZE_BYTE 0x00000000U USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk CAN_F4R1_FB23_Msk (0x1U << CAN_F4R1_FB23_Pos) CAN_RI1R_EXID CAN_RI1R_EXID_Msk TPI_FFSR_FtNonStop_Pos 3U FMC_BWTR4_ACCMOD FMC_BWTR4_ACCMOD_Msk _DEFAULT_SOURCE 1 DCMI_DR_BYTE1_Pos (8U) TIM_DMABASE_SR 0x00000004U FLASH_SCALE2_LATENCY4_FREQ 12000000U RCC_CIR_PLLSAIRDYC RCC_CIR_PLLSAIRDYC_Msk _STDDEF_H_  CAN_ESR_LEC_Pos (4U) CAN_MCR_DBF_Msk (0x1U << CAN_MCR_DBF_Pos) TIM_CR2_TI1S_Pos (7U) ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U DMA_FLAG_HTIF2_6 0x00100000U __COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLE DMA_SxNDT_9 (0x0200U << DMA_SxNDT_Pos) USART1_BASE (APB2PERIPH_BASE + 0x1000U) TIM_ENCODERMODE_TI2 (TIM_SMCR_SMS_1) SDIO_MASK_CMDSENTIE_Msk (0x1U << SDIO_MASK_CMDSENTIE_Pos) FMC_SDCR2_SDCLK_1 (0x2U << FMC_SDCR2_SDCLK_Pos) RCC_PLLI2SCFGR_PLLI2SQ_1 (0x2U << RCC_PLLI2SCFGR_PLLI2SQ_Pos) DAC_CR_EN1_Pos (0U) BSCKSEL_BIT_NUMBER SYSCFG_MCHDLYCR_BSCKSEL_Pos SDIO_ARG_CMDARG_Pos (0U) RCC_APB1LPENR_UART4LPEN_Pos (19U) CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk RTC_CR_ALRBE_Pos (9U) DMA2_Stream5_IRQn RCC_APB2ENR_SAI1EN_Pos (22U) WWDG_CFR_W_1 (0x02U << WWDG_CFR_W_Pos) TIM_DIER_CC4DE_Pos (12U) DAC_BASE (APB1PERIPH_BASE + 0x7400U) QUADSPI_CCR_ADSIZE_Pos (12U) USB_OTG_GRSTCTL_TXFFLSH_Pos (5U) CAN_F9R1_FB21_Msk (0x1U << CAN_F9R1_FB21_Pos) FMC_BWTR3_ADDHLD_3 (0x8U << FMC_BWTR3_ADDHLD_Pos) HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2 SDIO_BASE (APB2PERIPH_BASE + 0x2C00U) ADC_CCR_MULTI_2 (0x04U << ADC_CCR_MULTI_Pos) SAI_xCR1_SAIEN_Pos (16U) RCC_AHB1LPENR_BKPSRAMLPEN_Msk (0x1U << RCC_AHB1LPENR_BKPSRAMLPEN_Pos) I2C_DR_DR I2C_DR_DR_Msk USB_OTG_HPTXSTS_PTXQTOP_3 (0x08U << USB_OTG_HPTXSTS_PTXQTOP_Pos) ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk USB_OTG_GINTSTS_ENUMDNE_Msk (0x1U << USB_OTG_GINTSTS_ENUMDNE_Pos) __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOCLPEN)) ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) MPU_REGION_NUMBER1 ((uint8_t)0x01) CAN_F11R1_FB4 CAN_F11R1_FB4_Msk CAN_F1R1_FB28_Msk (0x1U << CAN_F1R1_FB28_Pos) TIM_TS_TI2FP2 0x00000060U __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1 USART_CR2_LBDL USART_CR2_LBDL_Msk CAN_F10R2_FB31_Msk (0x1U << CAN_F10R2_FB31_Pos) UINT8_MAX (__UINT8_MAX__) FLASH_OPTCR_RDP_3 (0x08U << FLASH_OPTCR_RDP_Pos) EXTI_RTSR_TR22_Msk (0x1U << EXTI_RTSR_TR22_Pos) USB_OTG_GINTSTS_PTXFE_Msk (0x1U << USB_OTG_GINTSTS_PTXFE_Pos) FMC_SDCR2_CAS_0 (0x1U << FMC_SDCR2_CAS_Pos) WWDG_CFR_W_3 (0x08U << WWDG_CFR_W_Pos) __HAL_ADC_SQR2_RK ADC_SQR2_RK ADC_HTR_HT ADC_HTR_HT_Msk MRLVDS_BitNumber MRLVDS_BIT_NUMBER TIM_CR1_UDIS TIM_CR1_UDIS_Msk GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPD5 FMC_BCR4_WAITPOL_Pos (9U) ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk FLASH_SR_RDERR_Pos (8U) IS_TIM_TI1SELECTION(TI1SELECTION) (((TI1SELECTION) == TIM_TI1SELECTION_CH1) || ((TI1SELECTION) == TIM_TI1SELECTION_XORCOMBINATION)) PHY_FULLDUPLEX_100M ((uint16_t)0x2100U) __HAL_RCC_TIM10_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN)) CAN_F4R2_FB7_Pos (7U) __WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLED USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk CAN_BTR_LBKM_Msk (0x1U << CAN_BTR_LBKM_Pos) __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN)) __HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1 JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD CAN_F6R1_FB26_Msk (0x1U << CAN_F6R1_FB26_Pos) SDIO_RESP4_CARDSTATUS4_Pos (0U) __HAL_RCC_GPIOE_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET) GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEED3 TIM_BDTR_AOE TIM_BDTR_AOE_Msk PWR_CR_UDEN_Pos (18U) _signal_buf __INT_LEAST16_WIDTH__ 16 FMPI2C_TIMINGR_SCLDEL FMPI2C_TIMINGR_SCLDEL_Msk CAN_F2R1_FB15 CAN_F2R1_FB15_Msk RCC_APB1ENR_CAN1EN_Msk (0x1U << RCC_APB1ENR_CAN1EN_Pos) GPIO_BRR_BR3_Pos (3U) RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk CAN_F12R1_FB29 CAN_F12R1_FB29_Msk ADC_CSR_EOC1_Msk (0x1U << ADC_CSR_EOC1_Pos) RTC_CR_OSEL_1 (0x2U << RTC_CR_OSEL_Pos) SAI_xCLRFR_COVRUDR_Pos (0U) FMC_BWTR4_ADDHLD_Pos (4U) USB_OTG_DCTL_TCTL_Pos (4U) CAN_F11R2_FB2_Pos (2U) GPIO_OSPEEDR_OSPEED11_Pos (22U) FMC_BWTR2_DATAST_4 (0x10U << FMC_BWTR2_DATAST_Pos) USB_OTG_GUSBCFG_TRDT_Msk (0xFU << USB_OTG_GUSBCFG_TRDT_Pos) USB_OTG_DIEPINT_BNA_Pos (9U) USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk CAN_F5R2_FB15_Pos (15U) HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finish I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk CAN_F3R2_FB22_Pos (22U) CAN_F7R2_FB6_Pos (6U) __GCC_ATOMIC_BOOL_LOCK_FREE 2 SDMMC_CMD_SD_APP_GET_MKB ((uint8_t)43) TIM_CCER_CC3P_Msk (0x1U << TIM_CCER_CC3P_Pos) __STDINT_EXP(x) __ ##x ##__ FMC_BCR4_FACCEN_Msk (0x1U << FMC_BCR4_FACCEN_Pos) CAN_MCR_AWUM_Pos (5U) __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE HAL_ERROR FMC_BTR4_BUSTURN_Msk (0xFU << FMC_BTR4_BUSTURN_Pos) FMC_SDTR2_TRC_1 (0x2U << FMC_SDTR2_TRC_Pos) _EXFNPTR(name,proto) (* name) proto _NEWLIB_VERSION "2.5.0" RTC_DR_MU RTC_DR_MU_Msk __HAL_RCC_USART6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART6LPEN)) CAN_F3R1_FB6 CAN_F3R1_FB6_Msk CAN_F10R2_FB6 CAN_F10R2_FB6_Msk FMC_BWTR2_BUSTURN_1 (0x2U << FMC_BWTR2_BUSTURN_Pos) __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE FMPI2C_CR1_ERRIE FMPI2C_CR1_ERRIE_Msk FMPI2C_ICR_TIMOUTCF FMPI2C_ICR_TIMOUTCF_Msk SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode CAN_FS1R_FSC11_Pos (11U) DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1U << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) FSMC_IRQn FMC_IRQn __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE FMC_R_BASE 0xA0000000U SAI_xCR2_CPL_Pos (13U) SDMMC_ERROR_BUSY 0x20000000U CAN_TDH1R_DATA4_Msk (0xFFU << CAN_TDH1R_DATA4_Pos) DMA_LIFCR_CFEIF1_Msk (0x1U << DMA_LIFCR_CFEIF1_Pos) __NEWLIB_H__ 1 CAN_IT_ERROR ((uint32_t)CAN_IER_ERRIE) FMC_BWTR1_BUSTURN_Pos (16U) CAN_F6R2_FB23_Msk (0x1U << CAN_F6R2_FB23_Pos) MPU_HFNMI_PRIVDEF_NONE 0x00000000U CAN_TDH2R_DATA7_Pos (24U) CAN_TDH0R_DATA6_Pos (16U) __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET CAN_F6R2_FB7_Msk (0x1U << CAN_F6R2_FB7_Pos) CAN_F8R1_FB10_Pos (10U) RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1 FMC_PMEM_MEMHIZ2_Msk (0xFFU << FMC_PMEM_MEMHIZ2_Pos) CAN_F3R2_FB10_Msk (0x1U << CAN_F3R2_FB10_Pos) FMC_BTR2_DATAST_Pos (8U) GPIO_ODR_OD4_Msk (0x1U << GPIO_ODR_OD4_Pos) CAN_F13R1_FB7 CAN_F13R1_FB7_Msk __HAL_UART_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE) FMC_PMEM_MEMWAIT2_0 (0x01U << FMC_PMEM_MEMWAIT2_Pos) __GNUCLIKE_BUILTIN_STDARG 1 FMC_BTR3_DATLAT_0 (0x1U << FMC_BTR3_DATLAT_Pos) SPDIFRX_DR1_U_Msk (0x1U << SPDIFRX_DR1_U_Pos) USB_OTG_GINTMSK_OTGINT_Msk (0x1U << USB_OTG_GINTMSK_OTGINT_Pos) FMPI2C_CR1_PE_Msk (0x1U << FMPI2C_CR1_PE_Pos) SDIO_STA_DTIMEOUT SDIO_STA_DTIMEOUT_Msk CAN_FA1R_FACT11_Msk (0x1U << CAN_FA1R_FACT11_Pos) CAN_F2R1_FB8 CAN_F2R1_FB8_Msk TIM_EGR_CC1G_Pos (1U) FMC_BTR3_ADDHLD_Pos (4U) CAN_F2R1_FB18_Msk (0x1U << CAN_F2R1_FB18_Pos) TIM_CCMR2_CC3S_Pos (0U) CAN_F1R2_FB8 CAN_F1R2_FB8_Msk HAL_SD_ERROR_STREAM_READ_UNDERRUN SDMMC_ERROR_STREAM_READ_UNDERRUN RTC_ALRMBR_MNU_0 (0x1U << RTC_ALRMBR_MNU_Pos) ADC_SMPR2_SMP5_Pos (15U) DMA_SxCR_DIR_Pos (6U) FMC_BWTR2_DATAST_2 (0x04U << FMC_BWTR2_DATAST_Pos) FLASH_ACR_DCRST_Msk (0x1U << FLASH_ACR_DCRST_Pos) __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN)) __HAL_RCC_TIM2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN)) CAN_BTR_TS2_0 (0x1U << CAN_BTR_TS2_Pos) CAN_F3R2_FB20 CAN_F3R2_FB20_Msk RCC_CR_HSION_BB (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_HSION_BIT_NUMBER * 4U)) SDIO_POWER_PWRCTRL_0 (0x1U << SDIO_POWER_PWRCTRL_Pos) __TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLED GPIO_PUPDR_PUPD12_Msk (0x3U << GPIO_PUPDR_PUPD12_Pos) EXTI_PR_PR21 EXTI_PR_PR21_Msk CAN_F9R2_FB17 CAN_F9R2_FB17_Msk FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) GPIO_ODR_ODR_6 GPIO_ODR_OD6 __HAL_RCC_GPIOC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOCRST)) USB_OTG_HCFG_FSLSS_Pos (2U) DMA_IT_TE ((uint32_t)DMA_SxCR_TEIE) CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk GPIO_BSRR_BS_10 GPIO_BSRR_BS10 TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk USB_OTG_HPRT_PSPD_Pos (17U) USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk CAN_F7R1_FB16_Msk (0x1U << CAN_F7R1_FB16_Pos) CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk CAN_TI1R_IDE_Msk (0x1U << CAN_TI1R_IDE_Pos) __ADC_DISABLE __HAL_ADC_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT)) CAN_F5R2_FB4_Msk (0x1U << CAN_F5R2_FB4_Pos) SPDIFRX_CSR_SOB_Pos (24U) CLEAR_REG(REG) ((REG) = (0x0)) FMC_SDCMR_MRD_Msk (0x1FFFU << FMC_SDCMR_MRD_Pos) EXTI_EMR_EM0 EXTI_EMR_MR0 RCC_APB1ENR_PWREN_Msk (0x1U << RCC_APB1ENR_PWREN_Pos) __UINT_FAST64_TYPE__ long long unsigned int USB_OTG_GUSBCFG_FDMOD_Msk (0x1U << USB_OTG_GUSBCFG_FDMOD_Pos) __HAL_SD_SDMMC_CLEAR_IT __HAL_SD_SDIO_CLEAR_IT FMC_BCR2_WAITCFG_Msk (0x1U << FMC_BCR2_WAITCFG_Pos) CAN_FLAG_TXOK2 (0x00000511U) CAN_F10R2_FB12_Pos (12U) EXTI_IMR_IM22 EXTI_IMR_MR22 UART_IT_TC ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TCIE)) RTC_TR_MNU_3 (0x8U << RTC_TR_MNU_Pos) ADC_CCR_VBATE ADC_CCR_VBATE_Msk IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG) HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDef CAN_FM1R_FBM19 CAN_FM1R_FBM19_Msk ADC_SMPR2_SMP2_Msk (0x7U << ADC_SMPR2_SMP2_Pos) SYSCFG_EXTICR4_EXTI12_PE 0x0004U RTC_CR_WUTE RTC_CR_WUTE_Msk ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U CAN_F13R2_FB4_Msk (0x1U << CAN_F13R2_FB4_Pos) SDIO_POWER_PWRCTRL SDIO_POWER_PWRCTRL_Msk __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) (MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (uint32_t)(__HSICalibrationValue__) << RCC_CR_HSITRIM_Pos)) SDMMC_MAX_VOLT_TRIAL 0x0000FFFFU CAN_F12R2_FB9 CAN_F12R2_FB9_Msk DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFU << USB_OTG_DIEPTSIZ_PKTCNT_Pos) HAL_DMA_MODULE_ENABLED  CAN_F10R1_FB7_Msk (0x1U << CAN_F10R1_FB7_Pos) CAN_F9R2_FB29_Pos (29U) HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode CAN_F3R2_FB1 CAN_F3R2_FB1_Msk __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT SDIO_MASK_RXOVERRIE SDIO_MASK_RXOVERRIE_Msk GPIO_AFRH_AFSEL8_1 (0x2U << GPIO_AFRH_AFSEL8_Pos) USB_OTG_GLPMCFG_ENBESL_Msk (0x1U << USB_OTG_GLPMCFG_ENBESL_Pos) CAN_F12R1_FB0_Msk (0x1U << CAN_F12R1_FB0_Pos) EXTI_FTSR_TR16_Pos (16U) CAN_F6R2_FB17 CAN_F6R2_FB17_Msk IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RW) || ((TYPE) == MPU_REGION_PRIV_RW_URO) || ((TYPE) == MPU_REGION_FULL_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RO) || ((TYPE) == MPU_REGION_PRIV_RO_URO)) __HAL_RCC_TIM4_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN)) __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__,__PLLI2SN__,__PLLI2SP__,__PLLI2SQ__,__PLLI2SR__) (RCC->PLLI2SCFGR = ((__PLLI2SM__) | ((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos) | ((((__PLLI2SP__) >> 1U) -1U) << RCC_PLLI2SCFGR_PLLI2SP_Pos) | ((__PLLI2SQ__) << RCC_PLLI2SCFGR_PLLI2SQ_Pos) | ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos))) NOR_ONGOING HAL_NOR_STATUS_ONGOING SPDIFRX_DR1_U_Pos (2U) TIM_CR1_CEN_Pos (0U) TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) FLASH_LATENCY_13 FLASH_ACR_LATENCY_13WS IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || ((ENTRY) == PWR_SLEEPENTRY_WFE)) LSION_BITNUMBER RCC_LSION_BIT_NUMBER TIM_DIER_COMDE TIM_DIER_COMDE_Msk DMA1 ((DMA_TypeDef *) DMA1_BASE) __INTPTR_TYPE__ int DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk HSION_BITNUMBER RCC_HSION_BIT_NUMBER CAN_F4R2_FB1_Msk (0x1U << CAN_F4R2_FB1_Pos) RTC_TAFCR_TAMPIE_Pos (2U) SDIO_FLAG_RXFIFOE SDIO_STA_RXFIFOE RCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMILPEN_Msk RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk RCC_BDCR_LSERDY_Pos (1U) ADC_SR_JEOC_Msk (0x1U << ADC_SR_JEOC_Pos) FMC_PATT_ATTHIZ2_5 (0x20U << FMC_PATT_ATTHIZ2_Pos) USB_OTG_DOEPCTL_SNAK_Msk (0x1U << USB_OTG_DOEPCTL_SNAK_Pos) _inc _ind __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC2LPEN)) __HAL_RCC_SPDIFRX_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPDIFRXRST)) GPIO_AF9_QSPI ((uint8_t)0x09) FMC_BTR3_BUSTURN_1 (0x2U << FMC_BTR3_BUSTURN_Pos) GPIO_IDR_ID5_Msk (0x1U << GPIO_IDR_ID5_Pos) __HAL_TIM_GET_COMPARE(__HANDLE__,__CHANNEL__) (*(__IO uint32_t *)(&((__HANDLE__)->Instance->CCR1) + ((__CHANNEL__) >> 2U))) RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk GPIO_MODER_MODER13_Msk (0x3U << GPIO_MODER_MODER13_Pos) CAN_F0R2_FB7_Msk (0x1U << CAN_F0R2_FB7_Pos) GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk I2C_CR1_PE I2C_CR1_PE_Msk EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk RCC_AHB1RSTR_GPIOCRST_Msk (0x1U << RCC_AHB1RSTR_GPIOCRST_Pos) FMC_BWTR3_ADDSET_2 (0x4U << FMC_BWTR3_ADDSET_Pos) GPIO_MODER_MODE14_Pos (28U) TPI_FFCR_TrigIn_Pos 8U USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk RTC_DR_DU_Pos (0U) FLASH_ERROR_RD HAL_FLASH_ERROR_RD COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1 CAN_F12R2_FB21_Pos (21U) WWDG_CR_T_3 (0x08U << WWDG_CR_T_Pos) RTC_DR_YU_Msk (0xFU << RTC_DR_YU_Pos) CAN_F6R1_FB31 CAN_F6R1_FB31_Msk SDMMC_CARD_LOCKED 0x02000000U TIM_SMCR_ECE_Msk (0x1U << TIM_SMCR_ECE_Pos) FMC_PCR_PBKEN_Msk (0x1U << FMC_PCR_PBKEN_Pos) FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk CAN_F12R2_FB16_Pos (16U) CAN_F12R2_FB24 CAN_F12R2_FB24_Msk SAI_xCR2_FTH_Msk (0x7U << SAI_xCR2_FTH_Pos) RCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk CAN_F11R1_FB3_Pos (3U) CAN_TDH1R_DATA6_Msk (0xFFU << CAN_TDH1R_DATA6_Pos) __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2 DMA_LIFCR_CFEIF3_Msk (0x1U << DMA_LIFCR_CFEIF3_Pos) EXTI_PR_PR6_Msk (0x1U << EXTI_PR_PR6_Pos) RTC_TAFCR_TAMP2E RTC_TAFCR_TAMP2E_Msk TIM_CCMR1_OC1CE_Pos (7U) _TIMER_T_DECLARED  CEC_IER_TXBRIE_Pos (8U) CAN_BTR_SJW_Pos (24U) CAN_F7R1_FB7_Pos (7U) FMC_BTR1_CLKDIV_Pos (20U) USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk GPIO_AFRH_AFSEL11_Msk (0xFU << GPIO_AFRH_AFSEL11_Pos) __FLT64_MIN_10_EXP__ (-307) TIM_OR_TI4_RMP_Pos (6U) DMA_LIFCR_CFEIF2_Pos (16U) xPSR_V_Pos 28U RCC_PLL_OFF ((uint8_t)0x01) FMC_BTR2_BUSTURN FMC_BTR2_BUSTURN_Msk FMC_SDCR1_NC FMC_SDCR1_NC_Msk SPDIFRX_IMR_IFEIE SPDIFRX_IMR_IFEIE_Msk USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U) USART_CR1_WAKE_Msk (0x1U << USART_CR1_WAKE_Pos) _Nonnull  __lock_close(lock) __retarget_lock_close(lock) CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESS SDMMC_CMD_SD_APP_SET_CLR_CARD_DETECT ((uint8_t)42) HAL_GetHalVersion __uint32_t __SDIO_STOP_READWAIT_DISABLE(__INSTANCE__) (*(__IO uint32_t *) DCTRL_RWSTOP_BB = DISABLE) __USART_ENABLE_IT __HAL_USART_ENABLE_IT FLASH_TYPEPROGRAM_WORD 0x00000002U SDMMC_CMD_GO_INACTIVE_STATE ((uint8_t)15) __HAL_RCC_TIM7_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST)) RTC_TR_PM_Msk (0x1U << RTC_TR_PM_Pos) SDMMC_CMD_WRITE_SINGLE_BLOCK ((uint8_t)24) DAC_CR_WAVE1_Pos (6U) __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__)) EXTI_PR_PR8 EXTI_PR_PR8_Msk CAN_F0R1_FB1 CAN_F0R1_FB1_Msk DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE MemoryManagement_IRQn ADC_SQR1_L_0 (0x1U << ADC_SQR1_L_Pos) RCC_APB1ENR_I2C3EN_Msk (0x1U << RCC_APB1ENR_I2C3EN_Pos) SPDIFRX_SR_TERR_Pos (8U) GPIO_BRR_BR13_Pos (13U) USB_OTG_HCSPLT_XACTPOS_0 (0x1U << USB_OTG_HCSPLT_XACTPOS_Pos) CAN_F2R1_FB22 CAN_F2R1_FB22_Msk USB_OTG_GOTGINT_IDCHNG_Msk (0x1U << USB_OTG_GOTGINT_IDCHNG_Pos) __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG MAC_ADDR3 0U MPU_REGION_SIZE_256MB ((uint8_t)0x1B) TIM_DIER_CC2IE_Msk (0x1U << TIM_DIER_CC2IE_Pos) __IO volatile RTC_TSTR_ST RTC_TSTR_ST_Msk RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk TIM_TIM2_USBFS_SOF 0x00000800U EXTI_EMR_MR0_Msk (0x1U << EXTI_EMR_MR0_Pos) CAN_F5R2_FB29 CAN_F5R2_FB29_Msk ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk RCC_PLLSAICFGR_PLLSAIP RCC_PLLSAICFGR_PLLSAIP_Msk __HAL_RCC_FMPI2C1_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN); UNUSED(tmpreg); } while(0U) CAN_IER_TMEIE_Pos (0U) CAN_FS1R_FSC1_Msk (0x1U << CAN_FS1R_FSC1_Pos) CAN_F3R1_FB18 CAN_F3R1_FB18_Msk RCC_PLLI2SON_BIT_NUMBER 0x1AU ADC_SMPR2_SMP0_Pos (0U) GPIO_OTYPER_OT12_Pos (12U) CEC_IER_TXERRIE_Msk (0x1U << CEC_IER_TXERRIE_Pos) DMA_LIFCR_CTCIF1_Msk (0x1U << DMA_LIFCR_CTCIF1_Pos) AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000U) ADC_CR2_DDS ADC_CR2_DDS_Msk CAN_F0R1_FB1_Pos (1U) SDIO_RESPCMD_RESPCMD SDIO_RESPCMD_RESPCMD_Msk RMVF_BitNumber RCC_RMVF_BIT_NUMBER SPDIFRX_SR_TERR SPDIFRX_SR_TERR_Msk ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT CAN_F1R2_FB22_Msk (0x1U << CAN_F1R2_FB22_Pos) __TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLED __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk CAN_F5R1_FB10_Pos (10U) SCB_AIRCR_SYSRESETREQ_Pos 2U __SNLK 0x0001 ADC_SMPR1_SMP11_Msk (0x7U << ADC_SMPR1_SMP11_Pos) DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) DCMI_IT_OVF DCMI_IT_OVR EXTI_RTSR_TR12_Msk (0x1U << EXTI_RTSR_TR12_Pos) CEC_ISR_TXBR_Msk (0x1U << CEC_ISR_TXBR_Pos) TIM_CLOCKSOURCE_TI1 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2) UART_OVERSAMPLING_8 ((uint32_t)USART_CR1_OVER8) unsigned +0 SYSCFG_EXTICR2_EXTI6_Msk (0xFU << SYSCFG_EXTICR2_EXTI6_Pos) SPI_I2SCFGR_I2SSTD_0 (0x1U << SPI_I2SCFGR_I2SSTD_Pos) CAN_F11R2_FB14 CAN_F11R2_FB14_Msk DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk CAN_FS1R_FSC17 CAN_FS1R_FSC17_Msk RCC_RTCCLKSOURCE_HSE_DIV8 0x00080300U CAN_FA1R_FACT21_Pos (21U) SAI2_Block_B ((SAI_Block_TypeDef *)SAI2_Block_B_BASE) USART_CR3_SCEN_Pos (5U) CAN_F1R2_FB12_Pos (12U) SAI_xSR_AFSDET_Pos (5U) RCC_SYSCLK_DIV512 RCC_CFGR_HPRE_DIV512 FMC_BCR2_MBKEN_Pos (0U) SPI_SR_BSY SPI_SR_BSY_Msk SYSCFG_EXTICR1_EXTI0_PC 0x0002U USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE USB_OTG_HCCHAR_EPDIR_Msk (0x1U << USB_OTG_HCCHAR_EPDIR_Pos) SDIO_FLAG_SDIOIT SDIO_STA_SDIOIT APBPrescTable CAN_F3R1_FB0_Pos (0U) CAN_F6R2_FB20_Msk (0x1U << CAN_F6R2_FB20_Pos) GPIO_AFRL_AFSEL7_1 (0x2U << GPIO_AFRL_AFSEL7_Pos) FMC_BTR4_ADDSET_0 (0x1U << FMC_BTR4_ADDSET_Pos) CAN_F7R2_FB15 CAN_F7R2_FB15_Msk ADC_CR2_JEXTEN_Msk (0x3U << ADC_CR2_JEXTEN_Pos) CAN_F2R1_FB17 CAN_F2R1_FB17_Msk GPIO_OSPEEDR_OSPEED0_0 (0x1U << GPIO_OSPEEDR_OSPEED0_Pos) CAN_F10R1_FB5 CAN_F10R1_FB5_Msk SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLE DAC_CR_BOFF2_Pos (17U) RTC_CALR_CALW16_Pos (13U) DAC_CR_BOFF2_Msk (0x1U << DAC_CR_BOFF2_Pos) TPI_SPPR_TXMODE_Pos 0U COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4 GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk I2C_CR2_LAST I2C_CR2_LAST_Msk RTC_ALRMAR_SU_0 (0x1U << RTC_ALRMAR_SU_Pos) DAC_DHR12LD_DACC2DHR_Pos (20U) __TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLED CAN_F5R1_FB28_Msk (0x1U << CAN_F5R1_FB28_Pos) DMA_FLAG_TCIF3_7 0x08000000U CAN_FA1R_FACT15_Pos (15U) __HAL_RCC_AHB2_FORCE_RESET() (RCC->AHB2RSTR = 0xFFFFFFFFU) TIM_DIER_CC3IE_Msk (0x1U << TIM_DIER_CC3IE_Pos) __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET RCC_CR_PLLRDY_Msk (0x1U << RCC_CR_PLLRDY_Pos) CAN_F11R2_FB19_Msk (0x1U << CAN_F11R2_FB19_Pos) xPSR_ISR_Msk (0x1FFUL ) USB_OTG_PCGCCTL_STOPCLK_Pos (0U) GPIO_PUPDR_PUPD3_0 (0x1U << GPIO_PUPDR_PUPD3_Pos) USART_CR1_SBK_Pos (0U) WWDG_CFR_EWI_Msk (0x1U << WWDG_CFR_EWI_Pos) RCC_CIR_PLLSAIRDYC_Msk (0x1U << RCC_CIR_PLLSAIRDYC_Pos) __DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLE FMPI2C_CR1_RXIE_Msk (0x1U << FMPI2C_CR1_RXIE_Pos) __SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLE EXTI_RTSR_TR6_Pos (6U) CAN_F0R1_FB5_Pos (5U) RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk RTC_TAFCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS_Msk ADC_CCR_DELAY_1 (0x2U << ADC_CCR_DELAY_Pos) TIM_CCER_CC2NE_Msk (0x1U << TIM_CCER_CC2NE_Pos) CAN_F2R2_FB8_Pos (8U) __HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) != RESET) __DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLED __HAL_RCC_QSPI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN); UNUSED(tmpreg); } while(0U) CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk USB_OTG_EPNUM_Pos (0U) TIM_EVENTSOURCE_CC1 TIM_EGR_CC1G __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE INT64_C(x) __INT64_C(x) __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN)) FPU_MVFR0_Single_precision_Pos 4U RCC_CFGR_PPRE2_DIV16 0x0000E000U CAN_F7R1_FB14_Pos (14U) USB_OTG_DIEPCTL_TXFNUM_Pos (22U) SD_InitTypeDef SDIO_InitTypeDef USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1U << USB_OTG_DOEPEACHMSK1_EPDM_Pos) CAN_F7R1_FB30 CAN_F7R1_FB30_Msk SPDIFRX_CR_NBTR_Msk (0x3U << SPDIFRX_CR_NBTR_Pos) FLASH_OPTCR_OPTSTRT_Pos (1U) __ASMNAME(cname) __XSTRING (__USER_LABEL_PREFIX__) cname RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk CAN_F0R2_FB15_Msk (0x1U << CAN_F0R2_FB15_Pos) ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk __INT_FAST32_WIDTH__ 32 SAI_xSR_AFSDET_Msk (0x1U << SAI_xSR_AFSDET_Pos) IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1) || ((HCLK) == RCC_SYSCLK_DIV2) || ((HCLK) == RCC_SYSCLK_DIV4) || ((HCLK) == RCC_SYSCLK_DIV8) || ((HCLK) == RCC_SYSCLK_DIV16) || ((HCLK) == RCC_SYSCLK_DIV64) || ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) || ((HCLK) == RCC_SYSCLK_DIV512)) SDMMC_VOLTAGE_WINDOW_SD 0x80100000U GPIO_MODER_MODER4_1 (0x2U << GPIO_MODER_MODER4_Pos) _T_PTRDIFF_  TIM_BDTR_MOE_Pos (15U) FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) CAN_F5R2_FB7_Pos (7U) GPIO_OSPEEDR_OSPEED3_1 (0x2U << GPIO_OSPEEDR_OSPEED3_Pos) TIM_ICSELECTION_TRC (TIM_CCMR1_CC1S) RTC_ALRMAR_HU_Pos (16U) FMC_BTR2_ADDSET_1 (0x2U << FMC_BTR2_ADDSET_Pos) TIM_SR_CC1OF TIM_SR_CC1OF_Msk CAN_IT_BUSOFF ((uint32_t)CAN_IER_BOFIE) CAN_F2R2_FB12_Msk (0x1U << CAN_F2R2_FB12_Pos) FMC_BCR4_MWID FMC_BCR4_MWID_Msk SDIO_IT_DBCKEND SDIO_STA_DBCKEND PWR_PVDLEVEL_4 PWR_CR_PLS_LEV4 I2C_OAR1_ADD3_Pos (3U) FMC_BCR2_MTYP_Pos (2U) IS_UART_PARITY(PARITY) (((PARITY) == UART_PARITY_NONE) || ((PARITY) == UART_PARITY_EVEN) || ((PARITY) == UART_PARITY_ODD)) SYSCFG_EXTICR1_EXTI3_PF 0x5000U __LLFRACT_IBIT__ 0 RCC_CECCLKSOURCE_LSE ((uint32_t)RCC_DCKCFGR2_CECSEL) USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1 RCC_IT_CSSLSE RCC_IT_LSECSS RCC_APB1LPENR_SPI3LPEN_Pos (15U) CEC_CR_TXSOM_Pos (1U) __DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESET FMC_BTR2_CLKDIV_Msk (0xFU << FMC_BTR2_CLKDIV_Pos) CAN_F9R1_FB24_Pos (24U) CEC_ISR_RXBR CEC_ISR_RXBR_Msk USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFU << USB_OTG_GRXFSIZ_RXFD_Pos) I2C_CR1_SWRST I2C_CR1_SWRST_Msk CAN_BTR_TS1_2 (0x4U << CAN_BTR_TS1_Pos) DMA_MEMORY_TO_MEMORY ((uint32_t)DMA_SxCR_DIR_1) __HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLE FMC_PATT_ATTHOLD2_6 (0x40U << FMC_PATT_ATTHOLD2_Pos) RCC_APB1RSTR_DACRST_Msk (0x1U << RCC_APB1RSTR_DACRST_Pos) RCC_CR_HSEBYP_Msk (0x1U << RCC_CR_HSEBYP_Pos) RCC_AHB1RSTR_OTGHRST RCC_AHB1RSTR_OTGHRST_Msk GPIO_PUPDR_PUPD12_1 (0x2U << GPIO_PUPDR_PUPD12_Pos) CAN_F12R1_FB8 CAN_F12R1_FB8_Msk __TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLED CoreDebug_DEMCR_TRCENA_Pos 24U FMC_BTR1_DATAST_5 (0x20U << FMC_BTR1_DATAST_Pos) CAN_F7R2_FB10_Msk (0x1U << CAN_F7R2_FB10_Pos) SAI_xDR_DATA_Msk (0xFFFFFFFFU << SAI_xDR_DATA_Pos) FMPI2C_CR1_PECEN_Msk (0x1U << FMPI2C_CR1_PECEN_Pos) FMPI2C_ICR_OVRCF_Pos (10U) DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) __FLT_HAS_INFINITY__ 1 DMA_LIFCR_CTCIF3_Msk (0x1U << DMA_LIFCR_CTCIF3_Pos) I2C_OAR1_ADDMODE_Pos (15U) CAN_F5R2_FB2_Pos (2U) TIM_CCMR2_OC4FE_Pos (10U) IS_TIM_IC_PRESCALER(PRESCALER) (((PRESCALER) == TIM_ICPSC_DIV1) || ((PRESCALER) == TIM_ICPSC_DIV2) || ((PRESCALER) == TIM_ICPSC_DIV4) || ((PRESCALER) == TIM_ICPSC_DIV8)) USB_OTG_GINTSTS_DATAFSUSP_Pos (22U) RTC_BKP3R_Pos (0U) __HAL_DBGMCU_FREEZE_TIM8() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM8_STOP)) GPIO_PUPDR_PUPDR10_0 GPIO_PUPDR_PUPD10_0 CEC_IER_TXBRIE CEC_IER_TXBRIE_Msk USART_CR3_DMAT USART_CR3_DMAT_Msk USB_OTG_DOEPCTL_SNPM_Msk (0x1U << USB_OTG_DOEPCTL_SNPM_Pos) ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1U) && ((PRESCALER) <= 1024U)) CAN_F9R1_FB18_Pos (18U) GPIO_MODE_IT_FALLING 0x10210000U RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk EXTI_IMR_MR10_Pos (10U) RCC_AHB2ENR_DCMIEN_Pos (0U) FMC_BTR4_DATAST_2 (0x04U << FMC_BTR4_DATAST_Pos) USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFU << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) DAC_CR_TEN1_Msk (0x1U << DAC_CR_TEN1_Pos) CAN_RF0R_FMP0_Pos (0U) FMC_BTR2_CLKDIV_2 (0x4U << FMC_BTR2_CLKDIV_Pos) DCMI_ICR_VSYNC_ISC_Pos (3U) DMA_HIFCR_CTCIF7_Pos (27U) RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk CAN_F11R1_FB20 CAN_F11R1_FB20_Msk CAN_F8R2_FB10_Pos (10U) USB_OTG_HFIR_FRIVL_Pos (0U) RTC_TR_MNT_0 (0x1U << RTC_TR_MNT_Pos) USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk FMC_PCR_TCLR_0 (0x1U << FMC_PCR_TCLR_Pos) RTC_BKP13R RTC_BKP13R_Msk DCMI_RISR_ERR_RIS DCMI_RIS_ERR_RIS SAI_xIMR_CNRDYIE_Pos (4U) CAN_F11R1_FB3_Msk (0x1U << CAN_F11R1_FB3_Pos) CAN_F12R1_FB11_Pos (11U) DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET FMC_SDSR_MODES2_0 (0x1U << FMC_SDSR_MODES2_Pos) __INT_FAST64_WIDTH__ 64 CAN_F4R2_FB15_Msk (0x1U << CAN_F4R2_FB15_Pos) CAN_F6R1_FB17 CAN_F6R1_FB17_Msk USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1U << USB_OTG_PCGCCTL_PHYSUSP_Pos) FLASH_OPTCR_OPTLOCK_Pos (0U) L_tmpnam FILENAME_MAX DMA_SxFCR_FTH_0 (0x1U << DMA_SxFCR_FTH_Pos) GPIO_MODER_MODER7_Msk (0x3U << GPIO_MODER_MODER7_Pos) TIM_CR1_CKD_Pos (8U) __HAL_RCC_GPIOE_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); UNUSED(tmpreg); } while(0U) FLASH_TypeDef EXTI_EMR_MR12 EXTI_EMR_MR12_Msk __FLT32_HAS_DENORM__ 1 CAN_F1R2_FB0_Pos (0U) FMC_SR_IFS_Msk (0x1U << FMC_SR_IFS_Pos) QUADSPI_CR_TCEN_Msk (0x1U << QUADSPI_CR_TCEN_Pos) I2C_SR2_TRA_Pos (2U) REGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUP USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) SYSCFG_MEMRMP_UFB_MODE_Msk (0x1U << SYSCFG_MEMRMP_UFB_MODE_Pos) CAN_FS1R_FSC13_Msk (0x1U << CAN_FS1R_FSC13_Pos) __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE EXTI_IMR_MR20_Pos (20U) CAN_F7R2_FB1_Msk (0x1U << CAN_F7R2_FB1_Pos) RTC_ALRMBR_MSK3_Pos (23U) DMA_SxCR_MSIZE_Pos (13U) PHY_JABBER_DETECTION ((uint16_t)0x0002U) __HAL_RCC_GET_SYSCLK_SOURCE() (RCC->CFGR & RCC_CFGR_SWS) __ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLE USB_OTG_DCFG_PERSCHIVL_0 (0x1U << USB_OTG_DCFG_PERSCHIVL_Pos) SYSCFG_EXTICR2_EXTI5_PI 0x0080U AHB2RSTR SDIO_STA_RXDAVL SDIO_STA_RXDAVL_Msk ADC_JSQR_JSQ4_Msk (0x1FU << ADC_JSQR_JSQ4_Pos) CAN_F1R1_FB30_Msk (0x1U << CAN_F1R1_FB30_Pos) RTC_CR_BYPSHAD_Pos (5U) GPIO_BSRR_BS_11 GPIO_BSRR_BS11 FMC_BCR2_BURSTEN FMC_BCR2_BURSTEN_Msk GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7 SAI_xCLRFR_CAFSDET_Pos (5U) EXTI_SWIER_SWIER15_Msk (0x1U << EXTI_SWIER_SWIER15_Pos) IS_UART_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B) || ((LENGTH) == UART_WORDLENGTH_9B)) PTHREAD_SCOPE_SYSTEM 1 FMC_PCR_PWID_Pos (4U) CAN_TSR_TERR1 CAN_TSR_TERR1_Msk __OPAMP_CSR_S3SELX OPAMP_CSR_S3SELX FLASH_SCALE3_LATENCY3_FREQ 90000000U __lock_init_recursive(lock) __retarget_lock_init_recursive(&lock) UART_PARITY_NONE 0x00000000U DMA_LISR_TEIF1_Msk (0x1U << DMA_LISR_TEIF1_Pos) SPI_CR1_SSM_Msk (0x1U << SPI_CR1_SSM_Pos) CAN_FA1R_FACT2_Msk (0x1U << CAN_FA1R_FACT2_Pos) __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3 __CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLE CAN_F11R2_FB20_Msk (0x1U << CAN_F11R2_FB20_Pos) EXTI_IMR_MR14_Pos (14U) __GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESET __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1 DCMI_RIS_FRAME_RIS_Pos (0U) EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk __HAL_RCC_DAC_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST)) FMC_BWTR2_ADDSET_0 (0x1U << FMC_BWTR2_ADDSET_Pos) USB_OTG_HCSPLT_PRTADDR_Msk (0x7FU << USB_OTG_HCSPLT_PRTADDR_Pos) RCC_PLLCFGR_PLLM_4 (0x10U << RCC_PLLCFGR_PLLM_Pos) __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG())) USB_OTG_HCINTMSK_ACKM_Msk (0x1U << USB_OTG_HCINTMSK_ACKM_Pos) EXTI_IMR_MR3_Msk (0x1U << EXTI_IMR_MR3_Pos) DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) FMC_SDTR2_TRP_Msk (0xFU << FMC_SDTR2_TRP_Pos) RCC_CKGATENR_AHB2APB1_CKEN RCC_CKGATENR_AHB2APB1_CKEN_Msk TIM_ICSELECTION_DIRECTTI (TIM_CCMR1_CC1S_0) RCC_APB1RSTR_I2C2RST_Msk (0x1U << RCC_APB1RSTR_I2C2RST_Pos) SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) FMPI2C_CR1_ANFOFF_Msk (0x1U << FMPI2C_CR1_ANFOFF_Pos) FMC_PMEM_MEMHIZ2_Pos (24U) GPIO_PUPDR_PUPD2_Msk (0x3U << GPIO_PUPDR_PUPD2_Pos) USB_OTG_DIEPINT_INEPNE_Msk (0x1U << USB_OTG_DIEPINT_INEPNE_Pos) CAN_FM1R_FBM10_Pos (10U) CAN_TI0R_STID_Pos (21U) HAL_NAND_Read_Page HAL_NAND_Read_Page_8b TIM_CCER_CC3NE_Msk (0x1U << TIM_CCER_CC3NE_Pos) EXTI_RTSR_TR22_Pos (22U) EXTI_EMR_MR9_Msk (0x1U << EXTI_EMR_MR9_Pos) __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg))) DMA_SxNDT_7 (0x0080U << DMA_SxNDT_Pos) __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE CAN_F10R1_FB10 CAN_F10R1_FB10_Msk ADC_SMPR2_SMP5_0 (0x1U << ADC_SMPR2_SMP5_Pos) CAN_F4R2_FB28_Msk (0x1U << CAN_F4R2_FB28_Pos) PWR_CSR_WUF_Msk (0x1U << PWR_CSR_WUF_Pos) __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE IS_TIM_BREAK_POLARITY(POLARITY) (((POLARITY) == TIM_BREAKPOLARITY_LOW) || ((POLARITY) == TIM_BREAKPOLARITY_HIGH)) __ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLE __ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLE RTC_ISR_TSF_Pos (11U) IS_TIM_TRIGGERPOLARITY(POLARITY) (((POLARITY) == TIM_TRIGGERPOLARITY_INVERTED ) || ((POLARITY) == TIM_TRIGGERPOLARITY_NONINVERTED) || ((POLARITY) == TIM_TRIGGERPOLARITY_RISING ) || ((POLARITY) == TIM_TRIGGERPOLARITY_FALLING ) || ((POLARITY) == TIM_TRIGGERPOLARITY_BOTHEDGE )) RTC_TR_HU_Pos (16U) RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4 SYSCFG_EXTICR1_EXTI3_PA 0x0000U RCC_CIR_LSERDYF_Pos (1U) CAN_F9R2_FB30_Msk (0x1U << CAN_F9R2_FB30_Pos) GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk CAN_F7R2_FB22 CAN_F7R2_FB22_Msk ADC_CR1_OVRIE_Pos (26U) IS_TIM_CLOCKPRESCALER(PRESCALER) (((PRESCALER) == TIM_CLOCKPRESCALER_DIV1) || ((PRESCALER) == TIM_CLOCKPRESCALER_DIV2) || ((PRESCALER) == TIM_CLOCKPRESCALER_DIV4) || ((PRESCALER) == TIM_CLOCKPRESCALER_DIV8)) CAN_TI2R_STID CAN_TI2R_STID_Msk TIM_TIM5_GPIO 0x00000000U DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk UsageFault_IRQn CAN_RDH1R_DATA6_Pos (16U) FPU_FPCAR_ADDRESS_Pos 3U EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk CAN_TSR_ALST2_Pos (18U) GPIO_BRR_BR0 GPIO_BRR_BR0_Msk TIM_ETRPOLARITY_INVERTED (TIM_SMCR_ETP) I2C_CR2_ITBUFEN_Pos (10U) PWR_CR_PDDS_Msk (0x1U << PWR_CR_PDDS_Pos) __DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESET __HAL_SD_DISABLE_IT(__HANDLE__,__INTERRUPT__) __SDIO_DISABLE_IT((__HANDLE__)->Instance, (__INTERRUPT__)) LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONS CAN_F5R1_FB8_Pos (8U) EXTI_RTSR_TR16_Pos (16U) __GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLE GPIO_IDR_ID14_Pos (14U) DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U) PWR_CSR_EWUP1 PWR_CSR_EWUP1_Msk __HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLE FPU_FPCCR_LSPEN_Pos 30U RCC_PERIPHCLK_FMPI2C1 0x00000080U USB_OTG_GINTMSK_DISCINT_Pos (29U) _END_STD_C  __HAL_RCC_DCMI_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN); UNUSED(tmpreg); } while(0U) CAN_F2R1_FB21_Pos (21U) GPIO_AF8_SPDIFRX ((uint8_t)0x08) MPU_REGION_NUMBER4 ((uint8_t)0x04) TIM_DMA_ID_COMMUTATION ((uint16_t)0x0005) USART_BRR_DIV_Mantissa_Pos (4U) GPIO_MODER_MODE15_0 (0x1U << GPIO_MODER_MODE15_Pos) SDIO_STA_CMDACT SDIO_STA_CMDACT_Msk USB_OTG_DIEPINT_TXFE_Msk (0x1U << USB_OTG_DIEPINT_TXFE_Pos) SPI_SR_TXE_Msk (0x1U << SPI_SR_TXE_Pos) BDCR_RTCEN_BB RCC_BDCR_RTCEN_BB _result_k __HAL_RCC_PLLI2S_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE) DWT_CTRL_FOLDEVTENA_Pos 21U RCC_APB2LPENR_SPI4LPEN_Msk (0x1U << RCC_APB2LPENR_SPI4LPEN_Pos) CAN_TI0R_IDE_Pos (2U) RTC_ALRMAR_DT_Msk (0x3U << RTC_ALRMAR_DT_Pos) __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET GPIO_BSRR_BS14_Pos (14U) __INT_MAX__ 0x7fffffff FMC_BCR2_WAITCFG_Pos (11U) QUADSPI_CCR_DCYC_Msk (0x1FU << QUADSPI_CCR_DCYC_Pos) __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE I2C_SR1_TIMEOUT_Pos (14U) SDIO_HARDWARE_FLOW_CONTROL_DISABLE 0x00000000U __UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET QUADSPI_CCR_INSTRUCTION_0 (0x01U << QUADSPI_CCR_INSTRUCTION_Pos) USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02U << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) RCC_AHB3LPENR_QSPILPEN_Pos (1U) PWR_CR_OFFSET_BB (PWR_OFFSET + PWR_CR_OFFSET) CAN_F3R2_FB13 CAN_F3R2_FB13_Msk SPI_CR1_MSTR SPI_CR1_MSTR_Msk ADC_JSQR_JSQ4_1 (0x02U << ADC_JSQR_JSQ4_Pos) __INTPTR_MAX__ 0x7fffffff CR_OFFSET_BB PWR_CR_OFFSET_BB IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCK TIM_EGR_TG_Msk (0x1U << TIM_EGR_TG_Pos) IS_SDIO_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDIO_HARDWARE_FLOW_CONTROL_DISABLE) || ((CONTROL) == SDIO_HARDWARE_FLOW_CONTROL_ENABLE)) TIM_BDTR_DTG_4 (0x10U << TIM_BDTR_DTG_Pos) FMC_BWTR3_ACCMOD_Pos (28U) __SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE FLASH_OPTCR_WDG_SW_Pos (5U) CAN_F4R1_FB31_Pos (31U) __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) != RESET) SCB_DFSR_DWTTRAP_Pos 2U CEC_IER_RXENDIE_Msk (0x1U << CEC_IER_RXENDIE_Pos) UART_WORDLENGTH_9B ((uint32_t)USART_CR1_M) FMC_BCR4_MTYP_Pos (2U) CAN_F10R1_FB22_Msk (0x1U << CAN_F10R1_FB22_Pos) CAN1_SCE_IRQn IS_TAMPER_FILTER IS_RTC_TAMPER_FILTER CAN_F7R1_FB16 CAN_F7R1_FB16_Msk CAN_F5R2_FB22_Msk (0x1U << CAN_F5R2_FB22_Pos) IS_TIM_OC_POLARITY(POLARITY) (((POLARITY) == TIM_OCPOLARITY_HIGH) || ((POLARITY) == TIM_OCPOLARITY_LOW)) I2C_CR2_ITERREN_Msk (0x1U << I2C_CR2_ITERREN_Pos) RTC_DR_DU_2 (0x4U << RTC_DR_DU_Pos) RCC_DCKCFGR_TIMPRE_BB (PERIPH_BB_BASE + (RCC_DCKCFGR_OFFSET * 32U) + (RCC_TIMPRE_BIT_NUMBER * 4U)) HAL_UART_ERROR_PE 0x00000001U __DEC128_EPSILON__ 1E-33DL MPU_REGION_SIZE_1MB ((uint8_t)0x13) SAI_xSLOTR_NBSLOT_0 (0x1U << SAI_xSLOTR_NBSLOT_Pos) __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED __ULLFRACT_EPSILON__ 0x1P-64ULLR __HAL_RCC_GET_I2S_APB1_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_I2S1SRC)) CAN_F13R1_FB12 CAN_F13R1_FB12_Msk GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEED12_0 CAN_FFA1R_FFA23_Pos (23U) TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk USB_OTG_DPID_Msk (0x3U << USB_OTG_DPID_Pos) RCC_CKGATENR_CM4DBG_CKEN RCC_CKGATENR_CM4DBG_CKEN_Msk FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk CAN_F6R1_FB18_Pos (18U) CAN_F4R1_FB25_Pos (25U) SAI_GCR_SYNCIN_Msk (0x3U << SAI_GCR_SYNCIN_Pos) HAL_SetTickFreq __printf0like(fmtarg,firstvararg)  EXTI_SWIER_SWIER11_Msk (0x1U << EXTI_SWIER_SWIER11_Pos) CAN_F10R2_FB27 CAN_F10R2_FB27_Msk RCC_APB2ENR_ADC1EN_Msk (0x1U << RCC_APB2ENR_ADC1EN_Pos) CAN_TI1R_TXRQ_Pos (0U) __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER CAN_F1R1_FB1_Pos (1U) CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1U << RCC_AHB1LPENR_GPIOHLPEN_Pos) ADC_SQR3_SQ6_Msk (0x1FU << ADC_SQR3_SQ6_Pos) TIM1_BASE (APB2PERIPH_BASE + 0x0000U) DMA_HIFCR_CTCIF4_Msk (0x1U << DMA_HIFCR_CTCIF4_Pos) CAN1_RX1_IRQn RTC_BKP5R_Msk (0xFFFFFFFFU << RTC_BKP5R_Pos) PHY_SR ((uint16_t)0x10U) RCC_RTCCLKSOURCE_HSE_DIV3 0x00030300U RCC_MAX_FREQUENCY_SCALE3 120000000U FMC_BTR2_DATAST_5 (0x20U << FMC_BTR2_DATAST_Pos) ADC_CR2_ADON ADC_CR2_ADON_Msk ADC_SQR1_L ADC_SQR1_L_Msk RTC_CALR_CALM RTC_CALR_CALM_Msk ADC_CDR_DATA1_Msk (0xFFFFU << ADC_CDR_DATA1_Pos) __GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE GPIO_AFRH_AFSEL8_3 (0x8U << GPIO_AFRH_AFSEL8_Pos) CAN_F13R2_FB24_Msk (0x1U << CAN_F13R2_FB24_Pos) ADC_SMPR1_SMP15_Pos (15U) SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) RCC_DCKCFGR_PLLSAIDIVQ RCC_DCKCFGR_PLLSAIDIVQ_Msk GPIO_IDR_ID4_Pos (4U) TIM_OCNPOLARITY_HIGH 0x00000000U HAL_IS_BIT_CLR(REG,BIT) (((REG) & (BIT)) == RESET) DAC_DOR1_DACC1DOR_Pos (0U) SYSCFG_EXTICR3_EXTI8_PH 0x0007U RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1 GPIO_PUPDR_PUPD11_Pos (22U) I2C_SR2_BUSY_Msk (0x1U << I2C_SR2_BUSY_Pos) MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD CAN_F7R1_FB6 CAN_F7R1_FB6_Msk __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE FMC_SR_IREN FMC_SR_IREN_Msk CAN_F5R2_FB18 CAN_F5R2_FB18_Msk CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk GPIO_AFRH_AFSEL13_2 (0x4U << GPIO_AFRH_AFSEL13_Pos) DAC_CR_EN2_Msk (0x1U << DAC_CR_EN2_Pos) RTC_TR_MNU_0 (0x1U << RTC_TR_MNU_Pos) DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk CAN_F0R2_FB9_Pos (9U) CAN_F3R2_FB11_Pos (11U) GPIO_MODER_MODER2_0 (0x1U << GPIO_MODER_MODER2_Pos) CAN_F8R1_FB19 CAN_F8R1_FB19_Msk SPI_CR1_LSBFIRST_Pos (7U) USB_OTG_DCTL_GINSTS_Msk (0x1U << USB_OTG_DCTL_GINSTS_Pos) DMA_LISR_TEIF3_Pos (25U) CAN_F7R2_FB25_Msk (0x1U << CAN_F7R2_FB25_Pos) RCC_PLLDIV_2 RCC_PLL_DIV2 __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET) __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10 GPIO_PUPDR_PUPDR0_1 GPIO_PUPDR_PUPD0_1 TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERS HSE_VALUE ((uint32_t)8000000U) USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk CAN_TDL2R_DATA3_Msk (0xFFU << CAN_TDL2R_DATA3_Pos) SPI_I2SCFGR_I2SMOD_Msk (0x1U << SPI_I2SCFGR_I2SMOD_Pos) RTC_CR_ALRAE RTC_CR_ALRAE_Msk SDIO_FLAG_CCRCFAIL SDIO_STA_CCRCFAIL GPIO_OTYPER_OT0_Pos (0U) FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZE CAN_F3R1_FB10_Msk (0x1U << CAN_F3R1_FB10_Pos) CAN_F12R2_FB16 CAN_F12R2_FB16_Msk USB_OTG_GUSBCFG_FHMOD_Msk (0x1U << USB_OTG_GUSBCFG_FHMOD_Pos) USB_OTG_GAHBCFG_HBSTLEN_0 (0x0U << USB_OTG_GAHBCFG_HBSTLEN_Pos) CAN_F2R2_FB26 CAN_F2R2_FB26_Msk CAN_F8R2_FB7 CAN_F8R2_FB7_Msk ADC_CCR_DMA_Msk (0x3U << ADC_CCR_DMA_Pos) FMC_SDTR1_TWR_1 (0x2U << FMC_SDTR1_TWR_Pos) RCC_HSION_BIT_NUMBER 0x00U _INTPTR_EQ_INT  HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCrop __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET CEC_ISR_ARBLST_Msk (0x1U << CEC_ISR_ARBLST_Pos) FLASH_OPT_KEY1 0x08192A3BU SDIO_MASK_TXACTIE SDIO_MASK_TXACTIE_Msk EXTI_SWIER_SWIER18_Pos (18U) HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2 CAN_F13R2_FB23_Msk (0x1U << CAN_F13R2_FB23_Pos) CAN_F6R1_FB8 CAN_F6R1_FB8_Msk TIM_EVENTSOURCE_COM TIM_EGR_COMG CAN_F2R2_FB27_Msk (0x1U << CAN_F2R2_FB27_Pos) TIM_DCR_DBL_2 (0x04U << TIM_DCR_DBL_Pos) FMC_SDCR1_MWID FMC_SDCR1_MWID_Msk RCC_BDCR_RTCSEL_1 (0x2U << RCC_BDCR_RTCSEL_Pos) CAN_F3R2_FB8_Pos (8U) ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk TPI_DEVID_MinBufSz_Pos 6U RCC_SYSCLK_DIV128 RCC_CFGR_HPRE_DIV128 _NOINLINE __attribute__ ((__noinline__)) SDIO_DATABLOCK_SIZE_128B (SDIO_DCTRL_DBLOCKSIZE_0|SDIO_DCTRL_DBLOCKSIZE_1|SDIO_DCTRL_DBLOCKSIZE_2) TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) GPIO_PUPDR_PUPD10_0 (0x1U << GPIO_PUPDR_PUPD10_Pos) RTC_ALRMBR_SU_1 (0x2U << RTC_ALRMBR_SU_Pos) __HAL_SD_SDMMC_CLEAR_FLAG __HAL_SD_SDIO_CLEAR_FLAG __HAL_RCC_I2C2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN)) __LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESET GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk __TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLE CAN_F5R2_FB21_Pos (21U) TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk SDIO_WAIT_NO 0x00000000U RCC_AHB1LPENR_GPIOFLPEN_Pos (5U) USB_OTG_DVBUSDIS_VBUSDT_Pos (0U) PWR_PVD_MODE_EVENT_RISING_FALLING 0x00020003U CAN_F11R1_FB15_Pos (15U) PTHREAD_INHERIT_SCHED 1 CAN_F7R1_FB18 CAN_F7R1_FB18_Msk __HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT) __HAL_RCC_USART2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART2LPEN)) PWR_STOPENTRY_WFE ((uint8_t)0x02) RCC_OSCILLATORTYPE_LSI 0x00000008U CAN_F8R1_FB10 CAN_F8R1_FB10_Msk CAN_F13R1_FB10_Msk (0x1U << CAN_F13R1_FB10_Pos) FMPI2C_ISR_NACKF FMPI2C_ISR_NACKF_Msk USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk GPIO_MODER_MODE12_Msk (0x3U << GPIO_MODER_MODE12_Pos) PWR_PVD_MODE_IT_RISING_FALLING 0x00010003U SDMMC_CMD_PROG_CID ((uint8_t)26) CAN_F0R1_FB15_Msk (0x1U << CAN_F0R1_FB15_Pos) SCB_DFSR_EXTERNAL_Pos 4U RCC_MCO_DIV4 RCC_MCODIV_4 FMC_SDTR2_TRC_Msk (0xFU << FMC_SDTR2_TRC_Pos) FMC_BWTR2_BUSTURN_0 (0x1U << FMC_BWTR2_BUSTURN_Pos) RTC_ALRMAR_MNU_Pos (8U) FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) RCC_APB1RSTR_FMPI2C1RST_Pos (24U) CAN_IT_ERROR_WARNING ((uint32_t)CAN_IER_EWGIE) DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1U << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) CAN_F4R2_FB12 CAN_F4R2_FB12_Msk EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk __APCS_32__ 1 FMC_SDCR2_NR_Pos (2U) USB_OTG_GUSBCFG_TRDT_0 (0x1U << USB_OTG_GUSBCFG_TRDT_Pos) DAC_CR_WAVE2_Msk (0x3U << DAC_CR_WAVE2_Pos) APB1LPENR __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET FMPI2C_CR1_TXDMAEN FMPI2C_CR1_TXDMAEN_Msk UART_HWCONTROL_RTS_CTS ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE)) TIM_CCER_CC2P_Pos (5U) IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0) || ((LATENCY) == FLASH_LATENCY_1) || ((LATENCY) == FLASH_LATENCY_2) || ((LATENCY) == FLASH_LATENCY_3) || ((LATENCY) == FLASH_LATENCY_4) || ((LATENCY) == FLASH_LATENCY_5) || ((LATENCY) == FLASH_LATENCY_6) || ((LATENCY) == FLASH_LATENCY_7) || ((LATENCY) == FLASH_LATENCY_8) || ((LATENCY) == FLASH_LATENCY_9) || ((LATENCY) == FLASH_LATENCY_10) || ((LATENCY) == FLASH_LATENCY_11) || ((LATENCY) == FLASH_LATENCY_12) || ((LATENCY) == FLASH_LATENCY_13) || ((LATENCY) == FLASH_LATENCY_14) || ((LATENCY) == FLASH_LATENCY_15)) SAI_xCR1_OUTDRIV_Pos (13U) __HAL_RCC_LSI_ENABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE) DWT_CTRL_CYCCNTENA_Msk (0x1UL ) TIM_DCR_DBA_0 (0x01U << TIM_DCR_DBA_Pos) RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk USART_SR_RXNE_Pos (5U) __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET SPDIFRX_DR0_V SPDIFRX_DR0_V_Msk ADC_SQR3_SQ1_3 (0x08U << ADC_SQR3_SQ1_Pos) ADC_SQR2_SQ11_4 (0x10U << ADC_SQR2_SQ11_Pos) CAN_F3R2_FB17_Msk (0x1U << CAN_F3R2_FB17_Pos) GPIOG_BASE (AHB1PERIPH_BASE + 0x1800U) TIM_CHANNEL_1 0x00000000U CAN_F7R2_FB31_Pos (31U) RTC_ISR_ALRAWF_Pos (0U) CAN_F11R2_FB1_Msk (0x1U << CAN_F11R2_FB1_Pos) GPIO_AF2_TIM3 ((uint8_t)0x02) PHY_POWERDOWN ((uint16_t)0x0800U) DCMI_RISR_OVF_RIS DCMI_RIS_OVR_RIS TIM_CCR4_CCR4_Msk (0xFFFFU << TIM_CCR4_CCR4_Pos) HAL_SD_ERROR_WP_ERASE_SKIP SDMMC_ERROR_WP_ERASE_SKIP GPIO_ODR_OD13_Pos (13U) CAN_F7R2_FB1 CAN_F7R2_FB1_Msk CAN_F1R2_FB17 CAN_F1R2_FB17_Msk __HAL_RCC_GPIOA_CLK_ENABLE() do { __IO uint32_t tmpreg = 0x00U; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); UNUSED(tmpreg); } while(0U) DMA_PDATAALIGN_BYTE 0x00000000U __FLT_EVAL_METHOD_TS_18661_3__ 0 __sbuf FMC_BCR1_CPSIZE_Pos (16U) TIM_DMABURSTLENGTH_8TRANSFERS 0x00000700U SPI_CR1_DFF SPI_CR1_DFF_Msk FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk EXTI_FTSR_TR12_Msk (0x1U << EXTI_FTSR_TR12_Pos) RTC_CALR_CALM_Pos (0U) __HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN)) IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK)) TIM_SR_UIF_Msk (0x1U << TIM_SR_UIF_Pos) CAN_F2R1_FB8_Msk (0x1U << CAN_F2R1_FB8_Pos) ADC_CSR_AWD1_Pos (0U) DWT_CTRL_NUMCOMP_Pos 28U ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) USART_CR1_RWU_Pos (1U) __HAL_RCC_UART4_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET) CAN_F8R2_FB15_Msk (0x1U << CAN_F8R2_FB15_Pos) DMA_HIFCR_CTCIF6_Msk (0x1U << DMA_HIFCR_CTCIF6_Pos) __DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLE ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk CAN_F9R2_FB18_Pos (18U) EXTI_EMR_MR0 EXTI_EMR_MR0_Msk CAN_F7R2_FB25_Pos (25U) I2C_OAR2_ADD2_Pos (1U) RTC_ALRMBR_MNT_Msk (0x7U << RTC_ALRMBR_MNT_Pos) __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI1LPEN)) SPDIFRX_DIR_TLO_Msk (0x1FFFU << SPDIFRX_DIR_TLO_Pos) RTC_ALRMAR_MNT_2 (0x4U << RTC_ALRMAR_MNT_Pos) GPIO_IDR_ID1 GPIO_IDR_ID1_Msk TIM_CLOCKSOURCE_ITR2 (TIM_SMCR_TS_1) CAN_FFA1R_FFA20 CAN_FFA1R_FFA20_Msk SDIO_STA_CCRCFAIL SDIO_STA_CCRCFAIL_Msk TIM_SR_COMIF_Msk (0x1U << TIM_SR_COMIF_Pos) __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE USB_OTG_DSTS_EERR_Pos (3U) __HAL_RCC_SPI1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) == RESET) GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk PWR_PVD_MODE_NORMAL 0x00000000U __SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLED IS_RCC_PLLSAIP_VALUE(VALUE) (((VALUE) == RCC_PLLSAIP_DIV2) || ((VALUE) == RCC_PLLSAIP_DIV4) || ((VALUE) == RCC_PLLSAIP_DIV6) || ((VALUE) == RCC_PLLSAIP_DIV8)) PWR_CSR_PVDO PWR_CSR_PVDO_Msk RTC_BKP11R_Msk (0xFFFFFFFFU << RTC_BKP11R_Pos) FMC_BCR3_MBKEN FMC_BCR3_MBKEN_Msk CAN_TI2R_TXRQ_Msk (0x1U << CAN_TI2R_TXRQ_Pos) FMC_BTR1_CLKDIV_1 (0x2U << FMC_BTR1_CLKDIV_Pos) CAN_F12R1_FB25_Msk (0x1U << CAN_F12R1_FB25_Pos) TIM_CCMR1_OC1PE_Pos (3U) RTC_ALRMBR_DT_1 (0x2U << RTC_ALRMBR_DT_Pos) EXTI_EMR_MR12_Pos (12U) FMC_BWTR3_BUSTURN_0 (0x1U << FMC_BWTR3_BUSTURN_Pos) ITM_LSR_Present_Msk (1UL ) RCC_SAI1CLKSOURCE_PLLR ((uint32_t)RCC_DCKCFGR_SAI1SRC_1) CAN_FM1R_FBM24 CAN_FM1R_FBM24_Msk CAN_F13R1_FB3_Msk (0x1U << CAN_F13R1_FB3_Pos) RCC_APB2ENR_TIM8EN_Msk (0x1U << RCC_APB2ENR_TIM8EN_Pos) USB_OTG_GINTSTS_NPTXFE_Msk (0x1U << USB_OTG_GINTSTS_NPTXFE_Pos) FMPI2C_ISR_ARLO_Msk (0x1U << FMPI2C_ISR_ARLO_Pos) CAN_F10R1_FB28 CAN_F10R1_FB28_Msk USB_OTG_GOTGCTL_ASVLD_Msk (0x1U << USB_OTG_GOTGCTL_ASVLD_Pos) QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk TIM_SR_CC3IF_Pos (3U) SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTY RTC_DR_MU_Msk (0xFU << RTC_DR_MU_Pos) CEC_CR_CECEN_Pos (0U) RTC_DR_DT_1 (0x2U << RTC_DR_DT_Pos) TIM_CNT_CNT TIM_CNT_CNT_Msk CAN_F1R1_FB18 CAN_F1R1_FB18_Msk LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONS RTC_TR_ST_Pos (4U) FMC_BCR1_MBKEN FMC_BCR1_MBKEN_Msk OB_WRP_SECTOR_3 0x00000008U USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1U << USB_OTG_DIEPEACHMSK1_EPDM_Pos) CAN_F1R1_FB5_Msk (0x1U << CAN_F1R1_FB5_Pos) PHY_HALFDUPLEX_100M ((uint16_t)0x2000U) GPIO_IDR_ID10 GPIO_IDR_ID10_Msk CAN_F10R2_FB8_Msk (0x1U << CAN_F10R2_FB8_Pos) FMC_SDTR1_TRAS_0 (0x1U << FMC_SDTR1_TRAS_Pos) __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE QUADSPI_CR_EN_Pos (0U) PHY_BSR ((uint16_t)0x0001U) __sgetc_raw_r(__ptr,__f) (--(__f)->_r < 0 ? __srget_r(__ptr, __f) : (int)(*(__f)->_p++)) CAN_F1R1_FB25_Pos (25U) DCMI_CWSIZE_VLINE_Pos (16U) __HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET) SDMMC_CMD_SET_REL_ADDR ((uint8_t)3) CAN_F1R1_FB28 CAN_F1R1_FB28_Msk FMC_PATT_ATTWAIT2 FMC_PATT_ATTWAIT2_Msk DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk SD_CMD_SDMMC_RW_EXTENDED SD_CMD_SDIO_RW_EXTENDED RTC_ISR_WUTWF_Pos (2U) UFB_MODE_BitNumber UFB_MODE_BIT_NUMBER USB_OTG_GAHBCFG_HBSTLEN_Pos (1U) TIM7_IRQn USB_OTG_DOEPCTL_CNAK_Pos (26U) CAN_MSR_WKUI CAN_MSR_WKUI_Msk SCB_SHCSR_MEMFAULTACT_Pos 0U __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET __HAL_RCC_TIM5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM5LPEN)) ADC_SMPR1_SMP15_1 (0x2U << ADC_SMPR1_SMP15_Pos) GPIO_PIN_5 ((uint16_t)0x0020) CAN_F11R2_FB29_Msk (0x1U << CAN_F11R2_FB29_Pos) DMA_SxFCR_FS_2 (0x4U << DMA_SxFCR_FS_Pos) QUADSPI_CR_DMAEN_Pos (2U) DMA_SxNDT_5 (0x0020U << DMA_SxNDT_Pos) GPIO_PUPDR_PUPDR0_0 GPIO_PUPDR_PUPD0_0 __attribute_malloc__  CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk CAN_F12R1_FB30_Msk (0x1U << CAN_F12R1_FB30_Pos) __HAL_RCC_CAN2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET) EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk __HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLE RCC_CKGATENR_SPARE_CKEN RCC_CKGATENR_SPARE_CKEN_Msk ADC_CR1_JAUTO_Pos (10U) __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1 USART_CR1_IDLEIE_Pos (4U) FMPI2C_CR2_RD_WRN_Pos (10U) ADC_SQR3_SQ3_0 (0x01U << ADC_SQR3_SQ3_Pos) CAN_RI0R_STID_Pos (21U) TIM_DCR_DBA_3 (0x08U << TIM_DCR_DBA_Pos) __USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLE USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk CAN_TI0R_TXRQ_Pos (0U) EXTI_RTSR_TR16_Msk (0x1U << EXTI_RTSR_TR16_Pos) IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM2) || ((INSTANCE) == TIM3) || ((INSTANCE) == TIM4) || ((INSTANCE) == TIM5) || ((INSTANCE) == TIM8)) CAN_F0R1_FB2_Msk (0x1U << CAN_F0R1_FB2_Pos) USART_CR1_RE_Pos (2U) GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk __HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GET FMPI2C_ISR_DIR FMPI2C_ISR_DIR_Msk SYSCFG_EXTICR4_EXTI12_PC 0x0002U CAN2_TX_IRQn SPDIFRX_SR_SERR_Msk (0x1U << SPDIFRX_SR_SERR_Pos) CAN_F0R2_FB11_Pos (11U) TIM_SMCR_ETPS_Pos (12U) CAN_F12R2_FB22_Pos (22U) QUADSPI_DLR_DL_Msk (0xFFFFFFFFU << QUADSPI_DLR_DL_Pos) FMPI2C_ICR_OVRCF_Msk (0x1U << FMPI2C_ICR_OVRCF_Pos) _INTPTR_T_DECLARED  RCC_AHB1LPENR_GPIOBLPEN_Pos (1U) SysTick_CTRL_ENABLE_Pos 0U FLASH_ACR_LATENCY_Pos (0U) RTC_TR_MNU_Pos (8U) FMC_BCR1_BURSTEN_Msk (0x1U << FMC_BCR1_BURSTEN_Pos) EXTI_IMR_MR14 EXTI_IMR_MR14_Msk CAN_F3R1_FB3 CAN_F3R1_FB3_Msk __HAL_RCC_PLL_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE) ADC_CDR_DATA2_Pos (16U) CAN_F6R1_FB29_Pos (29U) FMC_BCR2_WAITPOL FMC_BCR2_WAITPOL_Msk GPIO_AFRH_AFRH6_2 GPIO_AFRH_AFSEL14_2 RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk CAN_FA1R_FACT14_Msk (0x1U << CAN_FA1R_FACT14_Pos) FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00U) FLASH_ERROR_WRP HAL_FLASH_ERROR_WRP SDMMC_ERROR_CARD_ECC_FAILED 0x00004000U CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk CAN_MSR_RXM_Msk (0x1U << CAN_MSR_RXM_Pos) USB_OTG_DIEPCTL_TXFNUM_2 (0x4U << USB_OTG_DIEPCTL_TXFNUM_Pos) AHB3LPENR CAN_F3R1_FB29_Pos (29U) ADC_CSR_EOC3_Msk (0x1U << ADC_CSR_EOC3_Pos) SDIO_CMD_WAITINT_Msk (0x1U << SDIO_CMD_WAITINT_Pos) CAN_ESR_REC_Pos (24U) TIM8_TRG_COM_TIM14_IRQn SDMMC_ERROR_WP_ERASE_SKIP 0x00100000U CAN_F6R2_FB27_Msk (0x1U << CAN_F6R2_FB27_Pos) CAN_BS1_11TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1)) SPDIFRX_CSR_USR SPDIFRX_CSR_USR_Msk GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPD2 __HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIG CAN_F2R1_FB16 CAN_F2R1_FB16_Msk FMC_BCR1_WAITPOL_Pos (9U) ADC_SQR1_SQ16_4 (0x10U << ADC_SQR1_SQ16_Pos) RCC_APB1RSTR_I2C1RST_Msk (0x1U << RCC_APB1RSTR_I2C1RST_Pos) EXTI_IMR_MR1 EXTI_IMR_MR1_Msk FMC_SDCR1_NC_1 (0x2U << FMC_SDCR1_NC_Pos) RTC_ALRMBR_HU_2 (0x4U << RTC_ALRMBR_HU_Pos) __IEEE_LITTLE_ENDIAN  GPIO_PUPDR_PUPD7_0 (0x1U << GPIO_PUPDR_PUPD7_Pos) CAN_F2R2_FB21_Pos (21U) PWR_CR_CSBF_Pos (3U) CAN_F11R1_FB12 CAN_F11R1_FB12_Msk FMC_BTR1_DATAST_6 (0x40U << FMC_BTR1_DATAST_Pos) __INT_FAST8_WIDTH__ 32 __HAL_DBGMCU_FREEZE_TIM14() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM14_STOP)) CAN_F2R1_FB5 CAN_F2R1_FB5_Msk CAN_IT_RQCP1 CAN_IT_TME FMC_BCR4_WAITCFG_Pos (11U) CAN_FA1R_FACT10_Pos (10U) ADC_JSQR_JL_1 (0x2U << ADC_JSQR_JL_Pos) __HAL_RCC_CEC_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CECRST)) CAN_F1R2_FB5 CAN_F1R2_FB5_Msk USB_OTG_DOEPCTL_EPENA_Msk (0x1U << USB_OTG_DOEPCTL_EPENA_Pos) __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE USB_OTG_DOEPMSK_B2BSTUP_Pos (6U) DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk TIM_CCMR1_IC2PSC_0 (0x1U << TIM_CCMR1_IC2PSC_Pos) __I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET) __DBL_DIG__ 15 USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk CAN_FS1R_FSC8_Msk (0x1U << CAN_FS1R_FSC8_Pos) SRAM_BASE SRAM1_BASE SAI_xCR2_MUTECNT_Msk (0x3FU << SAI_xCR2_MUTECNT_Pos) SCB_AIRCR_VECTCLRACTIVE_Pos 1U USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk GPIO_IDR_IDR_7 GPIO_IDR_ID7 WWDG_IRQn SCB_SHCSR_MEMFAULTENA_Pos 16U SCB_CCR_NONBASETHRDENA_Pos 0U CAN_FA1R_FACT21 CAN_FA1R_FACT21_Msk DCMI_DR_BYTE2_Pos (16U) CAN_F2R2_FB15_Pos (15U) IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC) RCC_CSR_IWDGRSTF_Msk (0x1U << RCC_CSR_IWDGRSTF_Pos) FMC_BCR3_WAITPOL_Msk (0x1U << FMC_BCR3_WAITPOL_Pos) DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL ) DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk ADC_CR2_EXTEN_Pos (28U) ADC_SQR2_SQ9_2 (0x04U << ADC_SQR2_SQ9_Pos) USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk __ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLED __INT_WIDTH__ 32 __HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINE CAN_F3R1_FB25_Msk (0x1U << CAN_F3R1_FB25_Pos) USART_CR3_DMAT_Pos (7U) RTC_CALIBR_DCS_Pos (7U) __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET FMC_BTR4_ACCMOD_0 (0x1U << FMC_BTR4_ACCMOD_Pos) __HAL_RCC_USART3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN)) DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk PWR_CR_PLS_LEV5 0x000000A0U CAN_TSR_ALST2 CAN_TSR_ALST2_Msk RTC_BKP6R_Msk (0xFFFFFFFFU << RTC_BKP6R_Pos) HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus,cmd) (((cmd)==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus)) USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk DAC_CR_WAVE1_Msk (0x3U << DAC_CR_WAVE1_Pos) RCC_AHB1LPENR_GPIODLPEN_Pos (3U) ETH_MMCTIMR 0x00000110U USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1U << USB_OTG_GINTMSK_ENUMDNEM_Pos) SDIO_IT_RXFIFOHF SDIO_STA_RXFIFOHF SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) _nbuf SCB_ICSR_ISRPREEMPT_Pos 23U SDIO_STA_TXFIFOHE SDIO_STA_TXFIFOHE_Msk GPIO_MODER_MODER12_Msk (0x3U << GPIO_MODER_MODER12_Pos) CAN_RI1R_STID CAN_RI1R_STID_Msk USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINE __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE _REENT_MBRTOWC_STATE(ptr) ((ptr)->_new._reent._mbrtowc_state) GPIO_PIN_6 ((uint16_t)0x0040) HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeup EXTI_EMR_MR18_Pos (18U) HAL_SD_ERROR_PARAM SDMMC_ERROR_INVALID_PARAMETER _INT32_T_DECLARED  FMPI2C_OAR1_OA1 FMPI2C_OAR1_OA1_Msk __USB_OTG