/*
 * Semidrive kunlun platform DTS file
 *
 * Copyright (C) 2019, Semidrive  Communications Inc.
 *
 * This file is licensed under a dual GPLv2 or X11 license.
 */

/dts-v1/;
#include <dt-bindings/input/input.h>
#include <dt-bindings/pinctrl/pins-sdx9.h>
#include <dt-bindings/memmap/d9/projects/default/image_cfg.h>
#include <dt-bindings/memory/sdrv_ion.h>
#include <dt-bindings/rpmsg/sd,x9h-default.h>
#include "d9-std.dtsi"
#include "lcd-timings.dtsi"
#include "lcd_hsd123_serdes_mipi_1920x720.dtsi"

/ {
	model = "Semidrive kunlun D9 REF Board";

	compatible = "semidrive,kunlun";

	aliases {
		serial0 = &uart14;
		serial1 = &uart0;
		serial2 = &uart1;
		//serial3 = &uart2;//safety debug uart
		serial4 = &uart3;
		serial5 = &uart4;
		serial6 = &uart5;
		serial7 = &uart6; /* no use */
		serial8 = &uart7; /* no use */
		serial9 = &uart8;
		//serial10 = &uart9;//sec ssystem debug uart
		serial11 = &uart10;
		serial12 = &uart11;
		serial13 = &uart12;
		serial14 = &uart13;
		//serial15 = &uart14;//linux debug uart
		serial16 = &uart15;
		ethernet1 = &ethernet1;
		ethernet2 = &ethernet2;
	};

	memory@50000000 {
		device_type = "memory";
		reg = <HIGH32(AP1_KERNEL_MEMBASE-0x80000) LOW32(AP1_KERNEL_MEMBASE-0x80000) HIGH32(AP1_KERNEL_MEMSIZE) LOW32(AP1_KERNEL_MEMSIZE) \
		       0x0 (VDSP_SHARE_MEMBASE+0x4000) 0x0 (VDSP_SHARE_MEMSIZE-0x4000)>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		ramoops {
			compatible = "ramoops";
			reg = <HIGH32(AP1_BOARD_RAMDISK_MEMBASE + AP1_BOARD_RAMDISK_MEMSIZE + 0x1000000)
				LOW32(AP1_BOARD_RAMDISK_MEMBASE + AP1_BOARD_RAMDISK_MEMSIZE + 0x1000000) 0x0 0x100000>;
			record-size = <0x60000>;
			console-size = <0x40000>;
			ftrace-size = <0x20000>;
			pmsg-size = <0x40000>;
		};

		/* Default Common CMA Pool */
		/* QUIRK: Must be kept in the lower 4096 MiBs of DRAM banks for VE */
		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x0 0x40000000>; /* 1024MB */
			/* 4GB maximum in case of 32-bit only capable devices */
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			linux,cma-default;
		};

		rproc_0_safety: rproc@0 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0x0 RPMSG0_MEM_POOL_BASE 0x0 RPMSG0_MEM_POOL_SIZE>;
		};

		rproc_1_secure: rproc@1 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0x0 RPMSG1_MEM_POOL_BASE 0x0 RPMSG1_MEM_POOL_SIZE>;
		};

		xrp_reserved: xrp@0 {
			compatible = "shared-dma-pool";
			status = "okay";
			no-map;
			reg = <0x0 VDSP_SHARE_MEMBASE 0x0 0x4000>;
		};

		xrp_shared: xrp,shmem {
			reg = <0x0 (VDSP_SHARE_MEMBASE+0x4000) 0x0 (VDSP_SHARE_MEMSIZE-0x4000)>;
		};

	};

	chosen {
		bootargs = "skip_initramfs noinitrd root=/dev/mmcblk0p4 rootfstype=ext4 rootwait rw init=/sbin/init highres=1 earlycon loglevel=8 nr_uarts=16 console=ttyS0,115200n8 fbcon=map:1 androidboot.mode=normal androidboot.selinux=permissive androidboot.debuggable=1 androidboot.dm_verity=disable psplash=false";
		stdout-path = "serial0";
	};

	vdd_12: fixed-vdd_12 {
		compatible = "regulator-fixed";
		regulator-name = "vdd_12v";
		regulator-min-microvolt = <12000000>;
		regulator-max-microvolt = <12000000>;
	};

	vdd_3v3: fixed-vdd_3v3 {
		compatible = "regulator-fixed";
		regulator-name = "vdd_3v3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	vdd_1v8: fixed-vdd_1v8 {
		compatible = "regulator-fixed";
		regulator-name = "vdd_1v8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	leds {
		compatible = "gpio-leds";

		led0: heartbeat {
			label = "heartbeat";
			gpios = <&port4a 4 GPIO_ACTIVE_LOW> ;//sch-part-D6<->gpio_a4
			default-state = "on";
			linux,default-trigger = "timer";
		};
	};

	gpio-keys {
		status = "okay";
		compatible = "gpio-keys";
		autorepeat;
		up {
			label = "GPIO Key POWER";
			linux,code = <KEY_POWER>;//KEY_POWER
			gpios = <&port4d 28 GPIO_ACTIVE_LOW> ;//sch-part-J8<->gpio_H2 io124 Y7
		};
	};

	adc-keys0 {
		status = "okay";
		compatible = "adc-keys";
		io-channels = <&adc_ap 1>;
		io-channel-names = "buttons0";
		keyup-threshold-microvolt = <1800000>;

		button-up {
			label = "Volume Up";
			linux,code = <KEY_VOLUMEUP>;
			press-threshold-microvolt = <1500000>;
		};

	};

	adc-keys1 {
		status = "okay";
		compatible = "adc-keys";
		io-channels = <&adc_ap 2>;
		io-channel-names = "buttons1";
		keyup-threshold-microvolt = <1800000>;

		button-down {
			label = "Volume Down";
			linux,code = <KEY_VOLUMEDOWN>;
			press-threshold-microvolt = <1000000>;
		};

	};

	adc-keys2 {
		status = "okay";
		compatible = "adc-keys";
		io-channels = <&adc_ap 3>;
		io-channel-names = "buttons2";
		keyup-threshold-microvolt = <1800000>;

		button-enter {
			label = "Enter";
			linux,code = <KEY_ENTER>;
			press-threshold-microvolt = <500000>;
		};
	};
};

&dmac4 {
	status = "okay";
};
&dmac5 {
	status = "okay";
};
&dmac6 {
	status = "okay";
};

&afe_i2s_sc2{
//sch part u19(codec dac es4344)
	dmas = <&dmac4 X9_DMA_SLV_ID_I2S_SC3_TX>, <&dmac4 X9_DMA_SLV_ID_I2S_SC3_RX>;
	dma-names = "tx", "rx";
	status = "disabled";
};

&afe_i2s_sc3{
//sch part u20(codec adc es7243)
	dmas = <&dmac4 X9_DMA_SLV_ID_I2S_SC4_TX>, <&dmac4 X9_DMA_SLV_ID_I2S_SC4_RX>;
	dma-names = "tx", "rx";
	status = "disabled";
};

&afe_i2s_sc5{
	dmas = <&dmac4 X9_DMA_SLV_ID_I2S_SC6_TX>, <&dmac4 X9_DMA_SLV_ID_I2S_SC6_RX>;
	dma-names = "tx", "rx";
	status = "disabled";
};

&afe_i2s_sc7{
	dmas = <&dmac4 X9_DMA_SLV_ID_I2S_SC8_TX>, <&dmac4 X9_DMA_SLV_ID_I2S_SC8_RX>;
	dma-names = "tx", "rx";
	status = "disabled";
};

&csi0 {
	mbus-type = "mipi-csi2";
	pclk-sample = <1>;
	status = "disabled";
	sync = <1>;

	ports {
		csi0_stream0: port@0 {
			csi0_stream0_in: endpoint@0 {
				remote-endpoint = <&csimipi0_0_out>;
			};
		};
		csi0_stream1: port@1 {
			csi0_stream1_in: endpoint@0 {
				remote-endpoint = <&csimipi0_1_out>;
			};
		};
		csi0_stream2: port@2 {
			csi0_stream2_in: endpoint@0 {
				remote-endpoint = <&csimipi0_2_out>;
			};
		};
		csi0_stream3: port@3 {
			csi0_stream3_in: endpoint@0 {
				remote-endpoint = <&csimipi0_3_out>;
			};
		};
	};
};

&csi2 {
	mbus-type = "parallel";
	pclk-sample = <0>;
	status = "disabled";

	ports {
		csi2_stream0: port@0 {
			csi2_stream0_in: endpoint@0 {
				remote-endpoint = <&csiparalle0_out>;
			};
		};

	};
};

&csimipi0 {
	status = "disabled";
	lanerate = <72000000>;
	hsa = <10>;
	hbp = <20>;
	hsd = <0x60>;
	output-type = <0x1e>;
	sync = <1>;

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			csimipi0_0_in: endpoint@0 {
				remote-endpoint = <&mcsi0deser_to_mipi_0>;
				reg = <0>;
			};
			csimipi0_0_out: endpoint@1 {
				remote-endpoint = <&csi0_stream0_in>;
				reg = <0>;
			};
		};
		port@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;
			csimipi0_1_in: endpoint@0 {
				remote-endpoint = <&mcsi0deser_to_mipi_1>;
				reg = <1>;
			};
			csimipi0_1_out: endpoint@1 {
				remote-endpoint = <&csi0_stream1_in>;
				reg = <1>;
			};
		};
		port@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
			csimipi0_2_in: endpoint@0 {
				remote-endpoint = <&mcsi0deser_to_mipi_2>;
				reg = <2>;
			};
			csimipi0_2_out: endpoint@1 {
				remote-endpoint = <&csi0_stream2_in>;
				reg = <2>;
			};
		};
		port@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
			csimipi0_3_in: endpoint@0 {
				remote-endpoint = <&mcsi0deser_to_mipi_3>;
				reg = <3>;
			};
			csimipi0_3_out: endpoint@1 {
				remote-endpoint = <&csi0_stream3_in>;
				reg = <3>;
			};
		};
	};
};

&csiparallel0 {
	status = "disabled";
	#address-cells = <1>;
	#size-cells = <0>;

	port {
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0>;
		csiparallel0_in: endpoint@0 {
			remote-endpoint = <&dvpdeser_to_parallel>;
		};

		csiparallel0_out: endpoint@1 {
			remote-endpoint = <&csi2_stream0_in>;
		};
	};
};

&i2c2 {
//sch part U26(rtc rx-8025)
        status = "disabled";
	rx8025t: rx8025t@32 {
		compatible = "epson,rx8025";
		reg = <0x32>;
        };
};

&i2c3 {
//sch part U22(pvt sgm452t)
        status = "disabled";
	dtt@48 {
		compatible = "national,lm75a";
		reg = <0x48>;
	};
};

&i2c5 {
	status = "disabled";

};

&i2c6 {
//sch part U5(tp2850)
	status = "disabled";
};

&i2c7 {
	status = "disabled";
};

&i2c8 {
//sch part U3(N4)
	status = "disabled";

	poc_mcsi0deser: poc@0x28 {
		compatible = "max2008x,deser0_poc";
		reg = <0x28>;
	};

	mcsi0deser:mcsi0deser@7F {
		compatible = "sdrv,mcsi0_deser";
		reg = <0x7F>;
		pwdn-gpios = <&cam_gpio 2 0>;
		sync = <1>;
		addr_20086 = /bits/ 16 <0x28>;
		addr_96705 = /bits/ 16 <0x40>;
		addr_0101 = /bits/ 16 <0x5d>;

		ports {
			port@0 {
				#address-cells = <1>;
				#size-cells = <0>;

				mcsi0deser_to_mipi_0: endpoint {
					remote-endpoint = <&csimipi0_0_in>;
				};
			};
			port@1 {
				#address-cells = <1>;
				#size-cells = <0>;

				mcsi0deser_to_mipi_1: endpoint {
					remote-endpoint = <&csimipi0_1_in>;
				};
			};
			port@2 {
				#address-cells = <1>;
				#size-cells = <0>;

				mcsi0deser_to_mipi_2: endpoint {
					remote-endpoint = <&csimipi0_2_in>;
				};
			};
			port@3 {
				#address-cells = <1>;
				#size-cells = <0>;

				mcsi0deser_to_mipi_3: endpoint {
					remote-endpoint = <&csimipi0_3_in>;
				};
			};
		};
	};

	cam_gpio: gpio@20 {
		compatible = "ti,tca6408";
		reg = <0x20>;
		#gpio-cells = <2>;
		gpio-controller;
	};
};

&i2c9 {
	status = "disabled";

	dvp_deser:dvp_deser@7E {
		compatible = "sdrv,dvp_deser";
		clock-frequency = <24000000>;
		reg = <0x7E>;
		//powerdown-gpios = <&cam_gpios 11 0>;
		//gpi-gpios = <&cam_gpios 10 0>;
		pwdn-gpios = <&port4c 19 0>;
		//poc-gpios = <&cam_gpios 6 0>;
		//gpi-gpios = <&ext_gpio74 10 0>;
		port {
			#address-cells = <1>;
			#size-cells = <0>;

			dvpdeser_to_parallel: endpoint {
				remote-endpoint = <&csiparallel0_in>;
			};
		};
	};
};

&i2c10 {
//sch part U7(LT9611)
	status = "disabled";


};

&i2c11 {
//sch part cn4(lvd tp)
	status = "disabled";

	gt9271_11_j35:gt9271_11_j35@5d {
		//pinctrl-names = "default";
		//pinctrl-0 = <&pinctrl_gpiotouch_mipi>;
		compatible = "goodix,gt9271";
		irq-gpios = <&port4e 17 0>;	/*io97*/
		//reset-gpios = <&tp_gpio 2 0>;	/*index 2*/
		reg = <0x5d>;
	};
};

&i2c13 {
	status = "disabled";
};

&i2c14 {
	status = "disabled";
};

&i2c15 {
	status = "disabled";
};

&spi4 {
	status = "disabled";
};

&spi5 {
//sch core part U1502(IS62WVS5128GBL)
	status = "disabled";
};

&spi6 {
	status = "disabled";
};

&spi7 {
	status = "disabled";
};

&uart14 {
//linux debug
	dmas = <&dmac4 X9_DMA_SLV_ID_UART15_TX>, <&dmac4 X9_DMA_SLV_ID_UART15_RX>;
	dma-names = "tx", "rx";
	status = "okay";
};

&uart0 {
//xm1 --need flip
	status = "disabled";
};

&uart1 {
//rs485
//sch part u28 sit3485
	status = "disabled";
};

//&uart2 {
//saf debug uart,we not use for ever
//	status = "disabled";
//};

&uart3 {
	status = "disabled";
};

&uart4 {
	status = "disabled";
};

&uart5 {
//rs232
//sch part u29 sit3232
	status = "disabled";
};

&uart8 {
//sch part xm1 --need flip
	status = "disabled";
};

&uart9 {
//sec debug
	status = "disabled";
};

&uart10 {
	status = "disabled";
};

&uart11 {
//sch part xm7 --need flip
	status = "disabled";
};

&uart12 {
//sch part xm5 --need flip
	status = "disabled";
};

&uart13 {
//sch part xm6 --need flip
	status = "disabled";
};


&uart15 {
//sch part xm8 --need flip
	status = "disabled";
};

&generic_timer {
	status = "okay";
};

&adc_ap {
	resolution_value = <0x03>; /*ADC_6_BITS_E0 = 0x00 , ADC_8_BITS_E1 = 0x01 , ADC_10_BITS_E2 = 0x02 , ADC_12_BITS_E3 = 0x03*/
	clksrc_sel = <0x00>; /*ADC_SRC_CLK_ALT_E0 = 0x00 , ADC_SRC_CLK_PCLK_E1 = 0x01 , ADC_SRC_CLK_EXT_E2 = 0x02*/
	clk_value = <24000000>;
	use-adc-fifo;
	vref-supply = <&vdd_1v8>;
	status = "okay";
};

&vpu2 {
	resets = <&rstgen RSTGEN_MODULE_VPU2>;
	reset-names = "vpu-reset";
	status = "disabled";
};

&gpu1 {
	status = "disabled";
};

&clk_gpu2 {
	status = "disabled";
};
&vdsp {
	reg = <0x0 VDSP_SHARE_MEMBASE 0x0 0x1000>, /* DSP command queue */
	      <0x0 (VDSP_SHARE_MEMBASE+0x4000) 0x0 (VDSP_SHARE_MEMSIZE-0x4000)>, /* DSP shared memory */
	      <0x0 0x34040000 0x0 0x1000>, /* vdsp mu base address, pass to vdsp, won't map */
	      <0x0 0x38316000 0x0 0x1000>, /* scr 0x458 */
	      <0x0 0x3839e000 0x0 0x1000>, /* scr 0x678 */
	      <0x0 0x38401000 0x0 0x2000>, /* rstgen core 0 */
	      <0x0 0x38466000 0x0 0x1000>; /* rstgen module 38 */
	firmware-name = "xtensa.elf";
	firmware-entry = <VDSP_MEMBASE>;
	/*data ram0, data ram1, system ram, shared ram*/
	ranges = <0x0 0x00a00000 0x0 0x00a00000 0x0 0x00020000
		  0x0 0x00a20000 0x0 0x00a20000 0x0 0x00020000
		  0x0 VDSP_MEMBASE 0x0 VDSP_MEMBASE 0x0 VDSP_MEMSIZE
		  0x0 LOW32(AP1_KERNEL_MEMBASE-0x80000) 0x0 LOW32(AP1_KERNEL_MEMBASE-0x80000) 0x0 LOW32(0x100000000-AP1_KERNEL_MEMBASE+0x80000)
		  0x0 VDSP_SHARE_MEMBASE 0x0 VDSP_SHARE_MEMBASE 0x0 VDSP_SHARE_MEMSIZE>;
	status = "okay";
};

&g2d {
	status = "okay";
};
/*
&parallel0 {
	status = "disabled";
};
*/
&dtimings0 {
	native-mode = <&hsd_fhd1920x720>;
};

&ptimings0 {
	status = "okay";
};

&dc1 {
	status = "okay";
};

&crtc0 {
	dpc-master = <&dc1>;
	status = "okay";

	crtc0_out: port {
		crtc0_out_interface: endpoint@0 {
			remote-endpoint = <&dsi_in_crtc0>;
		};
	};
};

&dsi0 {
	status = "okay";
	panel {
		compatible = "semidrive,mipi-panel";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0>;
		status = "okay";
		semidrive,lcd-attached = "lcd_hsd123_serdes_mipi_1920x720";
	};
};

&display {
	sdriv,crtc = <&crtc0>;
	status = "okay";
};

&pinctrl {
	reg = <0x0 0x37000000 0x0 0x10000>;
	pinctrl-names = "default";

	sdx9-evk {
		pinctrl_mshc1: mshc1grp {
		kunlun,pins = <
			X9_PINCTRL_EMMC1_CLK__MSHC1_CLK_1 		X9_PINCTRL_OPEN_DRAIN_DISABLE
			X9_PINCTRL_EMMC1_CMD__MSHC1_CMD_1		X9_PINCTRL_OPEN_DRAIN_DISABLE
			X9_PINCTRL_EMMC1_DATA0__MSHC1_DATA_0_1	X9_PINCTRL_OPEN_DRAIN_DISABLE
			X9_PINCTRL_EMMC1_DATA1__MSHC1_DATA_1_1	X9_PINCTRL_OPEN_DRAIN_DISABLE
			X9_PINCTRL_EMMC1_DATA2__MSHC1_DATA_2_1	X9_PINCTRL_OPEN_DRAIN_DISABLE
			X9_PINCTRL_EMMC1_DATA3__MSHC1_DATA_3_1	X9_PINCTRL_OPEN_DRAIN_DISABLE
			X9_PINCTRL_EMMC1_DATA4__MSHC1_DATA_4_1	X9_PINCTRL_OPEN_DRAIN_DISABLE
			X9_PINCTRL_EMMC1_DATA5__MSHC1_DATA_5_1	X9_PINCTRL_OPEN_DRAIN_DISABLE
			X9_PINCTRL_EMMC1_DATA6__MSHC1_DATA_6_1	X9_PINCTRL_OPEN_DRAIN_DISABLE
			X9_PINCTRL_EMMC1_DATA7__MSHC1_DATA_7_1	X9_PINCTRL_OPEN_DRAIN_DISABLE
			X9_PINCTRL_EMMC1_STROBE__MSHC1_STB_1		X9_PINCTRL_OPEN_DRAIN_ENABLE
			X9_PINCTRL_EMMC1_RESET_N__MSHC1_RST_N_1	X9_PINCTRL_OPEN_DRAIN_DISABLE
			>;
		};

		pinctrl_gpiotouch_lvds: touchgrp_lvds {
		kunlun,pins = <
			X9_PINCTRL_I2S_MC_SD4__GPIO_MUX2_IO80_1          0x00
			X9_PINCTRL_I2S_MC_SD5__GPIO_MUX2_IO81_1          0x00
			X9_PINCTRL_I2S_MC_SD6__GPIO_MUX2_IO82_1          0x00
			X9_PINCTRL_I2S_MC_SD7__GPIO_MUX2_IO83_1          0x00
			>;
		};
		pinctrl_gpiotouch_mipi: touchgrp_mipi {
			kunlun,pins = <
			X9_PINCTRL_EMMC2_CLK__GPIO_MUX2_IO96_1          0x00
			X9_PINCTRL_EMMC2_CMD__GPIO_MUX2_IO97_1          0x00
			>;
		};
	};
};

&gpio4 {
	//pinctrl-names = "default";
	//pinctrl-0 = <&pinctrl_gpiotouch_lvds &pinctrl_gpiotouch_mipi>;
	status = "okay";
};
&sdhci1 {
	bus-width = <8>;
	non-removable;
	no-sdio;
	no-sd;
	card-is-emmc;
	disable-wp;
	cap-mmc-highspeed;
	keep-power-in-suspend;
	mmc-ddr-1_8v;
	mmc-hs200-1_8v;
	mmc-hs400-1_8v;
	status = "okay";
};

&sdhci3 {
	#clock-cells = <1>;
	clocks = <&EMMC3>;
	clock-names = "core";
	max-frequency = <25000000>;
	cd-gpios = <&port4a 1 GPIO_ACTIVE_LOW>;//sch-part-D6<->gpio_a1 io1 Y19
	bus-width = <4>;
	no-1-8-v;
	no-mmc;
	no-sdio;
	disable-wp;
	keep-power-in-suspend;
	status = "okay";
};

&mbox {
	status = "okay";
};

&vdsp_ipc {
	status = "okay";
};

&mbox_test {
	status = "okay";
};

&rpmsg0 {
	memory-region = <&rproc_0_safety>;
	reg = <0x0 RPMSG0_MEM_HEAD_BASE 0x0 RPMSG0_MEM_HEAD_SIZE>;
	status = "okay";
};

&rpmsg1 {
	memory-region = <&rproc_1_secure>;
	reg = <0x0 RPMSG1_MEM_HEAD_BASE 0x0 RPMSG1_MEM_HEAD_SIZE>;
	status = "okay";
};

&ipcc0 {
	status = "okay";
};

&ipcc1 {
	status = "okay";
};


&rtc {
	status = "okay";
};

&usbdrd3_0 {
	status = "okay";
};

&usb3_id0 {
	id-gpios = <&port4e 3 GPIO_ACTIVE_LOW>;
};

&usb0 {
	dr_mode = "otg";
	status = "okay";
};

&usbdrd3_1 {
	status = "okay";
};

&usb1 {
	status = "okay";
};

&ethernet1 {
	snps,max_dma_cap_quirk = <32>;
	status = "okay";
};

&ethernet2 {
	status = "okay";
};

&rstgen {
	reg = <0x0 0x38467000 0x0 0x1000>,	/* vpu1 */
		<0x0 0x38468000 0x0 0x1000>,	/* vpu2 */
		<0x0 0x38490000 0x0 0x1000>,	/* gpu1 core */
		<0x0 0x38491000 0x0 0x1000>,	/* gpu1 ss */
		<0x0 0x38461000 0x0 0x1000>,	/* GIC4 */
		<0x0 0x38455000 0x0 0x1000>,	/* cpu1 core0 warm */
		<0x0 0x38456000 0x0 0x1000>,	/* cpu1 core1 warm */
		<0x0 0x38457000 0x0 0x1000>,	/* cpu1 core2 warm */
		<0x0 0x38458000 0x0 0x1000>,	/* cpu1 core3 warm */
		<0x0 0x38459000 0x0 0x1000>,	/* cpu1 core4 warm */
		<0x0 0x3845a000 0x0 0x1000>,	/* cpu1 core5 warm */
		<0x0 0x3845b000 0x0 0x1000>,	/* cpu1 scu warm */
		<0x0 0x3846d000 0x0 0x1000>,	/* cpu1 ss */
		<0x0 0x38407000 0x0 0x2000>;	/* cpu1 all core */
	rstgen_resource = <
		RSTGEN_MODULE_VPU1
		RSTGEN_MODULE_VPU2
		RSTGEN_MODULE_GPU1_CORE
		RSTGEN_MODULE_GPU1_SS
		RSTGEN_MODULE_GIC4
		RSTGEN_MODULE_CPU1_CORE0_WARM
		RSTGEN_MODULE_CPU1_CORE1_WARM
		RSTGEN_MODULE_CPU1_CORE2_WARM
		RSTGEN_MODULE_CPU1_CORE3_WARM
		RSTGEN_MODULE_CPU1_CORE4_WARM
		RSTGEN_MODULE_CPU1_CORE5_WARM
		RSTGEN_MODULE_CPU1_SCU_WARM
		RSTGEN_MODULE_CPU1_SS
		RSTGEN_CORE_CPU1_ALL
		>;
	status = "okay";
};

&regctl {
	reg = <0x0 0x38415000 0x0 0x1000>,
		<0x0 0x38418000 0x0 0x1000>,
		<0x0 0x38419000 0x0 0x1000>,
		<0x0 0x3841a000 0x0 0x1000>;
	reg-names = "SDRV_REG_REMAP",
			"SDRV_REG_BOOTREASON",
			"SDRV_REG_HWID",
			"SDRV_REG_STATUS";
	status = "okay";
};

&ion {
	status = "okay";
};

&hwsema {
	status = "okay";
};

&scr_sec {
	status = "okay";
};

&watchdog5 {
	wdt,auto-run = "false";
	status = "okay";
};

&pcie1 {
	status = "disabled";

	endpoint {
		#address-cells = <1>;
		#size-cells = <0>;
		brcmf@1 {
			reg = <1>;
			compatible = "brcm,bcm4329-fmac";
		};
        };
};

&vce2 {
	/*
	 * op-mode options:
	 * bit 0: rng enable(1) or disable(0)
	 * bit 1: ce enable(1) or disable(0)
	 */
	op-mode = <3>;
	status = "okay";
};

&cooling_devices {
	status = "okay";
};

&pvt_sensor {
	status = "okay";
};
