<!doctype html>
<html>
<head>
<title>SMMU_CB1_SCTLR (SMMU500) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___smmu500.html")>SMMU500 Module</a> &gt; SMMU_CB1_SCTLR (SMMU500) Register</p><h1>SMMU_CB1_SCTLR (SMMU500) Register</h1>
<h2>SMMU_CB1_SCTLR (SMMU500) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>SMMU_CB1_SCTLR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000011000</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD811000 (SMMU_GPV)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000100</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>The System Control register provides the top level control of the translation system for the related Context bank.</td></tr>
</table>
<p></p>
<h2>SMMU_CB1_SCTLR (SMMU500) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>NSCFG</td><td class="center">29:28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>WACFG</td><td class="center">27:26</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>RACFG</td><td class="center">25:24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>SHCFG</td><td class="center">23:22</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>FB</td><td class="center">21</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>MTCFG</td><td class="center">20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>MemAttr</td><td class="center">19:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>TRANSIENTCFG</td><td class="center">15:14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>PTW</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>ASIDPNE</td><td class="center">12</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>UWXN</td><td class="center">10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>WXN</td><td class="center"> 9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>HUPCF</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>CFCFG</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>CFIE</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>CFRE</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>E</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>AFFD</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>AFE</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>TRE</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
<tr valign=top><td>M</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Refer to Arm SMMU v2 Architecture Spec (Arm IHI0062B) for more details</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>