
*** Running vivado
    with args -log MotorFatigue_PYNQZ2_zero_cross_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MotorFatigue_PYNQZ2_zero_cross_0_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Feb 18 04:15:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source MotorFatigue_PYNQZ2_zero_cross_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/admin/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MotorFatigue_PYNQZ2_zero_cross_0_0
Command: synth_design -top MotorFatigue_PYNQZ2_zero_cross_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 59145
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1881.016 ; gain = 418.828 ; free physical = 3524 ; free virtual = 6396
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MotorFatigue_PYNQZ2_zero_cross_0_0' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_zero_cross_0_0/synth/MotorFatigue_PYNQZ2_zero_cross_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'zero_cross' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross.v:9]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_zero_cross_Pipeline_VITIS_LOOP_49_2' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_zero_cross_Pipeline_VITIS_LOOP_49_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_zero_cross_Pipeline_VITIS_LOOP_49_2' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_zero_cross_Pipeline_VITIS_LOOP_49_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_CTRL_s_axi' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_CTRL_s_axi.v:211]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_CTRL_s_axi' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_fmul_32ns_32ns_32_4_max_dsp_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_fmul_32ns_32ns_32_4_max_dsp_1_ip' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/ip/zero_cross_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/home/admin/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/home/admin/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/ip/zero_cross_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/ip/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/ip/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/ip/zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/ip/zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_mul_32s_34ns_65_2_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_mul_32s_34ns_65_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_mul_32s_34ns_65_2_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_mul_32s_34ns_65_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_srem_32ns_3ns_3_36_seq_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_srem_32ns_3ns_3_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_srem_32ns_3ns_3_36_seq_1_divseq' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_srem_32ns_3ns_3_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_srem_32ns_3ns_3_36_seq_1_divseq' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_srem_32ns_3ns_3_36_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_srem_32ns_3ns_3_36_seq_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_srem_32ns_3ns_3_36_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_sparsemux_7_2_32_1_1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_sparsemux_7_2_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_sparsemux_7_2_32_1_1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_sparsemux_7_2_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_regslice_both' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_regslice_both' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_regslice_both__parameterized0' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_regslice_both__parameterized0' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_regslice_both__parameterized1' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_regslice_both__parameterized1' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'zero_cross_regslice_both__parameterized2' [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross_regslice_both__parameterized2' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'zero_cross' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MotorFatigue_PYNQZ2_zero_cross_0_0' (0#1) [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_zero_cross_0_0/synth/MotorFatigue_PYNQZ2_zero_cross_0_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_CTRL_s_axi.v:276]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_srem_32ns_3ns_3_36_seq_1.v:162]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module zero_cross_mul_32s_34ns_65_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_19_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2047.953 ; gain = 585.766 ; free physical = 4708 ; free virtual = 7635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2047.953 ; gain = 585.766 ; free physical = 4856 ; free virtual = 7783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2047.953 ; gain = 585.766 ; free physical = 4856 ; free virtual = 7783
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2050.922 ; gain = 0.000 ; free physical = 4842 ; free virtual = 7771
INFO: [Netlist 29-17] Analyzing 1409 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_zero_cross_0_0/constraints/zero_cross_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ip/MotorFatigue_PYNQZ2_zero_cross_0_0/constraints/zero_cross_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_zero_cross_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_zero_cross_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2125.555 ; gain = 0.000 ; free physical = 4980 ; free virtual = 7921
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2125.555 ; gain = 0.000 ; free physical = 4983 ; free virtual = 7926
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2125.555 ; gain = 663.367 ; free physical = 4949 ; free virtual = 7940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2133.559 ; gain = 671.371 ; free physical = 4949 ; free virtual = 7940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_zero_cross_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2133.559 ; gain = 671.371 ; free physical = 4949 ; free virtual = 7939
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'zero_cross_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'zero_cross_CTRL_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_srem_32ns_3ns_3_36_seq_1.v:44]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'zero_cross_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'zero_cross_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'zero_cross_regslice_both__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'zero_cross_regslice_both__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln16_reg_972_reg' and it is trimmed from '65' to '64' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross.v:862]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'zero_cross_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'zero_cross_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'zero_cross_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'zero_cross_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'zero_cross_regslice_both__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'zero_cross_regslice_both__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2133.559 ; gain = 671.371 ; free physical = 4918 ; free virtual = 7938
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U15/zero_cross_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U15/zero_cross_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U15/zero_cross_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U15/zero_cross_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U16/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U16/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U16/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U16/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U16/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized41) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U16/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U16/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized41) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U16/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U16/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized1) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U16/zero_cross_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U17/zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U17/zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U17/zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U17/zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U17/zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U17/zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U17/zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U17/zero_cross_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_segment_length_stream_V_keep_V_U' (zero_cross_regslice_both__parameterized1) to 'inst/regslice_both_segment_length_stream_V_strb_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'zero_cross_srem_32ns_3ns_3_36_seq_1_divseq_u/sign0_reg' and it is trimmed from '2' to '1' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_srem_32ns_3ns_3_36_seq_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_34ns_65_2_1_U18/buff0_reg' and it is trimmed from '65' to '64' bits. [/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.gen/sources_1/bd/MotorFatigue_PYNQZ2/ipshared/08bb/hdl/verilog/zero_cross_mul_32s_34ns_65_2_1.v:60]
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module zero_cross_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module zero_cross_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[47]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[46]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[45]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[44]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[43]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[42]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[41]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[40]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[39]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[38]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[37]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[36]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[35]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[34]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[33]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[32]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[31]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[30]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[29]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[28]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[27]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[26]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[25]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[24]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[23]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[22]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[21]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[20]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[19]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[18]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[17]) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[47]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[46]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[45]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[44]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[43]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[42]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[41]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[40]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[39]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[38]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[37]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[36]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[35]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[34]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[33]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[32]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[31]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[30]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[29]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[28]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[27]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[26]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[25]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[24]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[23]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[22]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[21]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[20]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[19]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[18]__0) is unused and will be removed from module zero_cross.
WARNING: [Synth 8-3332] Sequential element (mul_32s_34ns_65_2_1_U18/buff0_reg[17]__0) is unused and will be removed from module zero_cross.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2173.582 ; gain = 711.395 ; free physical = 6371 ; free virtual = 9391
---------------------------------------------------------------------------------
 Sort Area is  mul_32s_34ns_65_2_1_U18/tmp_product_0 : 0 0 : 1614 4236 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U18/tmp_product_0 : 0 1 : 2622 4236 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U18/tmp_product_3 : 0 0 : 1460 3561 : Used 1 time 0
 Sort Area is  mul_32s_34ns_65_2_1_U18/tmp_product_3 : 0 1 : 2101 3561 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2243.582 ; gain = 781.395 ; free physical = 7948 ; free virtual = 10948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2255.582 ; gain = 793.395 ; free physical = 7906 ; free virtual = 10857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2284.629 ; gain = 822.441 ; free physical = 9304 ; free virtual = 12253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2428.441 ; gain = 966.254 ; free physical = 9199 ; free virtual = 12148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2428.441 ; gain = 966.254 ; free physical = 9199 ; free virtual = 12148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2428.441 ; gain = 966.254 ; free physical = 9199 ; free virtual = 12149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2428.441 ; gain = 966.254 ; free physical = 9199 ; free virtual = 12149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2428.441 ; gain = 966.254 ; free physical = 9207 ; free virtual = 12157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2428.441 ; gain = 966.254 ; free physical = 9207 ; free virtual = 12157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | (A*B)'           | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0 | PCIN>>17+(A*B)'  | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1 | PCIN+A:B+C       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zero_cross                      | A*B'             | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|zero_cross                      | (PCIN>>17+A*B')' | 16     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|zero_cross                      | A'*B             | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|zero_cross                      | (PCIN>>17+A*B)'  | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   202|
|2     |DSP48E1 |     7|
|9     |LUT1    |   202|
|10    |LUT2    |   481|
|11    |LUT3    |   989|
|12    |LUT4    |   613|
|13    |LUT5    |   298|
|14    |LUT6    |   208|
|15    |MUXCY   |   705|
|16    |SRL16E  |    35|
|17    |SRLC32E |     1|
|18    |XORCY   |   689|
|19    |FDRE    |  2951|
|20    |FDSE    |    72|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2428.441 ; gain = 966.254 ; free physical = 9207 ; free virtual = 12157
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 237 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2428.441 ; gain = 888.652 ; free physical = 9207 ; free virtual = 12157
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2428.449 ; gain = 966.254 ; free physical = 9207 ; free virtual = 12157
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2428.449 ; gain = 0.000 ; free physical = 9437 ; free virtual = 12405
INFO: [Netlist 29-17] Analyzing 1603 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2484.469 ; gain = 0.000 ; free physical = 9377 ; free virtual = 12398
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 204 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 204 instances

Synth Design complete | Checksum: abba1da6
INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 171 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2484.469 ; gain = 1054.035 ; free physical = 9377 ; free virtual = 12398
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1709.243; main = 1709.243; forked = 235.229
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3083.258; main = 2484.473; forked = 909.672
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.480 ; gain = 0.000 ; free physical = 9380 ; free virtual = 12401
INFO: [Common 17-1381] The checkpoint '/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_zero_cross_0_0_synth_1/MotorFatigue_PYNQZ2_zero_cross_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP MotorFatigue_PYNQZ2_zero_cross_0_0, cache-ID = a55b2eea3c99ebcc
INFO: [Coretcl 2-1174] Renamed 204 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2508.480 ; gain = 0.000 ; free physical = 9356 ; free virtual = 12384
INFO: [Common 17-1381] The checkpoint '/home/admin/Desktop/SOCExtraFeatures/PYNQZ2_VIVADO/MotorFault_PYNQZ2.runs/MotorFatigue_PYNQZ2_zero_cross_0_0_synth_1/MotorFatigue_PYNQZ2_zero_cross_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file MotorFatigue_PYNQZ2_zero_cross_0_0_utilization_synth.rpt -pb MotorFatigue_PYNQZ2_zero_cross_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 04:16:05 2025...
