<stg><name>Padding</name>


<trans_list>

<trans id="253" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="2" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([200 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln113"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i5 [ 0, %0 ], [ %i, %Padding_label3_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln113 = icmp eq i5 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln113, label %37, label %Padding_label3_begin

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Padding_label3_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Padding_label3_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Padding_label3_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln114"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="5">
<![CDATA[
Padding_label3_begin:3  %trunc_ln118 = trunc i5 %i_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln118"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
Padding_label3_begin:4  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln118, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="8">
<![CDATA[
Padding_label3_begin:5  %zext_ln118_16 = zext i8 %shl_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln118_16"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
Padding_label3_begin:6  %icmp_ln115 = icmp ult i5 %i_0, 14

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
Padding_label3_begin:7  %shl_ln5 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln118, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="6">
<![CDATA[
Padding_label3_begin:8  %zext_ln116_24 = zext i6 %shl_ln5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln116_24"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Padding_label3_begin:9  %sub_ln116 = sub i9 %zext_ln118_16, %zext_ln116_24

]]></Node>
<StgValue><ssdm name="sub_ln116"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="8">
<![CDATA[
Padding_label3_begin:10  %zext_ln118 = zext i8 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Padding_label3_begin:11  %output_matrix_addr = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="output_matrix_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
Padding_label3_begin:12  store float 0.000000e+00, float* %output_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Padding_label3_begin:13  %or_ln118 = or i8 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln118"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="8">
<![CDATA[
Padding_label3_begin:14  %zext_ln118_1 = zext i8 %or_ln118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Padding_label3_begin:15  %output_matrix_addr_1 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="output_matrix_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
Padding_label3_begin:16  store float 0.000000e+00, float* %output_matrix_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
Padding_label3_begin:17  %tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i_0, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
Padding_label3_begin:18  %icmp_ln115_1 = icmp ne i4 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln115_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Padding_label3_begin:19  %and_ln115 = and i1 %icmp_ln115_1, %icmp_ln115

]]></Node>
<StgValue><ssdm name="and_ln115"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Padding_label3_begin:20  br i1 %and_ln115, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln116 = add i9 %sub_ln116, -24

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="9">
<![CDATA[
:1  %sext_ln116 = sext i9 %add_ln116 to i32

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln116 = zext i32 %sext_ln116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_matrix_addr = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="input_matrix_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load = load float* %input_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln116_1 = add i9 %sub_ln116, -23

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="9">
<![CDATA[
:1  %sext_ln116_1 = sext i9 %add_ln116_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln116_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln116_2 = zext i32 %sext_ln116_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_matrix_addr_1 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="input_matrix_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_1 = load float* %input_matrix_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %or_ln118_1 = or i8 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln118_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln118_2 = zext i8 %or_ln118_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_matrix_addr_3 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="output_matrix_addr_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store float 0.000000e+00, float* %output_matrix_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load = load float* %input_matrix_addr, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %or_ln116 = or i8 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln116"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln116_1 = zext i8 %or_ln116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_matrix_addr_2 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="output_matrix_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store float %input_matrix_load, float* %output_matrix_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %5

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln115, label %4, label %6

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %or_ln118_2 = or i8 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln118_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln118_3 = zext i8 %or_ln118_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_matrix_addr_5 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_3

]]></Node>
<StgValue><ssdm name="output_matrix_addr_5"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store float 0.000000e+00, float* %output_matrix_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_1 = load float* %input_matrix_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %or_ln116_1 = or i8 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln116_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln116_3 = zext i8 %or_ln116_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_matrix_addr_4 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="output_matrix_addr_4"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store float %input_matrix_load_1, float* %output_matrix_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %8

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln115, label %7, label %9

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln116_2 = add i9 %sub_ln116, -22

]]></Node>
<StgValue><ssdm name="add_ln116_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="9">
<![CDATA[
:1  %sext_ln116_2 = sext i9 %add_ln116_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln116_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln116_4 = zext i32 %sext_ln116_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_matrix_addr_2 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="input_matrix_addr_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_2 = load float* %input_matrix_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln116_3 = add i9 %sub_ln116, -21

]]></Node>
<StgValue><ssdm name="add_ln116_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="9">
<![CDATA[
:1  %sext_ln116_3 = sext i9 %add_ln116_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln116_3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln116_6 = zext i32 %sext_ln116_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_6"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_matrix_addr_3 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="input_matrix_addr_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_3 = load float* %input_matrix_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %or_ln118_3 = or i8 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln118_3"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln118_4 = zext i8 %or_ln118_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_4"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_matrix_addr_7 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_4

]]></Node>
<StgValue><ssdm name="output_matrix_addr_7"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store float 0.000000e+00, float* %output_matrix_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_2 = load float* %input_matrix_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %or_ln116_2 = or i8 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln116_2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln116_5 = zext i8 %or_ln116_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_5"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_matrix_addr_6 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="output_matrix_addr_6"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store float %input_matrix_load_2, float* %output_matrix_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %11

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln115, label %10, label %12

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %or_ln118_4 = or i8 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln118_4"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln118_5 = zext i8 %or_ln118_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_5"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_matrix_addr_9 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_5

]]></Node>
<StgValue><ssdm name="output_matrix_addr_9"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store float 0.000000e+00, float* %output_matrix_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_3 = load float* %input_matrix_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_3"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %or_ln116_3 = or i8 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln116_3"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln116_7 = zext i8 %or_ln116_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_7"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_matrix_addr_8 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="output_matrix_addr_8"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store float %input_matrix_load_3, float* %output_matrix_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %14

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln115, label %13, label %15

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln116_4 = add i9 %sub_ln116, -20

]]></Node>
<StgValue><ssdm name="add_ln116_4"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="9">
<![CDATA[
:1  %sext_ln116_4 = sext i9 %add_ln116_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln116_4"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln116_8 = zext i32 %sext_ln116_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_8"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_matrix_addr_4 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="input_matrix_addr_4"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_4 = load float* %input_matrix_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_4"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln116_5 = add i9 %sub_ln116, -19

]]></Node>
<StgValue><ssdm name="add_ln116_5"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="9">
<![CDATA[
:1  %sext_ln116_5 = sext i9 %add_ln116_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln116_5"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln116_10 = zext i32 %sext_ln116_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_10"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_matrix_addr_5 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="input_matrix_addr_5"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_5 = load float* %input_matrix_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %or_ln118_5 = or i8 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln118_5"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln118_6 = zext i8 %or_ln118_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_6"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_matrix_addr_11 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_6

]]></Node>
<StgValue><ssdm name="output_matrix_addr_11"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store float 0.000000e+00, float* %output_matrix_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_4 = load float* %input_matrix_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_4"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %or_ln116_4 = or i8 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln116_4"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln116_9 = zext i8 %or_ln116_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_9"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_matrix_addr_10 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="output_matrix_addr_10"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store float %input_matrix_load_4, float* %output_matrix_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %17

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln115, label %16, label %18

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %or_ln118_6 = or i8 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln118_6"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln118_7 = zext i8 %or_ln118_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_7"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_matrix_addr_13 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_7

]]></Node>
<StgValue><ssdm name="output_matrix_addr_13"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store float 0.000000e+00, float* %output_matrix_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_5 = load float* %input_matrix_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_5"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %or_ln116_5 = or i8 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln116_5"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln116_11 = zext i8 %or_ln116_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_11"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_matrix_addr_12 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="output_matrix_addr_12"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store float %input_matrix_load_5, float* %output_matrix_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %20

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln115, label %19, label %21

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln116_6 = add i9 %sub_ln116, -18

]]></Node>
<StgValue><ssdm name="add_ln116_6"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="9">
<![CDATA[
:1  %sext_ln116_6 = sext i9 %add_ln116_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln116_6"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln116_12 = zext i32 %sext_ln116_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_12"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_matrix_addr_6 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="input_matrix_addr_6"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_6 = load float* %input_matrix_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_6"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln116_7 = add i9 %sub_ln116, -17

]]></Node>
<StgValue><ssdm name="add_ln116_7"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="9">
<![CDATA[
:1  %sext_ln116_7 = sext i9 %add_ln116_7 to i32

]]></Node>
<StgValue><ssdm name="sext_ln116_7"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln116_14 = zext i32 %sext_ln116_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_14"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_matrix_addr_7 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="input_matrix_addr_7"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_7 = load float* %input_matrix_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %or_ln118_7 = or i8 %shl_ln, 8

]]></Node>
<StgValue><ssdm name="or_ln118_7"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln118_8 = zext i8 %or_ln118_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_8"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_matrix_addr_15 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_8

]]></Node>
<StgValue><ssdm name="output_matrix_addr_15"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store float 0.000000e+00, float* %output_matrix_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_6 = load float* %input_matrix_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_6"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %or_ln116_6 = or i8 %shl_ln, 8

]]></Node>
<StgValue><ssdm name="or_ln116_6"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln116_13 = zext i8 %or_ln116_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_13"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_matrix_addr_14 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="output_matrix_addr_14"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store float %input_matrix_load_6, float* %output_matrix_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %23

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln115, label %22, label %24

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %or_ln118_8 = or i8 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="or_ln118_8"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln118_9 = zext i8 %or_ln118_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_9"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_matrix_addr_17 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_9

]]></Node>
<StgValue><ssdm name="output_matrix_addr_17"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store float 0.000000e+00, float* %output_matrix_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_7 = load float* %input_matrix_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_7"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %or_ln116_7 = or i8 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="or_ln116_7"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln116_15 = zext i8 %or_ln116_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_15"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_matrix_addr_16 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="output_matrix_addr_16"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store float %input_matrix_load_7, float* %output_matrix_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %26

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln115, label %25, label %27

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln116_8 = add i9 %sub_ln116, -16

]]></Node>
<StgValue><ssdm name="add_ln116_8"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="9">
<![CDATA[
:1  %sext_ln116_8 = sext i9 %add_ln116_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln116_8"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln116_16 = zext i32 %sext_ln116_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_16"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_matrix_addr_8 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="input_matrix_addr_8"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_8 = load float* %input_matrix_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_8"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln116_9 = add i9 %sub_ln116, -15

]]></Node>
<StgValue><ssdm name="add_ln116_9"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="9">
<![CDATA[
:1  %sext_ln116_9 = sext i9 %add_ln116_9 to i32

]]></Node>
<StgValue><ssdm name="sext_ln116_9"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln116_18 = zext i32 %sext_ln116_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_18"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_matrix_addr_9 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="input_matrix_addr_9"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_9 = load float* %input_matrix_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %or_ln118_9 = or i8 %shl_ln, 10

]]></Node>
<StgValue><ssdm name="or_ln118_9"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln118_10 = zext i8 %or_ln118_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_10"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_matrix_addr_19 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_10

]]></Node>
<StgValue><ssdm name="output_matrix_addr_19"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store float 0.000000e+00, float* %output_matrix_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_8 = load float* %input_matrix_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_8"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %or_ln116_8 = or i8 %shl_ln, 10

]]></Node>
<StgValue><ssdm name="or_ln116_8"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln116_17 = zext i8 %or_ln116_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_17"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_matrix_addr_18 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="output_matrix_addr_18"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store float %input_matrix_load_8, float* %output_matrix_addr_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %29

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln115, label %28, label %30

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %or_ln118_10 = or i8 %shl_ln, 11

]]></Node>
<StgValue><ssdm name="or_ln118_10"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln118_11 = zext i8 %or_ln118_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_11"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_matrix_addr_21 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_11

]]></Node>
<StgValue><ssdm name="output_matrix_addr_21"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store float 0.000000e+00, float* %output_matrix_addr_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_9 = load float* %input_matrix_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_9"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %or_ln116_9 = or i8 %shl_ln, 11

]]></Node>
<StgValue><ssdm name="or_ln116_9"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln116_19 = zext i8 %or_ln116_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_19"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_matrix_addr_20 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="output_matrix_addr_20"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store float %input_matrix_load_9, float* %output_matrix_addr_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %32

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln115, label %31, label %33

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln116_10 = add i9 %sub_ln116, -14

]]></Node>
<StgValue><ssdm name="add_ln116_10"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="9">
<![CDATA[
:1  %sext_ln116_10 = sext i9 %add_ln116_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln116_10"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln116_20 = zext i32 %sext_ln116_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_20"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_matrix_addr_10 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_20

]]></Node>
<StgValue><ssdm name="input_matrix_addr_10"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_10 = load float* %input_matrix_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_10"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln116_11 = add i9 %sub_ln116, -13

]]></Node>
<StgValue><ssdm name="add_ln116_11"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="9">
<![CDATA[
:1  %sext_ln116_11 = sext i9 %add_ln116_11 to i32

]]></Node>
<StgValue><ssdm name="sext_ln116_11"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln116_22 = zext i32 %sext_ln116_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_22"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_matrix_addr_11 = getelementptr [144 x float]* %input_matrix, i64 0, i64 %zext_ln116_22

]]></Node>
<StgValue><ssdm name="input_matrix_addr_11"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_11 = load float* %input_matrix_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %or_ln118_11 = or i8 %shl_ln, 12

]]></Node>
<StgValue><ssdm name="or_ln118_11"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln118_12 = zext i8 %or_ln118_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_12"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_matrix_addr_23 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_12

]]></Node>
<StgValue><ssdm name="output_matrix_addr_23"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store float 0.000000e+00, float* %output_matrix_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_10 = load float* %input_matrix_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_10"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %or_ln116_10 = or i8 %shl_ln, 12

]]></Node>
<StgValue><ssdm name="or_ln116_10"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln116_21 = zext i8 %or_ln116_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_21"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_matrix_addr_22 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_21

]]></Node>
<StgValue><ssdm name="output_matrix_addr_22"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store float %input_matrix_load_10, float* %output_matrix_addr_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %35

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %and_ln115, label %34, label %36

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %or_ln118_12 = or i8 %shl_ln, 13

]]></Node>
<StgValue><ssdm name="or_ln118_12"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln118_13 = zext i8 %or_ln118_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_13"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_matrix_addr_25 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_13

]]></Node>
<StgValue><ssdm name="output_matrix_addr_25"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store float 0.000000e+00, float* %output_matrix_addr_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %Padding_label3_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="8">
<![CDATA[
:4  %input_matrix_load_11 = load float* %input_matrix_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_matrix_load_11"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %or_ln116_11 = or i8 %shl_ln, 13

]]></Node>
<StgValue><ssdm name="or_ln116_11"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln116_23 = zext i8 %or_ln116_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_23"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_matrix_addr_24 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln116_23

]]></Node>
<StgValue><ssdm name="output_matrix_addr_24"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store float %input_matrix_load_11, float* %output_matrix_addr_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="and_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %Padding_label3_end

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Padding_label3_end:0  %or_ln118_13 = or i8 %shl_ln, 14

]]></Node>
<StgValue><ssdm name="or_ln118_13"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="8">
<![CDATA[
Padding_label3_end:1  %zext_ln118_14 = zext i8 %or_ln118_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_14"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Padding_label3_end:2  %output_matrix_addr_26 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_14

]]></Node>
<StgValue><ssdm name="output_matrix_addr_26"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
Padding_label3_end:3  store float 0.000000e+00, float* %output_matrix_addr_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Padding_label3_end:4  %or_ln118_14 = or i8 %shl_ln, 15

]]></Node>
<StgValue><ssdm name="or_ln118_14"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="8">
<![CDATA[
Padding_label3_end:5  %zext_ln118_15 = zext i8 %or_ln118_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118_15"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Padding_label3_end:6  %output_matrix_addr_27 = getelementptr [256 x float]* %output_matrix, i64 0, i64 %zext_ln118_15

]]></Node>
<StgValue><ssdm name="output_matrix_addr_27"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
Padding_label3_end:7  store float 0.000000e+00, float* %output_matrix_addr_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Padding_label3_end:8  %empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
Padding_label3_end:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln120"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
