[2021-09-09 10:07:54,900]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-09 10:07:54,900]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:56,551]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; ".

Peak memory: 15073280 bytes

[2021-09-09 10:07:56,551]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:56,702]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35340288 bytes

[2021-09-09 10:07:56,708]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-09 10:07:56,708]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:56,839]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :639
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :639
score:100
	Report mapping result:
		klut_size()     :766
		klut.num_gates():640
		max delay       :6
		max area        :639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :553
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 11866112 bytes

[2021-09-09 10:07:56,840]mapper_test.py:220:[INFO]: area: 640 level: 6
[2021-09-09 12:10:43,507]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-09 12:10:43,508]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:10:45,272]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; ".

Peak memory: 15007744 bytes

[2021-09-09 12:10:45,273]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:10:45,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35491840 bytes

[2021-09-09 12:10:45,435]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-09 12:10:45,436]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:10:47,923]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :639
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :727
score:100
	Report mapping result:
		klut_size()     :766
		klut.num_gates():640
		max delay       :6
		max area        :639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :553
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 25653248 bytes

[2021-09-09 12:10:47,924]mapper_test.py:220:[INFO]: area: 640 level: 6
[2021-09-09 13:40:16,987]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-09 13:40:16,987]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:40:18,610]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; ".

Peak memory: 15077376 bytes

[2021-09-09 13:40:18,611]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:40:18,761]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35192832 bytes

[2021-09-09 13:40:18,767]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-09 13:40:18,767]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:40:21,140]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :635
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :739
score:100
	Report mapping result:
		klut_size()     :762
		klut.num_gates():636
		max delay       :6
		max area        :635
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :547
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 25620480 bytes

[2021-09-09 13:40:21,141]mapper_test.py:220:[INFO]: area: 636 level: 6
[2021-09-09 15:11:20,300]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-09 15:11:20,301]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:11:20,301]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:11:20,466]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35086336 bytes

[2021-09-09 15:11:20,472]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-09 15:11:20,472]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:11:23,080]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 25567232 bytes

[2021-09-09 15:11:23,081]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-09 15:40:24,622]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-09 15:40:24,622]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:40:24,622]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:40:24,786]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35315712 bytes

[2021-09-09 15:40:24,792]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-09 15:40:24,792]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:40:27,400]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 25694208 bytes

[2021-09-09 15:40:27,400]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-09 16:18:28,064]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-09 16:18:28,064]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:18:28,064]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:18:28,230]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35381248 bytes

[2021-09-09 16:18:28,236]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-09 16:18:28,236]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:18:30,838]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :797
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 25640960 bytes

[2021-09-09 16:18:30,839]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-09 16:53:14,144]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-09 16:53:14,145]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:53:14,145]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:53:14,361]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35020800 bytes

[2021-09-09 16:53:14,367]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-09 16:53:14,367]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:53:16,961]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :797
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 25600000 bytes

[2021-09-09 16:53:16,962]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-09 17:29:32,851]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-09 17:29:32,852]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:29:32,852]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:29:33,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35393536 bytes

[2021-09-09 17:29:33,023]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-09 17:29:33,024]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:29:35,631]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 25583616 bytes

[2021-09-09 17:29:35,632]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-13 23:33:47,103]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-13 23:33:47,104]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:47,104]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:47,257]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35033088 bytes

[2021-09-13 23:33:47,263]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-13 23:33:47,263]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:49,476]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :803
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 23826432 bytes

[2021-09-13 23:33:49,477]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-13 23:43:02,546]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-13 23:43:02,547]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:43:02,547]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:43:02,693]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34955264 bytes

[2021-09-13 23:43:02,699]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-13 23:43:02,700]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:43:02,925]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 11341824 bytes

[2021-09-13 23:43:02,926]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-14 09:03:50,510]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-14 09:03:50,510]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:50,511]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:50,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35106816 bytes

[2021-09-14 09:03:50,716]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-14 09:03:50,717]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:52,980]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 25468928 bytes

[2021-09-14 09:03:52,981]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-14 09:22:00,439]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-14 09:22:00,439]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:22:00,439]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:22:00,594]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35082240 bytes

[2021-09-14 09:22:00,601]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-14 09:22:00,601]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:22:00,788]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 11886592 bytes

[2021-09-14 09:22:00,789]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-15 15:36:46,801]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-15 15:36:46,802]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:46,802]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:46,938]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34791424 bytes

[2021-09-15 15:36:46,944]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-15 15:36:46,944]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:48,988]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :794
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 18960384 bytes

[2021-09-15 15:36:48,988]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-15 15:55:17,196]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-15 15:55:17,196]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:17,196]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:17,332]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35176448 bytes

[2021-09-15 15:55:17,338]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-15 15:55:17,338]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:17,450]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 9461760 bytes

[2021-09-15 15:55:17,451]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-18 14:07:12,776]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-18 14:07:12,777]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:07:12,777]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:07:12,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34918400 bytes

[2021-09-18 14:07:12,921]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-18 14:07:12,921]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:07:14,934]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 18538496 bytes

[2021-09-18 14:07:14,934]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-18 16:31:44,845]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-18 16:31:44,845]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:44,845]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:45,011]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34869248 bytes

[2021-09-18 16:31:45,018]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-18 16:31:45,019]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:47,104]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :794
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 15372288 bytes

[2021-09-18 16:31:47,104]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-22 09:00:47,215]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-22 09:00:47,216]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:47,216]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:47,353]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34988032 bytes

[2021-09-22 09:00:47,359]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-22 09:00:47,360]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:48,419]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	Report mapping result:
		klut_size()     :921
		klut.num_gates():795
		max delay       :6
		max area        :795
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :183
		LUT fanins:3	 numbers :343
		LUT fanins:4	 numbers :268
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 14282752 bytes

[2021-09-22 09:00:48,419]mapper_test.py:220:[INFO]: area: 795 level: 6
[2021-09-22 11:30:24,253]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-22 11:30:24,254]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:30:24,254]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:30:24,439]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35024896 bytes

[2021-09-22 11:30:24,445]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-22 11:30:24,446]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:30:26,455]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 15716352 bytes

[2021-09-22 11:30:26,456]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-23 16:49:40,479]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-23 16:49:40,479]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:40,479]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:40,625]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35098624 bytes

[2021-09-23 16:49:40,631]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-23 16:49:40,631]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:42,707]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
balancing!
	current map manager:
		current min nodes:1199
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1199
		current min depth:11
balancing!
	current map manager:
		current min nodes:1199
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 15781888 bytes

[2021-09-23 16:49:42,708]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-23 17:12:29,669]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-23 17:12:29,669]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:29,670]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:29,855]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34951168 bytes

[2021-09-23 17:12:29,861]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-23 17:12:29,861]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:31,870]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
balancing!
	current map manager:
		current min nodes:1199
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1199
		current min depth:11
balancing!
	current map manager:
		current min nodes:1199
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 15724544 bytes

[2021-09-23 17:12:31,871]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-23 18:14:11,551]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-23 18:14:11,552]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:14:11,552]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:14:11,696]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34983936 bytes

[2021-09-23 18:14:11,702]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-23 18:14:11,703]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:14:13,765]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
balancing!
	current map manager:
		current min nodes:1199
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1199
		current min depth:11
balancing!
	current map manager:
		current min nodes:1199
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 15806464 bytes

[2021-09-23 18:14:13,765]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-27 16:41:17,486]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-27 16:41:17,487]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:41:17,487]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:41:17,626]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34803712 bytes

[2021-09-27 16:41:17,632]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-27 16:41:17,633]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:41:19,693]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
balancing!
	current map manager:
		current min nodes:1199
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1199
		current min depth:11
balancing!
	current map manager:
		current min nodes:1199
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 15912960 bytes

[2021-09-27 16:41:19,693]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-27 17:48:00,406]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-27 17:48:00,406]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:48:00,406]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:48:00,545]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35160064 bytes

[2021-09-27 17:48:00,551]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-27 17:48:00,552]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:48:02,625]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
balancing!
	current map manager:
		current min nodes:1199
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1199
		current min depth:11
balancing!
	current map manager:
		current min nodes:1199
		current min depth:11
rewriting!
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 16003072 bytes

[2021-09-27 17:48:02,626]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-28 02:14:13,969]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-28 02:14:13,969]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:14:13,969]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:14:14,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34836480 bytes

[2021-09-28 02:14:14,119]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-28 02:14:14,119]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:14:16,176]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 16109568 bytes

[2021-09-28 02:14:16,177]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-28 16:53:31,388]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-28 16:53:31,389]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:31,389]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:31,526]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34746368 bytes

[2021-09-28 16:53:31,533]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-28 16:53:31,533]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:33,538]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 15400960 bytes

[2021-09-28 16:53:33,538]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-09-28 17:32:34,675]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-09-28 17:32:34,675]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:34,675]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:34,872]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34996224 bytes

[2021-09-28 17:32:34,878]mapper_test.py:156:[INFO]: area: 501 level: 6
[2021-09-28 17:32:34,879]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:36,954]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 17309696 bytes

[2021-09-28 17:32:36,955]mapper_test.py:220:[INFO]: area: 678 level: 6
[2021-10-09 10:43:43,603]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-09 10:43:43,603]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:43,604]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:43,744]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34775040 bytes

[2021-10-09 10:43:43,750]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-09 10:43:43,750]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:44,072]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 10194944 bytes

[2021-10-09 10:43:44,072]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-09 11:26:15,271]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-09 11:26:15,271]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:15,272]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:15,409]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34639872 bytes

[2021-10-09 11:26:15,415]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-09 11:26:15,415]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:15,724]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 10764288 bytes

[2021-10-09 11:26:15,724]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-09 16:34:30,201]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-09 16:34:30,202]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:30,202]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:30,397]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35176448 bytes

[2021-10-09 16:34:30,403]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-09 16:34:30,403]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:31,372]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 13000704 bytes

[2021-10-09 16:34:31,373]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-09 16:51:33,414]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-09 16:51:33,414]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:33,415]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:33,560]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34856960 bytes

[2021-10-09 16:51:33,567]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-09 16:51:33,567]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:34,625]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 12926976 bytes

[2021-10-09 16:51:34,625]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-12 11:04:04,179]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-12 11:04:04,179]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:04:04,180]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:04:04,324]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35135488 bytes

[2021-10-12 11:04:04,331]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-12 11:04:04,331]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:04:06,526]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 14434304 bytes

[2021-10-12 11:04:06,527]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-12 11:20:35,293]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-12 11:20:35,294]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:35,294]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:35,436]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34848768 bytes

[2021-10-12 11:20:35,442]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-12 11:20:35,442]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:35,777]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 9969664 bytes

[2021-10-12 11:20:35,778]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-12 13:39:33,702]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-12 13:39:33,703]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:33,703]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:33,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34918400 bytes

[2021-10-12 13:39:33,851]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-12 13:39:33,851]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:36,047]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 14663680 bytes

[2021-10-12 13:39:36,048]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-12 15:10:11,365]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-12 15:10:11,365]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:10:11,365]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:10:11,507]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34947072 bytes

[2021-10-12 15:10:11,513]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-12 15:10:11,513]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:10:13,634]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 14331904 bytes

[2021-10-12 15:10:13,634]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-12 18:55:13,909]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-12 18:55:13,909]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:55:13,909]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:55:14,099]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34869248 bytes

[2021-10-12 18:55:14,105]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-12 18:55:14,105]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:55:16,258]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 13922304 bytes

[2021-10-12 18:55:16,258]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-18 11:48:44,983]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-18 11:48:44,984]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:44,984]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:45,133]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35020800 bytes

[2021-10-18 11:48:45,140]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-18 11:48:45,140]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:47,275]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 13959168 bytes

[2021-10-18 11:48:47,275]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-18 12:04:45,554]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-18 12:04:45,555]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:45,555]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:45,698]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35119104 bytes

[2021-10-18 12:04:45,704]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-18 12:04:45,704]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:45,784]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 7983104 bytes

[2021-10-18 12:04:45,784]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-19 14:12:41,331]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-19 14:12:41,331]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:41,332]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:41,471]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34754560 bytes

[2021-10-19 14:12:41,477]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-19 14:12:41,477]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:41,554]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 7823360 bytes

[2021-10-19 14:12:41,554]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-22 13:35:41,459]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-22 13:35:41,460]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:41,460]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:41,601]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34832384 bytes

[2021-10-22 13:35:41,608]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-22 13:35:41,608]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:41,892]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 10952704 bytes

[2021-10-22 13:35:41,892]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-22 13:56:34,387]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-22 13:56:34,387]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:34,387]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:34,528]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35028992 bytes

[2021-10-22 13:56:34,534]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-22 13:56:34,534]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:34,814]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 11001856 bytes

[2021-10-22 13:56:34,815]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-22 14:03:02,604]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-22 14:03:02,605]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:03:02,605]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:03:02,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34975744 bytes

[2021-10-22 14:03:02,749]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-22 14:03:02,750]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:03:02,826]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 8048640 bytes

[2021-10-22 14:03:02,826]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-22 14:06:23,689]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-22 14:06:23,689]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:23,689]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:23,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34803712 bytes

[2021-10-22 14:06:23,836]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-22 14:06:23,836]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:23,914]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 8007680 bytes

[2021-10-22 14:06:23,914]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-23 13:38:06,196]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-23 13:38:06,196]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:38:06,197]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:38:06,339]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34840576 bytes

[2021-10-23 13:38:06,345]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-23 13:38:06,346]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:38:08,421]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :770
score:100
	Report mapping result:
		klut_size()     :896
		klut.num_gates():770
		max delay       :6
		max area        :770
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :236
		LUT fanins:3	 numbers :264
		LUT fanins:4	 numbers :269
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 13942784 bytes

[2021-10-23 13:38:08,422]mapper_test.py:224:[INFO]: area: 770 level: 6
[2021-10-24 17:49:49,025]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-24 17:49:49,025]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:49,025]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:49,166]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34844672 bytes

[2021-10-24 17:49:49,173]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-24 17:49:49,173]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:51,288]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :770
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 14053376 bytes

[2021-10-24 17:49:51,289]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-24 18:10:14,648]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-24 18:10:14,648]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:10:14,648]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:10:14,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34897920 bytes

[2021-10-24 18:10:14,799]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-24 18:10:14,799]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:10:16,905]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
	current map manager:
		current min nodes:1199
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :677
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :795
score:100
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 14114816 bytes

[2021-10-24 18:10:16,905]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-26 10:26:17,970]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-26 10:26:17,970]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:17,971]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:18,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34828288 bytes

[2021-10-26 10:26:18,128]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-26 10:26:18,128]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:18,229]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	current map manager:
		current min nodes:1199
		current min depth:12
	Report mapping result:
		klut_size()     :746
		klut.num_gates():620
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :221
		LUT fanins:4	 numbers :343
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 8060928 bytes

[2021-10-26 10:26:18,229]mapper_test.py:224:[INFO]: area: 620 level: 6
[2021-10-26 11:08:15,750]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-26 11:08:15,750]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:08:15,750]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:08:15,895]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34766848 bytes

[2021-10-26 11:08:15,901]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-26 11:08:15,902]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:08:18,068]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	Report mapping result:
		klut_size()     :746
		klut.num_gates():620
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :221
		LUT fanins:4	 numbers :343
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 13852672 bytes

[2021-10-26 11:08:18,069]mapper_test.py:224:[INFO]: area: 620 level: 6
[2021-10-26 11:28:47,787]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-26 11:28:47,787]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:47,787]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:47,931]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34840576 bytes

[2021-10-26 11:28:47,938]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-26 11:28:47,938]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:50,077]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	Report mapping result:
		klut_size()     :818
		klut.num_gates():692
		max delay       :6
		max area        :770
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :64
		LUT fanins:3	 numbers :221
		LUT fanins:4	 numbers :406
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 13922304 bytes

[2021-10-26 11:28:50,078]mapper_test.py:224:[INFO]: area: 692 level: 6
[2021-10-26 12:26:50,813]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-26 12:26:50,814]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:50,814]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:51,007]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34873344 bytes

[2021-10-26 12:26:51,013]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-26 12:26:51,014]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:53,133]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 13594624 bytes

[2021-10-26 12:26:53,134]mapper_test.py:224:[INFO]: area: 678 level: 6
[2021-10-26 14:13:43,335]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-26 14:13:43,335]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:43,335]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:43,479]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34910208 bytes

[2021-10-26 14:13:43,485]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-26 14:13:43,486]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:43,571]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	Report mapping result:
		klut_size()     :746
		klut.num_gates():620
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :55
		LUT fanins:3	 numbers :221
		LUT fanins:4	 numbers :343
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 7917568 bytes

[2021-10-26 14:13:43,571]mapper_test.py:224:[INFO]: area: 620 level: 6
[2021-10-29 16:10:48,426]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-10-29 16:10:48,426]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:48,427]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:48,569]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34942976 bytes

[2021-10-29 16:10:48,575]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-10-29 16:10:48,576]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:48,662]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	Report mapping result:
		klut_size()     :930
		klut.num_gates():804
		max delay       :7
		max area        :803
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :262
		LUT fanins:4	 numbers :456
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
Peak memory: 7860224 bytes

[2021-10-29 16:10:48,662]mapper_test.py:224:[INFO]: area: 804 level: 7
[2021-11-03 09:52:51,896]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-03 09:52:51,896]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:51,896]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:52,038]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34783232 bytes

[2021-11-03 09:52:52,045]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-03 09:52:52,045]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:52,192]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	Report mapping result:
		klut_size()     :930
		klut.num_gates():804
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :85
		LUT fanins:3	 numbers :262
		LUT fanins:4	 numbers :456
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig_output.v
	Peak memory: 8736768 bytes

[2021-11-03 09:52:52,193]mapper_test.py:226:[INFO]: area: 804 level: 6
[2021-11-03 10:05:03,517]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-03 10:05:03,517]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:05:03,518]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:05:03,664]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34983936 bytes

[2021-11-03 10:05:03,670]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-03 10:05:03,670]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:05:03,823]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	Report mapping result:
		klut_size()     :930
		klut.num_gates():804
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :90
		LUT fanins:3	 numbers :180
		LUT fanins:4	 numbers :533
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig_output.v
	Peak memory: 8818688 bytes

[2021-11-03 10:05:03,823]mapper_test.py:226:[INFO]: area: 804 level: 6
[2021-11-03 13:45:03,547]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-03 13:45:03,547]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:45:03,547]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:03,690]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35033088 bytes

[2021-11-03 13:45:03,697]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-03 13:45:03,697]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:03,850]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	Report mapping result:
		klut_size()     :930
		klut.num_gates():804
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :90
		LUT fanins:3	 numbers :180
		LUT fanins:4	 numbers :533
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig_output.v
	Peak memory: 9195520 bytes

[2021-11-03 13:45:03,850]mapper_test.py:226:[INFO]: area: 804 level: 6
[2021-11-03 13:51:18,832]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-03 13:51:18,832]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:18,832]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:18,982]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34758656 bytes

[2021-11-03 13:51:18,989]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-03 13:51:18,989]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:19,147]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	Report mapping result:
		klut_size()     :930
		klut.num_gates():804
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :90
		LUT fanins:3	 numbers :180
		LUT fanins:4	 numbers :533
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig_output.v
	Peak memory: 9285632 bytes

[2021-11-03 13:51:19,148]mapper_test.py:226:[INFO]: area: 804 level: 6
[2021-11-04 15:58:17,997]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-04 15:58:17,997]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:17,997]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:18,187]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34906112 bytes

[2021-11-04 15:58:18,193]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-04 15:58:18,194]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:18,355]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
	Report mapping result:
		klut_size()     :748
		klut.num_gates():622
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :56
		LUT fanins:3	 numbers :144
		LUT fanins:4	 numbers :421
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig_output.v
	Peak memory: 8994816 bytes

[2021-11-04 15:58:18,355]mapper_test.py:226:[INFO]: area: 622 level: 6
[2021-11-16 12:28:55,179]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-16 12:28:55,180]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:55,180]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:55,323]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34828288 bytes

[2021-11-16 12:28:55,329]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-16 12:28:55,329]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:55,420]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
Mapping time: 0.023935 secs
	Report mapping result:
		klut_size()     :748
		klut.num_gates():622
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :56
		LUT fanins:3	 numbers :144
		LUT fanins:4	 numbers :421
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
	Peak memory: 7749632 bytes

[2021-11-16 12:28:55,421]mapper_test.py:228:[INFO]: area: 622 level: 6
[2021-11-16 14:17:52,842]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-16 14:17:52,842]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:52,842]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:52,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35098624 bytes

[2021-11-16 14:17:52,992]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-16 14:17:52,993]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:53,085]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
Mapping time: 0.023321 secs
	Report mapping result:
		klut_size()     :748
		klut.num_gates():622
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :56
		LUT fanins:3	 numbers :144
		LUT fanins:4	 numbers :421
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
	Peak memory: 7958528 bytes

[2021-11-16 14:17:53,086]mapper_test.py:228:[INFO]: area: 622 level: 6
[2021-11-16 14:24:14,608]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-16 14:24:14,608]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:14,609]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:14,797]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35057664 bytes

[2021-11-16 14:24:14,803]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-16 14:24:14,803]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:14,897]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
Mapping time: 0.023377 secs
	Report mapping result:
		klut_size()     :748
		klut.num_gates():622
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :56
		LUT fanins:3	 numbers :144
		LUT fanins:4	 numbers :421
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
	Peak memory: 7860224 bytes

[2021-11-16 14:24:14,898]mapper_test.py:228:[INFO]: area: 622 level: 6
[2021-11-17 16:36:52,100]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-17 16:36:52,101]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:52,101]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:52,252]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35000320 bytes

[2021-11-17 16:36:52,258]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-17 16:36:52,259]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:52,350]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
Mapping time: 0.024021 secs
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
	Peak memory: 7962624 bytes

[2021-11-17 16:36:52,351]mapper_test.py:228:[INFO]: area: 678 level: 6
[2021-11-18 10:19:31,984]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-18 10:19:31,984]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:31,984]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:32,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35020800 bytes

[2021-11-18 10:19:32,167]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-18 10:19:32,168]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:32,277]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
Mapping time: 0.042567 secs
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :678
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
	Peak memory: 8503296 bytes

[2021-11-18 10:19:32,277]mapper_test.py:228:[INFO]: area: 678 level: 6
[2021-11-23 16:12:22,543]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-23 16:12:22,544]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:22,544]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:22,689]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34734080 bytes

[2021-11-23 16:12:22,695]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-23 16:12:22,695]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:22,808]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
Mapping time: 0.042401 secs
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :678
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
	Peak memory: 8269824 bytes

[2021-11-23 16:12:22,808]mapper_test.py:228:[INFO]: area: 678 level: 6
[2021-11-23 16:43:21,257]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-23 16:43:21,258]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:21,258]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:21,402]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34816000 bytes

[2021-11-23 16:43:21,409]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-23 16:43:21,409]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:21,523]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
Mapping time: 0.043837 secs
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :678
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
	Peak memory: 8474624 bytes

[2021-11-23 16:43:21,523]mapper_test.py:228:[INFO]: area: 678 level: 6
[2021-11-24 11:39:27,482]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-24 11:39:27,482]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:27,482]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:27,678]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.03 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35205120 bytes

[2021-11-24 11:39:27,684]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-24 11:39:27,684]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:27,756]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
Mapping time: 0.001297 secs
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
	Peak memory: 7770112 bytes

[2021-11-24 11:39:27,757]mapper_test.py:228:[INFO]: area: 678 level: 6
[2021-11-24 12:02:41,240]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-24 12:02:41,241]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:41,241]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:41,386]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34824192 bytes

[2021-11-24 12:02:41,393]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-24 12:02:41,393]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:41,463]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
Mapping time: 0.00128 secs
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
	Peak memory: 7950336 bytes

[2021-11-24 12:02:41,464]mapper_test.py:228:[INFO]: area: 678 level: 6
[2021-11-24 12:06:31,774]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-24 12:06:31,775]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:31,775]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:31,922]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35049472 bytes

[2021-11-24 12:06:31,928]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-24 12:06:31,929]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:32,018]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
Mapping time: 0.023861 secs
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
	Peak memory: 8024064 bytes

[2021-11-24 12:06:32,019]mapper_test.py:228:[INFO]: area: 678 level: 6
[2021-11-24 12:12:04,160]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-24 12:12:04,161]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:04,161]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:04,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35143680 bytes

[2021-11-24 12:12:04,320]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-24 12:12:04,321]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:04,425]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
[i] total time =  0.01 secs
Mapping time: 0.01115 secs
	Report mapping result:
		klut_size()     :617
		klut.num_gates():491
		max delay       :9
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :92
		LUT fanins:4	 numbers :344
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
	Peak memory: 9441280 bytes

[2021-11-24 12:12:04,426]mapper_test.py:228:[INFO]: area: 491 level: 9
[2021-11-24 12:58:29,860]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-24 12:58:29,860]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:29,861]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:30,008]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34983936 bytes

[2021-11-24 12:58:30,014]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-24 12:58:30,014]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:30,109]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
Mapping time: 0.023389 secs
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
	Peak memory: 7720960 bytes

[2021-11-24 12:58:30,110]mapper_test.py:228:[INFO]: area: 678 level: 6
[2021-11-24 13:15:15,538]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-24 13:15:15,538]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:15:15,539]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:15:15,680]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 34762752 bytes

[2021-11-24 13:15:15,687]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-24 13:15:15,687]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:15:17,845]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
Mapping time: 0.02329 secs
Mapping time: 0.028147 secs
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
	Peak memory: 13635584 bytes

[2021-11-24 13:15:17,846]mapper_test.py:228:[INFO]: area: 678 level: 6
[2021-11-24 13:37:56,601]mapper_test.py:79:[INFO]: run case "b12_comb"
[2021-11-24 13:37:56,601]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:56,602]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:56,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1074.  Ch =     0.  Total mem =    0.18 MB. Peak cut mem =    0.07 MB.
P:  Del =    6.00.  Ar =     671.0.  Edge =     2085.  Cut =     6648.  T =     0.00 sec
P:  Del =    6.00.  Ar =     566.0.  Edge =     2064.  Cut =     6483.  T =     0.00 sec
P:  Del =    6.00.  Ar =     512.0.  Edge =     1835.  Cut =     6561.  T =     0.00 sec
E:  Del =    6.00.  Ar =     511.0.  Edge =     1833.  Cut =     6561.  T =     0.00 sec
F:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
E:  Del =    6.00.  Ar =     501.0.  Edge =     1807.  Cut =     4753.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4560.  T =     0.00 sec
A:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
E:  Del =    6.00.  Ar =     500.0.  Edge =     1696.  Cut =     4541.  T =     0.00 sec
Total time =     0.02 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.40 %
Buffer       =        0      0.00 %
Inverter     =        1      0.20 %
And          =      230     45.73 %
Or           =        0      0.00 %
Other        =      270     53.68 %
TOTAL        =      503    100.00 %
Level =    0.  COs =    2.     2.2 %
Level =    1.  COs =    2.     4.5 %
Level =    2.  COs =   23.    30.3 %
Level =    3.  COs =    9.    40.4 %
Level =    4.  COs =    1.    41.6 %
Level =    5.  COs =    2.    43.8 %
Level =    6.  COs =   50.   100.0 %
Peak memory: 35041280 bytes

[2021-11-24 13:37:56,749]mapper_test.py:160:[INFO]: area: 501 level: 6
[2021-11-24 13:37:56,750]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:58,848]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.opt.aig
Mapping time: 0.001237 secs
Mapping time: 0.001448 secs
	Report mapping result:
		klut_size()     :804
		klut.num_gates():678
		max delay       :6
		max area        :677
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :186
		LUT fanins:3	 numbers :232
		LUT fanins:4	 numbers :259
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b12_comb/b12_comb.ifpga.v
	Peak memory: 13991936 bytes

[2021-11-24 13:37:58,849]mapper_test.py:228:[INFO]: area: 678 level: 6
