<!---

This file is used to generate your project datasheet. Please fill in the information below and delete any unused
sections.

You can also include images in this folder and reference them in the markdown. Each image must be less than
512 kb in size, and the combined size of all images must be less than 1 MB.
-->
## How it work

This project is a RISC-V pipelined processor with a 5-stage pipeline. It allows multiple instruction to be processed simultaneously.

## How to test

Ensure different instruction types (arithmetic, load/store, branch, jump, etc.) execute correctly in the pipeline stages.

## External hardware

Control signals, SRAM, connecting cables
