<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM62Ax MCU+ SDK: sdl_ecc_soc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM62Ax MCU+ SDK
   &#160;<span id="projectnumber">09.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sdl__ecc__soc_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">sdl_ecc_soc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<div class="textblock"><p>Header file contains MemEntries, RamIdTables, aggrTables and aggrBaseAddressTable. </p>
<h1><a class="anchor" id="autotoc_md588"></a>
declarations for SDL ECC interface.</h1>
</div>
<p><a href="sdl__ecc__soc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a2cd18ac3c30d47d7a104bdca83df41d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2cd18ac3c30d47d7a104bdca83df41d1">SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a2cd18ac3c30d47d7a104bdca83df41d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac863567d15e6109262bc3cab87681978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac863567d15e6109262bc3cab87681978">SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ac863567d15e6109262bc3cab87681978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1381f93c597bf17756a1c522f531ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abe1381f93c597bf17756a1c522f531ef">SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:abe1381f93c597bf17756a1c522f531ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8ebe9cde57efea607c74e0b3895b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3a8ebe9cde57efea607c74e0b3895b65">SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a3a8ebe9cde57efea607c74e0b3895b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d91ae8804ba6ae3e0fc8fc793253524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6d91ae8804ba6ae3e0fc8fc793253524">SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a6d91ae8804ba6ae3e0fc8fc793253524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc2a2d942cb501018dfab0aa860ffc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#accc2a2d942cb501018dfab0aa860ffc4">SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:accc2a2d942cb501018dfab0aa860ffc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3880207815e0f747c779c4631743c9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3880207815e0f747c779c4631743c9f0">SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a3880207815e0f747c779c4631743c9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac204956baa3d0c9d11a147bb63cdb804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac204956baa3d0c9d11a147bb63cdb804">SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ac204956baa3d0c9d11a147bb63cdb804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe024a9ab160feba11aa2afce6e44dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afe024a9ab160feba11aa2afce6e44dd5">SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:afe024a9ab160feba11aa2afce6e44dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89cfb2dd28c67ac251ba0bb57fdc144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae89cfb2dd28c67ac251ba0bb57fdc144">SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ae89cfb2dd28c67ac251ba0bb57fdc144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf6e689b76eb6d2adee51a401b97277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acbf6e689b76eb6d2adee51a401b97277">SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:acbf6e689b76eb6d2adee51a401b97277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94533f0387df57114292ed3714df356c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a94533f0387df57114292ed3714df356c">SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a94533f0387df57114292ed3714df356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad872a132a17336936b01a0f3bb14d1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad872a132a17336936b01a0f3bb14d1ce">SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ad872a132a17336936b01a0f3bb14d1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b783b8e66c1346bcbc03cc07d70791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a78b783b8e66c1346bcbc03cc07d70791">SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a78b783b8e66c1346bcbc03cc07d70791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600727d61cea61a9ac38b3d2b003cab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a600727d61cea61a9ac38b3d2b003cab8">SDL_DMASS0_DMSS_AM62A_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:a600727d61cea61a9ac38b3d2b003cab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2c6a844d825c3a4f134176b69939b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aca2c6a844d825c3a4f134176b69939b2">SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:aca2c6a844d825c3a4f134176b69939b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa6dad107f8ee3784945bd7be3aa33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aeaa6dad107f8ee3784945bd7be3aa33d">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:aeaa6dad107f8ee3784945bd7be3aa33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a014089d32986518238a85af084e3c3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a014089d32986518238a85af084e3c3b1">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a014089d32986518238a85af084e3c3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6be853ba5fc91afa325b40698c3cc50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae6be853ba5fc91afa325b40698c3cc50">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ae6be853ba5fc91afa325b40698c3cc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5fac2372c058a2c0055a42c8ca864f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae5fac2372c058a2c0055a42c8ca864f2">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ae5fac2372c058a2c0055a42c8ca864f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e5af4714c1dbec7ba3201209f70a626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0e5af4714c1dbec7ba3201209f70a626">SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a0e5af4714c1dbec7ba3201209f70a626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f801a6afcfb81f1ad460fc46166132f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9f801a6afcfb81f1ad460fc46166132f">SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a9f801a6afcfb81f1ad460fc46166132f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332d4a574ea3b430b1ed722661d93bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a332d4a574ea3b430b1ed722661d93bb8">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a332d4a574ea3b430b1ed722661d93bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfab7bf2d49b4b6d883f720fdcc8f7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abfab7bf2d49b4b6d883f720fdcc8f7db">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:abfab7bf2d49b4b6d883f720fdcc8f7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86f4bb014bc37f901fb9f0ec37aaae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae86f4bb014bc37f901fb9f0ec37aaae0">SDL_SA3_SS0_SA3SS_AM62A_SA_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ae86f4bb014bc37f901fb9f0ec37aaae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2660d4a4efb11cc9d876c9e355aeaa63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2660d4a4efb11cc9d876c9e355aeaa63">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a2660d4a4efb11cc9d876c9e355aeaa63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ffd497184128785681cf43f42b31149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3ffd497184128785681cf43f42b31149">SDL_WKUP_R5FSS0_PULSAR_UL_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:a3ffd497184128785681cf43f42b31149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e8d01d2c80a4fe75fca1995d3464e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af4e8d01d2c80a4fe75fca1995d3464e9">SDL_SMS0_SMS_HSM_ECC_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:af4e8d01d2c80a4fe75fca1995d3464e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe1f0aca8dd52b3fdf442fe54175bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6fe1f0aca8dd52b3fdf442fe54175bc6">SDL_SMS0_SMS_TIFS_ECC_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a6fe1f0aca8dd52b3fdf442fe54175bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a015810ed7db72c37b807040447d6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0a015810ed7db72c37b807040447d6b6">SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a0a015810ed7db72c37b807040447d6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cabd06f2106e472937cdd48dc598be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0cabd06f2106e472937cdd48dc598be2">SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_LDC0_KSDW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:a0cabd06f2106e472937cdd48dc598be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc301d746561b2e1fad7c7d3517ade5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afcc301d746561b2e1fad7c7d3517ade5">SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_VISS0_KSDW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(62U)</td></tr>
<tr class="separator:afcc301d746561b2e1fad7c7d3517ade5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af707c33758213fc1c9faee84b3f58500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af707c33758213fc1c9faee84b3f58500">SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:af707c33758213fc1c9faee84b3f58500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d530ca3281c5141bf066cb255936cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a69d530ca3281c5141bf066cb255936cf">SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a69d530ca3281c5141bf066cb255936cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58c0c57dcb82e665ca4755a28cec6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab58c0c57dcb82e665ca4755a28cec6d6">SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ab58c0c57dcb82e665ca4755a28cec6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033988fd4280cc0ae7fdead5423d66ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a033988fd4280cc0ae7fdead5423d66ab">SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a033988fd4280cc0ae7fdead5423d66ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ffe36fb972ef262012df207203b3834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7ffe36fb972ef262012df207203b3834">SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a7ffe36fb972ef262012df207203b3834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad60346b48e9b835adf18ed3398da7142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad60346b48e9b835adf18ed3398da7142">SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ad60346b48e9b835adf18ed3398da7142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad36edfa46a5d7bf379cec8a21ac7faf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad36edfa46a5d7bf379cec8a21ac7faf2">SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ad36edfa46a5d7bf379cec8a21ac7faf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5245dded52af75b634eaf62b19a0cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3b5245dded52af75b634eaf62b19a0cc">SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a3b5245dded52af75b634eaf62b19a0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e7b7ed1cbf0891662a1d008b476d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa4e7b7ed1cbf0891662a1d008b476d65">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:aa4e7b7ed1cbf0891662a1d008b476d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec0280b73dfdd94b6b8bf20e93d1a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1ec0280b73dfdd94b6b8bf20e93d1a63">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:a1ec0280b73dfdd94b6b8bf20e93d1a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56448d86d3f1064151c4a17c7b9481ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a56448d86d3f1064151c4a17c7b9481ba">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:a56448d86d3f1064151c4a17c7b9481ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae40dfca45dfff1077c87f382c694b78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae40dfca45dfff1077c87f382c694b78a">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE2_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ae40dfca45dfff1077c87f382c694b78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6eb16900419f14673e3a7e4b5e695e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa6eb16900419f14673e3a7e4b5e695e2">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE3_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:aa6eb16900419f14673e3a7e4b5e695e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd9a8798300881c6e81be30fc115013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8fd9a8798300881c6e81be30fc115013">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a8fd9a8798300881c6e81be30fc115013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab74ea2803a1cf18358e617b47fb5a131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab74ea2803a1cf18358e617b47fb5a131">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ab74ea2803a1cf18358e617b47fb5a131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c30da4b8b510dbb2191d178143143b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab4c30da4b8b510dbb2191d178143143b">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ab4c30da4b8b510dbb2191d178143143b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c6375c082ac7adba8c10c6a43ab629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a39c6375c082ac7adba8c10c6a43ab629">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a39c6375c082ac7adba8c10c6a43ab629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311bcd98ec974395e948fd5dad2c7212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a311bcd98ec974395e948fd5dad2c7212">SDL_ECC_Base_Address_TOTAL_ENTRIES</a>&#160;&#160;&#160;(49U)</td></tr>
<tr class="separator:a311bcd98ec974395e948fd5dad2c7212"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:aa787ae9a221732f1c90183eef401ef35"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa787ae9a221732f1c90183eef401ef35">SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a2cd18ac3c30d47d7a104bdca83df41d1">SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aa787ae9a221732f1c90183eef401ef35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac882ce855d0ff67a1a7b4d47edb9b292"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac882ce855d0ff67a1a7b4d47edb9b292">SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ac863567d15e6109262bc3cab87681978">SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ac882ce855d0ff67a1a7b4d47edb9b292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2fd626c9b17f97dd48d061d2f9244bd"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af2fd626c9b17f97dd48d061d2f9244bd">SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#abe1381f93c597bf17756a1c522f531ef">SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:af2fd626c9b17f97dd48d061d2f9244bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97bf42dafcbb6f1e18f81a9ac1be4496"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a97bf42dafcbb6f1e18f81a9ac1be4496">SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a3a8ebe9cde57efea607c74e0b3895b65">SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a97bf42dafcbb6f1e18f81a9ac1be4496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fb70ffe22acdf74525cbbff6e2594fe"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2fb70ffe22acdf74525cbbff6e2594fe">SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2fb70ffe22acdf74525cbbff6e2594fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c78171a1b4d71ece94ed2a6cf622e98"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8c78171a1b4d71ece94ed2a6cf622e98">SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8c78171a1b4d71ece94ed2a6cf622e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c04613b4465de95b02cb8cb564a55d9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3c04613b4465de95b02cb8cb564a55d9">SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3c04613b4465de95b02cb8cb564a55d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1539ebedadccbcf9fe670a1831f20b94"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1539ebedadccbcf9fe670a1831f20b94">SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1539ebedadccbcf9fe670a1831f20b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10329a7598a9622f462be657b1a88130"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a10329a7598a9622f462be657b1a88130">SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#accc2a2d942cb501018dfab0aa860ffc4">SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a10329a7598a9622f462be657b1a88130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a4f92c781eb2588c2519679297b5a1"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a25a4f92c781eb2588c2519679297b5a1">SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a3880207815e0f747c779c4631743c9f0">SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a25a4f92c781eb2588c2519679297b5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a358ea1210b27a417e062cfa33aa74b36"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a358ea1210b27a417e062cfa33aa74b36">SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_groupEntries</a> [SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a358ea1210b27a417e062cfa33aa74b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36bbacdb2de1bfd23c96a40437583ad8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a36bbacdb2de1bfd23c96a40437583ad8">SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a36bbacdb2de1bfd23c96a40437583ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ea1a8f368ee934eb052dd9dcb982cc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a06ea1a8f368ee934eb052dd9dcb982cc">SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_groupEntries</a> [SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a06ea1a8f368ee934eb052dd9dcb982cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaedf7eef45b88b356d6834ba8c7866fd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaedf7eef45b88b356d6834ba8c7866fd">SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries</a> [SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aaedf7eef45b88b356d6834ba8c7866fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac726adf44eede2b0574eb9f024021a4a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac726adf44eede2b0574eb9f024021a4a">SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac726adf44eede2b0574eb9f024021a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d64d75c266e8276ad17e0e78f35b91c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7d64d75c266e8276ad17e0e78f35b91c">SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries</a> [SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7d64d75c266e8276ad17e0e78f35b91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff79812a2d73bc4e01185fbef2d97bf"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5ff79812a2d73bc4e01185fbef2d97bf">SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#afe024a9ab160feba11aa2afce6e44dd5">SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a5ff79812a2d73bc4e01185fbef2d97bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa740d840faf090b7673aa74bbbf59f98"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa740d840faf090b7673aa74bbbf59f98">SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ae89cfb2dd28c67ac251ba0bb57fdc144">SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aa740d840faf090b7673aa74bbbf59f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2436139924c81fea627be70e06d2b7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0a2436139924c81fea627be70e06d2b7">SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_CPU0_VBUSM2AXI_EDC_groupEntries</a> [SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_CPU0_VBUSM2AXI_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0a2436139924c81fea627be70e06d2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95f0c226d31b90b3fbaf3eeec2928847"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a95f0c226d31b90b3fbaf3eeec2928847">SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_MEM_MST0_EDC_CTRL_0_groupEntries</a> [SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_MEM_MST0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a95f0c226d31b90b3fbaf3eeec2928847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c46baa2f533d9f479b15c5a70ab32c0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4c46baa2f533d9f479b15c5a70ab32c0">SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_0_groupEntries</a> [SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4c46baa2f533d9f479b15c5a70ab32c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a143432f4a511d033d50185d5058aba56"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a143432f4a511d033d50185d5058aba56">SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_SCRP_EDC_groupEntries</a> [SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_SCRP_EDC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a143432f4a511d033d50185d5058aba56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3bbdd17308eac461e75ed8f440c073"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afc3bbdd17308eac461e75ed8f440c073">SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_CFG_SCRP_P_SCR1_SCR_PULSAR_ULS_CPU0_CFG_SCRP_P_SCR1_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_CFG_SCRP_P_SCR1_SCR_PULSAR_ULS_CPU0_CFG_SCRP_P_SCR1_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afc3bbdd17308eac461e75ed8f440c073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91537f0343967b4b4e4a094c9c9ee3a3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a91537f0343967b4b4e4a094c9c9ee3a3">SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a91537f0343967b4b4e4a094c9c9ee3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a13ef951e8bb7027d17bc460ebcf0e"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a56a13ef951e8bb7027d17bc460ebcf0e">SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#acbf6e689b76eb6d2adee51a401b97277">SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a56a13ef951e8bb7027d17bc460ebcf0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a966275d1fc5e23175c91093cf206d603"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a966275d1fc5e23175c91093cf206d603">SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a94533f0387df57114292ed3714df356c">SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a966275d1fc5e23175c91093cf206d603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a686e61bbe8b855ef852cb2ab6ca84aa1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a686e61bbe8b855ef852cb2ab6ca84aa1">SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_groupEntries</a> [SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a686e61bbe8b855ef852cb2ab6ca84aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeedc3ae67b9c74fcbbad8499c9305b1b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aeedc3ae67b9c74fcbbad8499c9305b1b">SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aeedc3ae67b9c74fcbbad8499c9305b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad53113ced03c00e68197cfcc02d8d18f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad53113ced03c00e68197cfcc02d8d18f">SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ad872a132a17336936b01a0f3bb14d1ce">SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ad53113ced03c00e68197cfcc02d8d18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af247781b11340e8c9e9dce25c6b1b6d1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af247781b11340e8c9e9dce25c6b1b6d1">SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af247781b11340e8c9e9dce25c6b1b6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56998d52535fd1e56aeb7bef51214c1a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a56998d52535fd1e56aeb7bef51214c1a">SDL_DMASS0_DMSS_AM62A_ECCAGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a600727d61cea61a9ac38b3d2b003cab8">SDL_DMASS0_DMSS_AM62A_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a56998d52535fd1e56aeb7bef51214c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd24e562bad1f2bf485cf7604a0e4561"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acd24e562bad1f2bf485cf7604a0e4561">SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#aca2c6a844d825c3a4f134176b69939b2">SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:acd24e562bad1f2bf485cf7604a0e4561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae627b9ac9bb9301be120f80159da4481"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae627b9ac9bb9301be120f80159da4481">SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_groupEntries</a> [SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae627b9ac9bb9301be120f80159da4481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3751f66c0bd6d6985a57c814c607a22"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad3751f66c0bd6d6985a57c814c607a22">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#aeaa6dad107f8ee3784945bd7be3aa33d">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ad3751f66c0bd6d6985a57c814c607a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47c7eaf351d2a4d20c1e57f902c3353"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac47c7eaf351d2a4d20c1e57f902c3353">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a014089d32986518238a85af084e3c3b1">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ac47c7eaf351d2a4d20c1e57f902c3353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b0bce100903296630fc5cafdfe694e4"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3b0bce100903296630fc5cafdfe694e4">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ae6be853ba5fc91afa325b40698c3cc50">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a3b0bce100903296630fc5cafdfe694e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0168b27b183582c89447b6b3ef1c42c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac0168b27b183582c89447b6b3ef1c42c">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ae5fac2372c058a2c0055a42c8ca864f2">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ac0168b27b183582c89447b6b3ef1c42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349a0679f2b0795497a118d1590c78bf"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a349a0679f2b0795497a118d1590c78bf">SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a0e5af4714c1dbec7ba3201209f70a626">SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a349a0679f2b0795497a118d1590c78bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf74d5b0613ae845d668e597016b79f2"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aaf74d5b0613ae845d668e597016b79f2">SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a9f801a6afcfb81f1ad460fc46166132f">SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aaf74d5b0613ae845d668e597016b79f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7071d42282c67a1381c7d2d5e332669"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af7071d42282c67a1381c7d2d5e332669">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a332d4a574ea3b430b1ed722661d93bb8">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:af7071d42282c67a1381c7d2d5e332669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1903abc305b0bab04e8f97add7f20210"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1903abc305b0bab04e8f97add7f20210">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_RMST_DST_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_RMST_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1903abc305b0bab04e8f97add7f20210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5456dbd1635bbe125df20f806364f7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6e5456dbd1635bbe125df20f806364f7">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_SLV_SRC_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_SLV_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6e5456dbd1635bbe125df20f806364f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb99ed7103987f8540a746ad7ae379f7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afb99ed7103987f8540a746ad7ae379f7">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_WMST_DST_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_WMST_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afb99ed7103987f8540a746ad7ae379f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c51b2bc5a80bab8e8091f82a1b8243"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad2c51b2bc5a80bab8e8091f82a1b8243">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_SRC_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad2c51b2bc5a80bab8e8091f82a1b8243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c5b11b47d782a9c29bdc8244b8570dd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7c5b11b47d782a9c29bdc8244b8570dd">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_DST_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7c5b11b47d782a9c29bdc8244b8570dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e1388d34abde8b383ae01fc78650c2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a60e1388d34abde8b383ae01fc78650c2">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_SRC_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a60e1388d34abde8b383ae01fc78650c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fb1ea3b6cdfcd6a4e14a090f7378c2f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2fb1ea3b6cdfcd6a4e14a090f7378c2f">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_DM2MCU_VBUSM_GASKET_MCU_0_EDC_CTRL_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_DM2MCU_VBUSM_GASKET_MCU_0_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2fb1ea3b6cdfcd6a4e14a090f7378c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cb3148208298a2cbac1223702eebdf4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6cb3148208298a2cbac1223702eebdf4">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_EDC_CTRL_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6cb3148208298a2cbac1223702eebdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25a3331272b5c41df67ec62e3201239"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab25a3331272b5c41df67ec62e3201239">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab25a3331272b5c41df67ec62e3201239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8742ca21af3fcac2aaf650172e02f3fd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8742ca21af3fcac2aaf650172e02f3fd">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8742ca21af3fcac2aaf650172e02f3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d4e3c7b5aca576fa7d83c1fc3f3dfc"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a01d4e3c7b5aca576fa7d83c1fc3f3dfc">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a01d4e3c7b5aca576fa7d83c1fc3f3dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9102e7cebf572a513f359b9ccb152e8b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9102e7cebf572a513f359b9ccb152e8b">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9102e7cebf572a513f359b9ccb152e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c6e0cad369f9baefaa64d7ca64fc6b5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4c6e0cad369f9baefaa64d7ca64fc6b5">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4c6e0cad369f9baefaa64d7ca64fc6b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8b36ea2f120b451bbd525f1c51d25b7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa8b36ea2f120b451bbd525f1c51d25b7">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa8b36ea2f120b451bbd525f1c51d25b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e7d998c18852bfc769ea17e3ad137ba"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6e7d998c18852bfc769ea17e3ad137ba">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6e7d998c18852bfc769ea17e3ad137ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ae074aa8bac34630ee372287416d1f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a43ae074aa8bac34630ee372287416d1f">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a43ae074aa8bac34630ee372287416d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a0acceef1975939d679d1b82837a10"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae7a0acceef1975939d679d1b82837a10">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae7a0acceef1975939d679d1b82837a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91dd0d2ca228cd309c0aaf91e84e59f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af91dd0d2ca228cd309c0aaf91e84e59f">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_1_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_1_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af91dd0d2ca228cd309c0aaf91e84e59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8760fbc127dabcfb072b6a34760bb366"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8760fbc127dabcfb072b6a34760bb366">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8760fbc127dabcfb072b6a34760bb366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa94cfcc871ce1783c9d2b027a6378d5e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa94cfcc871ce1783c9d2b027a6378d5e">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa94cfcc871ce1783c9d2b027a6378d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8766a4e34f9cbb590364b5dc3343b8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6e8766a4e34f9cbb590364b5dc3343b8">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6e8766a4e34f9cbb590364b5dc3343b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a01e8038eb36e246bceb8e50a82291"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a32a01e8038eb36e246bceb8e50a82291">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a32a01e8038eb36e246bceb8e50a82291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebd4cb29b84f533417a1b20ead5fcf7b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aebd4cb29b84f533417a1b20ead5fcf7b">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aebd4cb29b84f533417a1b20ead5fcf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19614eda407f499b86318af5992aa620"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a19614eda407f499b86318af5992aa620">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a19614eda407f499b86318af5992aa620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a325424bc136f8830d1825891bba39858"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a325424bc136f8830d1825891bba39858">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a325424bc136f8830d1825891bba39858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f68735577335014a82de10f8faea6c5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8f68735577335014a82de10f8faea6c5">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8f68735577335014a82de10f8faea6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4e969ff934999524e993b1faac5636"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3f4e969ff934999524e993b1faac5636">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_M2P_BRIDGE_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_M2P_BRIDGE_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3f4e969ff934999524e993b1faac5636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7cb32b9683c7a0d142a6d7457c0d85"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5d7cb32b9683c7a0d142a6d7457c0d85">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_M2P_BRIDGE_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_M2P_BRIDGE_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5d7cb32b9683c7a0d142a6d7457c0d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202c4b6f771f4b4916ba4ceeeac9c388"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a202c4b6f771f4b4916ba4ceeeac9c388">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a202c4b6f771f4b4916ba4ceeeac9c388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b47cc78b5a1343c4e2fb92c5fd4446"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a12b47cc78b5a1343c4e2fb92c5fd4446">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a12b47cc78b5a1343c4e2fb92c5fd4446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34b00797b7e3568aa1bef8e18d861b4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af34b00797b7e3568aa1bef8e18d861b4">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af34b00797b7e3568aa1bef8e18d861b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8b1a8ab728236bacab2238e9459e02e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad8b1a8ab728236bacab2238e9459e02e">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad8b1a8ab728236bacab2238e9459e02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1874e9aefdafde2e3307eaf28a1e4274"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1874e9aefdafde2e3307eaf28a1e4274">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1874e9aefdafde2e3307eaf28a1e4274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e4615168ae92cb90c3cad2cbac6259"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae2e4615168ae92cb90c3cad2cbac6259">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae2e4615168ae92cb90c3cad2cbac6259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff53df829e8200acecba34ca419f2df"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7ff53df829e8200acecba34ca419f2df">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_INT_DMSC_SCR_AM62A_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_INT_DMSC_SCR_AM62A_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7ff53df829e8200acecba34ca419f2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae119263c4f1c19e393962f55754d464c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae119263c4f1c19e393962f55754d464c">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae119263c4f1c19e393962f55754d464c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d6cd67ca829f502e331ffddf0592d5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a19d6cd67ca829f502e331ffddf0592d5">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ERR_SCR_AM62A_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ERR_SCR_AM62A_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a19d6cd67ca829f502e331ffddf0592d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a303da8a9fa8fc2b81078350d9fd77344"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a303da8a9fa8fc2b81078350d9fd77344">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a303da8a9fa8fc2b81078350d9fd77344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8bbede468133819aec5d293b9ee218c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac8bbede468133819aec5d293b9ee218c">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac8bbede468133819aec5d293b9ee218c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904e3793765a7e090b34919a634d5366"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a904e3793765a7e090b34919a634d5366">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a904e3793765a7e090b34919a634d5366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1691e06f0fdf3d67be38eef144222cdf"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1691e06f0fdf3d67be38eef144222cdf">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1691e06f0fdf3d67be38eef144222cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67c68d728524fbe77ca4bc6575e35ea"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae67c68d728524fbe77ca4bc6575e35ea">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#abfab7bf2d49b4b6d883f720fdcc8f7db">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ae67c68d728524fbe77ca4bc6575e35ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5cf7d8c3111e0e027a7107821fec7af"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab5cf7d8c3111e0e027a7107821fec7af">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab5cf7d8c3111e0e027a7107821fec7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e9366ccf0d75e3d53395bb6519510a5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1e9366ccf0d75e3d53395bb6519510a5">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PKTDMA_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PKTDMA_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1e9366ccf0d75e3d53395bb6519510a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3bf6fc6510cf3e5f0dab174e4c22b3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2f3bf6fc6510cf3e5f0dab174e4c22b3">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_INTAGGR_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_INTAGGR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2f3bf6fc6510cf3e5f0dab174e4c22b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f74e8f33e5d71f4a93bd9e97c985b77"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4f74e8f33e5d71f4a93bd9e97c985b77">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4f74e8f33e5d71f4a93bd9e97c985b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ed826caafa391c002d5e14c76fd766"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a65ed826caafa391c002d5e14c76fd766">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_1_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a65ed826caafa391c002d5e14c76fd766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334c755d040c50dfb0b594d5089d0a56"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a334c755d040c50dfb0b594d5089d0a56">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_SEC_PROXY_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_SEC_PROXY_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a334c755d040c50dfb0b594d5089d0a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcf39655af0cfbba5a0d7dcb539e3923"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afcf39655af0cfbba5a0d7dcb539e3923">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afcf39655af0cfbba5a0d7dcb539e3923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1aa018048364bc7a70a7c03a0ea232"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5a1aa018048364bc7a70a7c03a0ea232">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5a1aa018048364bc7a70a7c03a0ea232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e141e66f36b1c38ab5c6c84252d8f5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a77e141e66f36b1c38ab5c6c84252d8f5">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_VD2GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a77e141e66f36b1c38ab5c6c84252d8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ffd3b19bc41e6d3b7d0734a3aeca1f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af4ffd3b19bc41e6d3b7d0734a3aeca1f">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_MSRAM_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_MSRAM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af4ffd3b19bc41e6d3b7d0734a3aeca1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2552953a0db2ca064f249b14e4a13827"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2552953a0db2ca064f249b14e4a13827">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2552953a0db2ca064f249b14e4a13827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01ca270962f69c2224305ed858878e9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af01ca270962f69c2224305ed858878e9">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af01ca270962f69c2224305ed858878e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae009dd0c21c7e4f26bed32579bfbd0f1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae009dd0c21c7e4f26bed32579bfbd0f1">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ae009dd0c21c7e4f26bed32579bfbd0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af478b1f3e1816bf96d5c301b37036e2b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af478b1f3e1816bf96d5c301b37036e2b">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af478b1f3e1816bf96d5c301b37036e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d6a7e2e4eff8708055860d77d880c21"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6d6a7e2e4eff8708055860d77d880c21">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6d6a7e2e4eff8708055860d77d880c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa0f2aec0eb0ad56e7cc5d1e2281c9d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5aa0f2aec0eb0ad56e7cc5d1e2281c9d">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5aa0f2aec0eb0ad56e7cc5d1e2281c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674b6b7193064129d50b970dfd7b6fe5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a674b6b7193064129d50b970dfd7b6fe5">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a674b6b7193064129d50b970dfd7b6fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6b8f26a7849766e7da43069a24ed52f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac6b8f26a7849766e7da43069a24ed52f">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac6b8f26a7849766e7da43069a24ed52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb89d7369cb86f2dd07aac207147e94e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afb89d7369cb86f2dd07aac207147e94e">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afb89d7369cb86f2dd07aac207147e94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe9e7d2c9ad05a12a522a86a39f8af31"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#abe9e7d2c9ad05a12a522a86a39f8af31">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:abe9e7d2c9ad05a12a522a86a39f8af31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dbd51829dc7df259f49907d3c760710"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9dbd51829dc7df259f49907d3c760710">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9dbd51829dc7df259f49907d3c760710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca580486f3c1e5dbf416094aebce860"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6ca580486f3c1e5dbf416094aebce860">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6ca580486f3c1e5dbf416094aebce860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c3cf0c28b4527996209fe6bb91554a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad6c3cf0c28b4527996209fe6bb91554a">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad6c3cf0c28b4527996209fe6bb91554a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdf1952ddb0a1d85693a732935a27bef"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afdf1952ddb0a1d85693a732935a27bef">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CFG_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CFG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afdf1952ddb0a1d85693a732935a27bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa0946d86500fd6fe2ed226ba4e8753"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6fa0946d86500fd6fe2ed226ba4e8753">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6fa0946d86500fd6fe2ed226ba4e8753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534f833121a393a53c158ff78b0fb0c5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a534f833121a393a53c158ff78b0fb0c5">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a534f833121a393a53c158ff78b0fb0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0889842149ad4ff69150a2ca091a248e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0889842149ad4ff69150a2ca091a248e">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0889842149ad4ff69150a2ca091a248e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7688f3c4e5c8660c11bf4b6e326bf3c7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7688f3c4e5c8660c11bf4b6e326bf3c7">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7688f3c4e5c8660c11bf4b6e326bf3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7bf84b1f9c491024d7581c8e72cf66"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6d7bf84b1f9c491024d7581c8e72cf66">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6d7bf84b1f9c491024d7581c8e72cf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2feae793676b28f6057eec129843e56e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2feae793676b28f6057eec129843e56e">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2feae793676b28f6057eec129843e56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22919a466141527091e8346e650f150a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a22919a466141527091e8346e650f150a">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_VD2GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a22919a466141527091e8346e650f150a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a490db69e59a4ebf43f1ff9de212a367a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a490db69e59a4ebf43f1ff9de212a367a">SDL_SA3_SS0_SA3SS_AM62A_SA_UL_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ae86f4bb014bc37f901fb9f0ec37aaae0">SDL_SA3_SS0_SA3SS_AM62A_SA_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a490db69e59a4ebf43f1ff9de212a367a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb16da8485acf237920492bc843648a0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adb16da8485acf237920492bc843648a0">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_CTRL_MMR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_CTRL_MMR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:adb16da8485acf237920492bc843648a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc523b35408fbece66ef3ee696db0e6b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acc523b35408fbece66ef3ee696db0e6b">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_CTRL_MMR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_CTRL_MMR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acc523b35408fbece66ef3ee696db0e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07af7742de65c494ba900d927fa5de7e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a07af7742de65c494ba900d927fa5de7e">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_PLL_MMR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_PLL_MMR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a07af7742de65c494ba900d927fa5de7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ef6b27569074aa56a8f2f0f741f6864"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4ef6b27569074aa56a8f2f0f741f6864">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4ef6b27569074aa56a8f2f0f741f6864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2baae7d0bb6f5673599e3edf3a6e28aa"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2baae7d0bb6f5673599e3edf3a6e28aa">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2baae7d0bb6f5673599e3edf3a6e28aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79fdb1b5e532d7a06e2baefa3fee02d5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a79fdb1b5e532d7a06e2baefa3fee02d5">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_2_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a79fdb1b5e532d7a06e2baefa3fee02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d8ad39267ca8126da3b65277c4cd85b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2d8ad39267ca8126da3b65277c4cd85b">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_ISAM62A_DM2WS_VBUSM_GASKET_MCU_0_EDC_CTRL_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_ISAM62A_DM2WS_VBUSM_GASKET_MCU_0_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2d8ad39267ca8126da3b65277c4cd85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6fe2427da0d6728f9864cc2ce9b2e2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ada6fe2427da0d6728f9864cc2ce9b2e2">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ada6fe2427da0d6728f9864cc2ce9b2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20139a5fe8aaf8031bc5f6eb87a93b39"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a20139a5fe8aaf8031bc5f6eb87a93b39">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a20139a5fe8aaf8031bc5f6eb87a93b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5317b15f72396c469646761fa3ef40da"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5317b15f72396c469646761fa3ef40da">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5317b15f72396c469646761fa3ef40da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a889b708a16c45947d045eb2b01f928c8"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a889b708a16c45947d045eb2b01f928c8">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a889b708a16c45947d045eb2b01f928c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f52bcec704e1ddef8f9bb5c38facc76"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4f52bcec704e1ddef8f9bb5c38facc76">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4f52bcec704e1ddef8f9bb5c38facc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a038271e97f7598fd06c542d78bf4bd2f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a038271e97f7598fd06c542d78bf4bd2f">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a038271e97f7598fd06c542d78bf4bd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e2035139c1667800ff864cdbe30b0e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af7e2035139c1667800ff864cdbe30b0e">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ERR_SCR_AM62A_WKUP_SAFE_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ERR_SCR_AM62A_WKUP_SAFE_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af7e2035139c1667800ff864cdbe30b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2328dc06dacbb3daa16339b5e2767a1b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2328dc06dacbb3daa16339b5e2767a1b">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2328dc06dacbb3daa16339b5e2767a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46f11a63266e9c9dc111c39ac2d1348"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad46f11a63266e9c9dc111c39ac2d1348">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad46f11a63266e9c9dc111c39ac2d1348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d42aa064ff6687829cbfa46b8bc3dc3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6d42aa064ff6687829cbfa46b8bc3dc3">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6d42aa064ff6687829cbfa46b8bc3dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72486a29c5c5988437115502e7fd8654"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a72486a29c5c5988437115502e7fd8654">SDL_WKUP_R5FSS0_PULSAR_UL_CPU0_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a3ffd497184128785681cf43f42b31149">SDL_WKUP_R5FSS0_PULSAR_UL_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a72486a29c5c5988437115502e7fd8654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5254cfc0e336458ed0efb4f450bbc855"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5254cfc0e336458ed0efb4f450bbc855">SDL_SMS0_SMS_HSM_ECC_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#af4e8d01d2c80a4fe75fca1995d3464e9">SDL_SMS0_SMS_HSM_ECC_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a5254cfc0e336458ed0efb4f450bbc855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071774dc696b0b8d4299440b707a142b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a071774dc696b0b8d4299440b707a142b">SDL_SMS0_SMS_HSM_ECC_ISRAM0_BUSECC_groupEntries</a> [SDL_SMS0_SMS_HSM_ECC_ISRAM0_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a071774dc696b0b8d4299440b707a142b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b830ecc0f026d83d8dbab8e9cc2640f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7b830ecc0f026d83d8dbab8e9cc2640f">SDL_SMS0_SMS_HSM_ECC_ISRAM1_BUSECC_groupEntries</a> [SDL_SMS0_SMS_HSM_ECC_ISRAM1_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7b830ecc0f026d83d8dbab8e9cc2640f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310d9b9d924516fdba381bf5eef7b2bb"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a310d9b9d924516fdba381bf5eef7b2bb">SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_groupEntries</a> [SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a310d9b9d924516fdba381bf5eef7b2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660781f0b810fb146da097cae7193d2b"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a660781f0b810fb146da097cae7193d2b">SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_groupEntries</a> [SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a660781f0b810fb146da097cae7193d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b6dfd59530fef2aee4dc1640cefe392"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2b6dfd59530fef2aee4dc1640cefe392">SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_SMS_HSM_SCR_SCR_SMS_HSM_CBASS_SMS_HSM_SCR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_SMS_HSM_SCR_SCR_SMS_HSM_CBASS_SMS_HSM_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2b6dfd59530fef2aee4dc1640cefe392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2faf391e4f57e5d702928defa771326d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2faf391e4f57e5d702928defa771326d">SDL_SMS0_SMS_HSM_ECC_SMS_HSM_RAT_EDC_CTRL_BUSECC_groupEntries</a> [SDL_SMS0_SMS_HSM_ECC_SMS_HSM_RAT_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2faf391e4f57e5d702928defa771326d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8c397069ca823b575bce7dffc03874"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5e8c397069ca823b575bce7dffc03874">SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries</a> [SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5e8c397069ca823b575bce7dffc03874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9afb67823198907f3ed99b191c62f2"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acc9afb67823198907f3ed99b191c62f2">SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_INT_DMSC_SCR_SMS_HSM_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_INT_DMSC_SCR_SMS_HSM_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acc9afb67823198907f3ed99b191c62f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b14aabef2cd7b9787aec1b2f2b92513"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4b14aabef2cd7b9787aec1b2f2b92513">SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_groupEntries</a> [SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4b14aabef2cd7b9787aec1b2f2b92513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab1454d1ed0a20b78630b47e9e1f243"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aeab1454d1ed0a20b78630b47e9e1f243">SDL_SMS0_SMS_HSM_ECC_SMS_HSM_WWRTI_CM_EDC_CTRL_BUSECC_groupEntries</a> [SDL_SMS0_SMS_HSM_ECC_SMS_HSM_WWRTI_CM_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aeab1454d1ed0a20b78630b47e9e1f243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad44e84ce149fac36a49b539b162e23a0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad44e84ce149fac36a49b539b162e23a0">SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_groupEntries</a> [SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad44e84ce149fac36a49b539b162e23a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ae5874d38842fd842ee8ea896ccd568"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8ae5874d38842fd842ee8ea896ccd568">SDL_SMS0_SMS_TIFS_ECC_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a6fe1f0aca8dd52b3fdf442fe54175bc6">SDL_SMS0_SMS_TIFS_ECC_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a8ae5874d38842fd842ee8ea896ccd568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33eeb972e2e0e7838abfe16104d5652"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa33eeb972e2e0e7838abfe16104d5652">SDL_SMS0_SMS_TIFS_ECC_ISRAM0_BUSECC_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_ISRAM0_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa33eeb972e2e0e7838abfe16104d5652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fdedbabf2c2fd2172b55ec311571042"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3fdedbabf2c2fd2172b55ec311571042">SDL_SMS0_SMS_TIFS_ECC_ISRAM1_BUSECC_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_ISRAM1_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3fdedbabf2c2fd2172b55ec311571042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363ab52efd154a0d0e796d971ddfa123"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a363ab52efd154a0d0e796d971ddfa123">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_0_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a363ab52efd154a0d0e796d971ddfa123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5135fbcaf359820f5d4ec289c0c5e5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7b5135fbcaf359820f5d4ec289c0c5e5">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_1_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7b5135fbcaf359820f5d4ec289c0c5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec91b6a9d45f7bb31037edc9437ea7ca"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aec91b6a9d45f7bb31037edc9437ea7ca">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_2_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_2_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aec91b6a9d45f7bb31037edc9437ea7ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86704dafaa334ccc67fcf25fa9c60a71"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a86704dafaa334ccc67fcf25fa9c60a71">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a86704dafaa334ccc67fcf25fa9c60a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed60274846aa8618baea43f91710ebf"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4ed60274846aa8618baea43f91710ebf">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4ed60274846aa8618baea43f91710ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee226806c2affdeb98d02ac481d1ffaa"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aee226806c2affdeb98d02ac481d1ffaa">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_EDC_CTRL_BUSECC_0_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aee226806c2affdeb98d02ac481d1ffaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5720b22b3d97ebd57683455f4e5f9b10"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5720b22b3d97ebd57683455f4e5f9b10">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_EDC_CTRL_BUSECC_1_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5720b22b3d97ebd57683455f4e5f9b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac458afb05b6d8a7e000d92eda41cb953"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac458afb05b6d8a7e000d92eda41cb953">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_RAT_EDC_CTRL_BUSECC_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_RAT_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac458afb05b6d8a7e000d92eda41cb953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad64767063f4ab5009cb549fb77e98de"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aad64767063f4ab5009cb549fb77e98de">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aad64767063f4ab5009cb549fb77e98de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1892beed31b90cbd21b05f2b2ca043dd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1892beed31b90cbd21b05f2b2ca043dd">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_INT_DMSC_SCR_SMS_TIFS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_INT_DMSC_SCR_SMS_TIFS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a1892beed31b90cbd21b05f2b2ca043dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657475275cdce8a75fe44d293e75b4e3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a657475275cdce8a75fe44d293e75b4e3">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a657475275cdce8a75fe44d293e75b4e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea1322bb623d8c7d8d87d4e675b2265"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adea1322bb623d8c7d8d87d4e675b2265">SDL_SMS0_SMS_TIFS_ECC_SMS_FWMGR_CBASS_SMS_SCR_SCR_SMS_FWMGR_CBASS_SMS_SCR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_FWMGR_CBASS_SMS_SCR_SCR_SMS_FWMGR_CBASS_SMS_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:adea1322bb623d8c7d8d87d4e675b2265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42fcdfaf6ffa4825f5dc1d71e331f57f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a42fcdfaf6ffa4825f5dc1d71e331f57f">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a42fcdfaf6ffa4825f5dc1d71e331f57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1a020e14ca8d244fbf5c63e3180825"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7d1a020e14ca8d244fbf5c63e3180825">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a7d1a020e14ca8d244fbf5c63e3180825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5984a66041d9e6b08daf28f7e7fc3717"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5984a66041d9e6b08daf28f7e7fc3717">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CM_EDC_CTRL_BUSECC_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CM_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5984a66041d9e6b08daf28f7e7fc3717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cf47d02fc27e1aeffa6808ed6a49c51"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3cf47d02fc27e1aeffa6808ed6a49c51">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_SEC_CM_EDC_CTRL_BUSECC_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_SEC_CM_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3cf47d02fc27e1aeffa6808ed6a49c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb3a5523a2c5cde01c02e1a2506c154"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#affb3a5523a2c5cde01c02e1a2506c154">SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_groupEntries</a> [SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:affb3a5523a2c5cde01c02e1a2506c154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03bac9e9db35102a222df850e0a79cb7"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a03bac9e9db35102a222df850e0a79cb7">SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a0a015810ed7db72c37b807040447d6b6">SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a03bac9e9db35102a222df850e0a79cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae353f22eae8ce04bd58c6eaad77ae8f1"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae353f22eae8ce04bd58c6eaad77ae8f1">SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_LDC0_KSDW_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a0cabd06f2106e472937cdd48dc598be2">SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_LDC0_KSDW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ae353f22eae8ce04bd58c6eaad77ae8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea96ee5d9d854d87de7f16b11e171a18"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aea96ee5d9d854d87de7f16b11e171a18">SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_VISS0_KSDW_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#afcc301d746561b2e1fad7c7d3517ade5">SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_VISS0_KSDW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aea96ee5d9d854d87de7f16b11e171a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af252e1b824d72602277c58c748288fe9"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af252e1b824d72602277c58c748288fe9">SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_RMST_SRC_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_RMST_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af252e1b824d72602277c58c748288fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06d8aa587fea9fcaec041e65d87b39a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad06d8aa587fea9fcaec041e65d87b39a">SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_SLV_DST_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_SLV_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad06d8aa587fea9fcaec041e65d87b39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36d58839ba67ace13030042f93c2b591"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a36d58839ba67ace13030042f93c2b591">SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_WMST_SRC_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_WMST_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a36d58839ba67ace13030042f93c2b591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c86f911ce882ca4b8ff9df906d31cba"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5c86f911ce882ca4b8ff9df906d31cba">SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_DST_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5c86f911ce882ca4b8ff9df906d31cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4bae963cacbc438c3fd82e3b6060829"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab4bae963cacbc438c3fd82e3b6060829">SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_SRC_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab4bae963cacbc438c3fd82e3b6060829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6342e9ac2f0164e9b5f297982aca2b35"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6342e9ac2f0164e9b5f297982aca2b35">SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_DST_BUSECC_groupEntries</a> [SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6342e9ac2f0164e9b5f297982aca2b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda4b0d820e5a2523ddeec9330ec0cdd"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afda4b0d820e5a2523ddeec9330ec0cdd">SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afda4b0d820e5a2523ddeec9330ec0cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3fe58d6ea17361c7575592672b09370"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ae3fe58d6ea17361c7575592672b09370">SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a69d530ca3281c5141bf066cb255936cf">SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ae3fe58d6ea17361c7575592672b09370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9436ad433b994ea335c757162951978a"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9436ad433b994ea335c757162951978a">SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_AC71_PMC_WRAP_PMC_PMC_MEMWRAP_EDC_CTRL_PARITY_0_groupEntries</a> [SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_AC71_PMC_WRAP_PMC_PMC_MEMWRAP_EDC_CTRL_PARITY_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9436ad433b994ea335c757162951978a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521f3a2d4d3e267741533df08138a0a0"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a521f3a2d4d3e267741533df08138a0a0">SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_TAG_CTL_TOP_DMC_TAG_CTL_EDC_CTRL_0_groupEntries</a> [SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_TAG_CTL_TOP_DMC_TAG_CTL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a521f3a2d4d3e267741533df08138a0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9888e780965311063bc07e6bfbe7a2ee"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9888e780965311063bc07e6bfbe7a2ee">SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_DATA_RTN_DMC_DATA_RTN_EDC_CTRL_0_groupEntries</a> [SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_DATA_RTN_DMC_DATA_RTN_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9888e780965311063bc07e6bfbe7a2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbed57ab9d49acbb0436a51ff3317f6f"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afbed57ab9d49acbb0436a51ff3317f6f">SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_QUEUE_CMD_EDC_CTRL_0_groupEntries</a> [SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_QUEUE_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:afbed57ab9d49acbb0436a51ff3317f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b9c469ca6b1f49db92488b01700629"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a04b9c469ca6b1f49db92488b01700629">SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_RD_BUFFER_CMD_EDC_CTRL_0_groupEntries</a> [SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_RD_BUFFER_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a04b9c469ca6b1f49db92488b01700629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c0f08ae9db3415720e95204c0050e3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad9c0f08ae9db3415720e95204c0050e3">SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_CH_LOGIC_RING_MEM_RING_EDC_CTRL_0_groupEntries</a> [SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_CH_LOGIC_RING_MEM_RING_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad9c0f08ae9db3415720e95204c0050e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad41c7ae25cf3f167b16c5201deeddcb6"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad41c7ae25cf3f167b16c5201deeddcb6">SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_UMC_WRAP_C7XV_EL2_C7XV_EL2_CORE_C7XV_EL2_EDC_CTL_0_groupEntries</a> [SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_UMC_WRAP_C7XV_EL2_C7XV_EL2_CORE_C7XV_EL2_EDC_CTL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad41c7ae25cf3f167b16c5201deeddcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfaa4ab1add3b1b260293b244fd0f63"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2cfaa4ab1add3b1b260293b244fd0f63">SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ab58c0c57dcb82e665ca4755a28cec6d6">SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a2cfaa4ab1add3b1b260293b244fd0f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ce6156757105f77a9a4f90e3ee2f14"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a90ce6156757105f77a9a4f90e3ee2f14">SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a033988fd4280cc0ae7fdead5423d66ab">SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a90ce6156757105f77a9a4f90e3ee2f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2a80a5f0c7a6276055e83de5a2977d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afb2a80a5f0c7a6276055e83de5a2977d">SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a7ffe36fb972ef262012df207203b3834">SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:afb2a80a5f0c7a6276055e83de5a2977d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95f89f8799dc849879703b212cb65c19"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a95f89f8799dc849879703b212cb65c19">SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ad60346b48e9b835adf18ed3398da7142">SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a95f89f8799dc849879703b212cb65c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab536df632b494b23f1c2be5e0f447968"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab536df632b494b23f1c2be5e0f447968">SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_DM_CLK_1_CLK_EDC_CTRL_CBASS_INT_DM_CLK_1_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_DM_CLK_1_CLK_EDC_CTRL_CBASS_INT_DM_CLK_1_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab536df632b494b23f1c2be5e0f447968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fb11d42b4d8a0f604c24395e5a3118"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab8fb11d42b4d8a0f604c24395e5a3118">SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_DM_CLK_4_CLK_EDC_CTRL_CBASS_INT_DM_CLK_4_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_DM_CLK_4_CLK_EDC_CTRL_CBASS_INT_DM_CLK_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ab8fb11d42b4d8a0f604c24395e5a3118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ddd8e8882667af79b54f78a2789e82c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5ddd8e8882667af79b54f78a2789e82c">SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5ddd8e8882667af79b54f78a2789e82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9b3ea8afe6d0727fbcd7ac4446191d"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acc9b3ea8afe6d0727fbcd7ac4446191d">SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:acc9b3ea8afe6d0727fbcd7ac4446191d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76a98003711d10fcada6dab3d566daee"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a76a98003711d10fcada6dab3d566daee">SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a76a98003711d10fcada6dab3d566daee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8ec20599cad9eb3bb2a36172196d6c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9c8ec20599cad9eb3bb2a36172196d6c">SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9c8ec20599cad9eb3bb2a36172196d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbbe9d063e7f9396752a88bffdeb4d59"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#adbbe9d063e7f9396752a88bffdeb4d59">SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:adbbe9d063e7f9396752a88bffdeb4d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6451b40294775146382f6b71d1f3aa1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac6451b40294775146382f6b71d1f3aa1">SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac6451b40294775146382f6b71d1f3aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8f814b516a0d59fe51c6fd62b18b0e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5c8f814b516a0d59fe51c6fd62b18b0e">SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a5c8f814b516a0d59fe51c6fd62b18b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa581dc316cad78aa80f60fa7a0ace0f3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa581dc316cad78aa80f60fa7a0ace0f3">SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</a> [SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa581dc316cad78aa80f60fa7a0ace0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0c84a5c4cfb99512f0a8521ab690e0c"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa0c84a5c4cfb99512f0a8521ab690e0c">SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_groupEntries</a> [SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aa0c84a5c4cfb99512f0a8521ab690e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a372a304536534d5859989b6acb79138c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a372a304536534d5859989b6acb79138c">SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a3b5245dded52af75b634eaf62b19a0cc">SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a372a304536534d5859989b6acb79138c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0d64c5ad62e0fc54847b99cf2c5e16"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9c0d64c5ad62e0fc54847b99cf2c5e16">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#aa4e7b7ed1cbf0891662a1d008b476d65">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a9c0d64c5ad62e0fc54847b99cf2c5e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05112a2aaa06605bec8b9d6bda37ba4"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad05112a2aaa06605bec8b9d6bda37ba4">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ad05112a2aaa06605bec8b9d6bda37ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac79b3f12d564e4ce0a3485be4deaf5e"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aac79b3f12d564e4ce0a3485be4deaf5e">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a1ec0280b73dfdd94b6b8bf20e93d1a63">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aac79b3f12d564e4ce0a3485be4deaf5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add47b4ed45d3e04c80a5357280366959"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#add47b4ed45d3e04c80a5357280366959">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a56448d86d3f1064151c4a17c7b9481ba">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:add47b4ed45d3e04c80a5357280366959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7acb86d1ef0d2f0756bb8e0cc0bd6bb3"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7acb86d1ef0d2f0756bb8e0cc0bd6bb3">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE2_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ae40dfca45dfff1077c87f382c694b78a">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE2_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a7acb86d1ef0d2f0756bb8e0cc0bd6bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e3846d36cb12cb9ebaef0800916077"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad3e3846d36cb12cb9ebaef0800916077">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE3_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#aa6eb16900419f14673e3a7e4b5e695e2">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE3_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ad3e3846d36cb12cb9ebaef0800916077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8315f1019be33a4525a399b01fb97d1"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac8315f1019be33a4525a399b01fb97d1">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a8fd9a8798300881c6e81be30fc115013">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ac8315f1019be33a4525a399b01fb97d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ef92b06ae056ffe87c2fc6b2c066f5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a49ef92b06ae056ffe87c2fc6b2c066f5">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ab74ea2803a1cf18358e617b47fb5a131">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:a49ef92b06ae056ffe87c2fc6b2c066f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5b4719e1217e24b4c15c6301e398f5"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6f5b4719e1217e24b4c15c6301e398f5">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6f5b4719e1217e24b4c15c6301e398f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83042fde3d06de7eea9f9d31fca3ba8"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa83042fde3d06de7eea9f9d31fca3ba8">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#ab4c30da4b8b510dbb2191d178143143b">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aa83042fde3d06de7eea9f9d31fca3ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d019e9dcea9e3aa8257388d3d71c2e7"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8d019e9dcea9e3aa8257388d3d71c2e7">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a8d019e9dcea9e3aa8257388d3d71c2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd25ada0b977d826d075bf9bc253703"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#afcd25ada0b977d826d075bf9bc253703">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_MemEntries</a> [<a class="el" href="sdl__ecc__soc_8h.html#a39c6375c082ac7adba8c10c6a43ab629">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:afcd25ada0b977d826d075bf9bc253703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e0863a5be09ccfc93120377b8aa32f3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a9e0863a5be09ccfc93120377b8aa32f3">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_HSM_CLK_1_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_1_BUSECC_groupEntries</a> [SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_HSM_CLK_1_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_1_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a9e0863a5be09ccfc93120377b8aa32f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f7ddcd833ddbbea2ebaee84823219fe"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0f7ddcd833ddbbea2ebaee84823219fe">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_groupEntries</a> [SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0f7ddcd833ddbbea2ebaee84823219fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076e8465c6ae8e74fb30d67589f6317e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a076e8465c6ae8e74fb30d67589f6317e">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_groupEntries</a> [SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a076e8465c6ae8e74fb30d67589f6317e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6b09637ef470f0f1a2b9d9193540a3"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2a6b09637ef470f0f1a2b9d9193540a3">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_IPCSS_CBASS_HSM_CLK_2_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_2_BUSECC_groupEntries</a> [SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_IPCSS_CBASS_HSM_CLK_2_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_2_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a2a6b09637ef470f0f1a2b9d9193540a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6b7d43b790f0fa4d7cf2d9f8be3aa7e"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac6b7d43b790f0fa4d7cf2d9f8be3aa7e">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_HSM_CLK_2_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_2_BUSECC_groupEntries</a> [SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_HSM_CLK_2_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_2_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ac6b7d43b790f0fa4d7cf2d9f8be3aa7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce28e9bed8ddb9693bfd321778c5ce1"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3ce28e9bed8ddb9693bfd321778c5ce1">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a3ce28e9bed8ddb9693bfd321778c5ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f770541d73baafd2650e46e28581bbf"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4f770541d73baafd2650e46e28581bbf">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a4f770541d73baafd2650e46e28581bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba446172e5ed357d4ae0534486799e72"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aba446172e5ed357d4ae0534486799e72">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aba446172e5ed357d4ae0534486799e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecca73d73b7dac4df5ec3cf028002c26"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aecca73d73b7dac4df5ec3cf028002c26">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_DST_BUSECC_groupEntries</a> [SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:aecca73d73b7dac4df5ec3cf028002c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd16c9019d3f289a4b98004fddc0772"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a6bd16c9019d3f289a4b98004fddc0772">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_SRC_BUSECC_groupEntries</a> [SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a6bd16c9019d3f289a4b98004fddc0772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0acd07fc395d9c78ff88381021ba60bf"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0acd07fc395d9c78ff88381021ba60bf">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_DST_BUSECC_groupEntries</a> [SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:a0acd07fc395d9c78ff88381021ba60bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8193e46b71bd92e138882faf20ec941"><td class="memItemLeft" align="right" valign="top">static const SDL_GrpChkConfig_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af8193e46b71bd92e138882faf20ec941">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_SRC_BUSECC_groupEntries</a> [SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:af8193e46b71bd92e138882faf20ec941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08ccefa9a3a1304a44bc19ca3a18c41"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac08ccefa9a3a1304a44bc19ca3a18c41">SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_RamIdTable</a> [SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ac08ccefa9a3a1304a44bc19ca3a18c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acea47df8daac71057ddae12c19f4b657"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acea47df8daac71057ddae12c19f4b657">SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RamIdTable</a> [SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:acea47df8daac71057ddae12c19f4b657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0473da06e7b16db993da36bdae6a3ef5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0473da06e7b16db993da36bdae6a3ef5">SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_RamIdTable</a> [SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a0473da06e7b16db993da36bdae6a3ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad459d26e5afdacc7e5823ed9772f27d4"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad459d26e5afdacc7e5823ed9772f27d4">SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_RamIdTable</a> [SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ad459d26e5afdacc7e5823ed9772f27d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a558df5a9ab9ab1b70a311e0c80e99be6"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a558df5a9ab9ab1b70a311e0c80e99be6">SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_RamIdTable</a> [SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a558df5a9ab9ab1b70a311e0c80e99be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7d245802c367f241389a96935134b1"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aab7d245802c367f241389a96935134b1">SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_RamIdTable</a> [SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_NUM_RAMS]</td></tr>
<tr class="separator:aab7d245802c367f241389a96935134b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a7861d49b321629eaae6a5c2a322ada"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7a7861d49b321629eaae6a5c2a322ada">SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RamIdTable</a> [SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a7a7861d49b321629eaae6a5c2a322ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20dca3c0530def2f53bc687a3634bebf"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a20dca3c0530def2f53bc687a3634bebf">SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_RamIdTable</a> [SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_NUM_RAMS]</td></tr>
<tr class="separator:a20dca3c0530def2f53bc687a3634bebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bc65cb88aacc4bd6f2a4b1ccde70f4a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3bc65cb88aacc4bd6f2a4b1ccde70f4a">SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RamIdTable</a> [SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a3bc65cb88aacc4bd6f2a4b1ccde70f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09aea97b16414c3266fe0b3ece4b9ba4"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a09aea97b16414c3266fe0b3ece4b9ba4">SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_RamIdTable</a> [SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a09aea97b16414c3266fe0b3ece4b9ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c939071cbca6e1e94ffac38728183eb"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a8c939071cbca6e1e94ffac38728183eb">SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RamIdTable</a> [SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a8c939071cbca6e1e94ffac38728183eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d871bd17ea8a7d7cadbcb187de7d977"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a0d871bd17ea8a7d7cadbcb187de7d977">SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RamIdTable</a> [SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a0d871bd17ea8a7d7cadbcb187de7d977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1298c446c1c9e24316fa47af059e5bbd"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1298c446c1c9e24316fa47af059e5bbd">SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_RamIdTable</a> [SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a1298c446c1c9e24316fa47af059e5bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1685de20a78b00de180685c0a8719f86"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1685de20a78b00de180685c0a8719f86">SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_RamIdTable</a> [SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a1685de20a78b00de180685c0a8719f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa42822aff23a87383a4340182ab7202a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa42822aff23a87383a4340182ab7202a">SDL_DMASS0_DMSS_AM62A_ECCAGGR_RamIdTable</a> [SDL_DMASS0_DMSS_AM62A_ECCAGGR_NUM_RAMS]</td></tr>
<tr class="separator:aa42822aff23a87383a4340182ab7202a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93269eaa7fe2d69299e1b84bef59d019"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a93269eaa7fe2d69299e1b84bef59d019">SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RamIdTable</a> [SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a93269eaa7fe2d69299e1b84bef59d019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a5eaeca316084b056fd952e9ab7ff5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a56a5eaeca316084b056fd952e9ab7ff5">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable</a> [SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS]</td></tr>
<tr class="separator:a56a5eaeca316084b056fd952e9ab7ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc734955cb68d471344b9238c29026f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#acdc734955cb68d471344b9238c29026f">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable</a> [SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS]</td></tr>
<tr class="separator:acdc734955cb68d471344b9238c29026f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea5ad2f3f5e6dbdb22a6dd30b319e04"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a1ea5ad2f3f5e6dbdb22a6dd30b319e04">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable</a> [SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS]</td></tr>
<tr class="separator:a1ea5ad2f3f5e6dbdb22a6dd30b319e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6edc6611c0aa4804d10780f3d8b32be"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af6edc6611c0aa4804d10780f3d8b32be">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable</a> [SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS]</td></tr>
<tr class="separator:af6edc6611c0aa4804d10780f3d8b32be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e2d9c90ee24939f7e27ae7827b87a4"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a26e2d9c90ee24939f7e27ae7827b87a4">SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_RamIdTable</a> [SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_NUM_RAMS]</td></tr>
<tr class="separator:a26e2d9c90ee24939f7e27ae7827b87a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499e4f5522d8d9f8f745e96989d80942"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a499e4f5522d8d9f8f745e96989d80942">SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_RamIdTable</a> [SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_NUM_RAMS]</td></tr>
<tr class="separator:a499e4f5522d8d9f8f745e96989d80942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c669640e5403480e70fc37e0cd04fc3"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4c669640e5403480e70fc37e0cd04fc3">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_RamIdTable</a> [SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a4c669640e5403480e70fc37e0cd04fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfcb860df58cc89072c60febbb0564c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a2bfcb860df58cc89072c60febbb0564c">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_RamIdTable</a> [SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_NUM_RAMS]</td></tr>
<tr class="separator:a2bfcb860df58cc89072c60febbb0564c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45f888f0c0ae99db9cc40ffe3fee216"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab45f888f0c0ae99db9cc40ffe3fee216">SDL_SA3_SS0_SA3SS_AM62A_SA_UL_ECC_AGGR_RamIdTable</a> [SDL_SA3_SS0_SA3SS_AM62A_SA_UL_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ab45f888f0c0ae99db9cc40ffe3fee216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c1d757296a4d8fad5c0426eaa82f606"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3c1d757296a4d8fad5c0426eaa82f606">SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_RamIdTable</a> [SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a3c1d757296a4d8fad5c0426eaa82f606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab696664d11737110d66dc83322f5176c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab696664d11737110d66dc83322f5176c">SDL_WKUP_R5FSS0_PULSAR_UL_CPU0_ECC_AGGR_RamIdTable</a> [SDL_WKUP_R5FSS0_PULSAR_UL_CPU0_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ab696664d11737110d66dc83322f5176c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f223ec49db3ecb5c589e2953ed29346"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5f223ec49db3ecb5c589e2953ed29346">SDL_SMS0_SMS_HSM_ECC_RamIdTable</a> [SDL_SMS0_SMS_HSM_ECC_NUM_RAMS]</td></tr>
<tr class="separator:a5f223ec49db3ecb5c589e2953ed29346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87aa97b850d6068980c7d178f6a24294"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a87aa97b850d6068980c7d178f6a24294">SDL_SMS0_SMS_TIFS_ECC_RamIdTable</a> [SDL_SMS0_SMS_TIFS_ECC_NUM_RAMS]</td></tr>
<tr class="separator:a87aa97b850d6068980c7d178f6a24294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07e0483a848d7b2f1987686ce4eec03"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ab07e0483a848d7b2f1987686ce4eec03">SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_RamIdTable</a> [SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ab07e0483a848d7b2f1987686ce4eec03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25fc0646095058382c9be94a69797e67"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a25fc0646095058382c9be94a69797e67">SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_LDC0_KSDW_ECC_AGGR_RamIdTable</a> [SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_LDC0_KSDW_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a25fc0646095058382c9be94a69797e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29f7344dd0dec327c0b6caccb4d8030b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a29f7344dd0dec327c0b6caccb4d8030b">SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_VISS0_KSDW_ECC_AGGR_RamIdTable</a> [SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_VISS0_KSDW_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a29f7344dd0dec327c0b6caccb4d8030b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d2b225aa560e3b76482b366a79397d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a07d2b225aa560e3b76482b366a79397d">SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_RamIdTable</a> [SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a07d2b225aa560e3b76482b366a79397d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e274a61a913585ad229efbbaca4965"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a67e274a61a913585ad229efbbaca4965">SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_RamIdTable</a> [SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a67e274a61a913585ad229efbbaca4965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f556b9cbad2a67996f5f30e5bd4f493"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a3f556b9cbad2a67996f5f30e5bd4f493">SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RamIdTable</a> [SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a3f556b9cbad2a67996f5f30e5bd4f493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7202c39942b206561e4ceff1a4be287d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a7202c39942b206561e4ceff1a4be287d">SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RamIdTable</a> [SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a7202c39942b206561e4ceff1a4be287d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a82933bfea25077765cfcf38c8dc42"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af7a82933bfea25077765cfcf38c8dc42">SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_RamIdTable</a> [SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:af7a82933bfea25077765cfcf38c8dc42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d5f12cb6191e04b2165837e60255e0"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af0d5f12cb6191e04b2165837e60255e0">SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_RamIdTable</a> [SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_NUM_RAMS]</td></tr>
<tr class="separator:af0d5f12cb6191e04b2165837e60255e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d74cf041468dbddb47424dc1663dfa"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a43d74cf041468dbddb47424dc1663dfa">SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_RamIdTable</a> [SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a43d74cf041468dbddb47424dc1663dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f9b442cdc1485e91270e709385e04a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#af3f9b442cdc1485e91270e709385e04a">SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_RamIdTable</a> [SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_NUM_RAMS]</td></tr>
<tr class="separator:af3f9b442cdc1485e91270e709385e04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3acbc7295f671498fc9d6961f8a533c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ad3acbc7295f671498fc9d6961f8a533c">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ad3acbc7295f671498fc9d6961f8a533c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4710491c430532d26763bcd7e08caf9c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a4710491c430532d26763bcd7e08caf9c">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_NUM_RAMS]</td></tr>
<tr class="separator:a4710491c430532d26763bcd7e08caf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1742bd33ce2c553c230dce3a113824"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ace1742bd33ce2c553c230dce3a113824">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_NUM_RAMS]</td></tr>
<tr class="separator:ace1742bd33ce2c553c230dce3a113824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a993ee65c231b8aab63e179eea416666a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a993ee65c231b8aab63e179eea416666a">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE2_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE2_NUM_RAMS]</td></tr>
<tr class="separator:a993ee65c231b8aab63e179eea416666a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081b4a4fafde26295ac1a5015369c5f9"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a081b4a4fafde26295ac1a5015369c5f9">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE3_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE3_NUM_RAMS]</td></tr>
<tr class="separator:a081b4a4fafde26295ac1a5015369c5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c604e5e5c04bd247167aa85441e6ad"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a32c604e5e5c04bd247167aa85441e6ad">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_NUM_RAMS]</td></tr>
<tr class="separator:a32c604e5e5c04bd247167aa85441e6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac96fe060474d4ce3b3bc91bafe2abfc3"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#ac96fe060474d4ce3b3bc91bafe2abfc3">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ac96fe060474d4ce3b3bc91bafe2abfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5468f76747b32fa5548f3cd2aa9ac644"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a5468f76747b32fa5548f3cd2aa9ac644">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a5468f76747b32fa5548f3cd2aa9ac644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255430c0e3888ba01e76657ef0c2179d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a255430c0e3888ba01e76657ef0c2179d">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_RamIdTable</a> [SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:a255430c0e3888ba01e76657ef0c2179d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa637a9b781a6f9e5ebd8249e300988f1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#aa637a9b781a6f9e5ebd8249e300988f1">SDL_ECC_aggrBaseAddressTable</a> [<a class="el" href="sdl__ecc__soc_8h.html#a311bcd98ec974395e948fd5dad2c7212">SDL_ECC_Base_Address_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:aa637a9b781a6f9e5ebd8249e300988f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159d56ecc0ab0e8be9b20ff60c1775c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a159d56ecc0ab0e8be9b20ff60c1775c1">SDL_ECC_aggrTransBaseAddressTable</a> [SDL_ECC_MEMTYPE_MAX]</td></tr>
<tr class="separator:a159d56ecc0ab0e8be9b20ff60c1775c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fae1e03f03a64513c52ca6572f372a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__EccAggrEntry__t.html">SDL_EccAggrEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sdl__ecc__soc_8h.html#a50fae1e03f03a64513c52ca6572f372a">SDL_ECC_aggrTable</a> [SDL_ECC_MEMTYPE_MAX]</td></tr>
<tr class="separator:a50fae1e03f03a64513c52ca6572f372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2cd18ac3c30d47d7a104bdca83df41d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd18ac3c30d47d7a104bdca83df41d1">&#9670;&nbsp;</a></span>SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac863567d15e6109262bc3cab87681978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac863567d15e6109262bc3cab87681978">&#9670;&nbsp;</a></span>SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe1381f93c597bf17756a1c522f531ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe1381f93c597bf17756a1c522f531ef">&#9670;&nbsp;</a></span>SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a8ebe9cde57efea607c74e0b3895b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a8ebe9cde57efea607c74e0b3895b65">&#9670;&nbsp;</a></span>SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d91ae8804ba6ae3e0fc8fc793253524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d91ae8804ba6ae3e0fc8fc793253524">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc2a2d942cb501018dfab0aa860ffc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc2a2d942cb501018dfab0aa860ffc4">&#9670;&nbsp;</a></span>SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3880207815e0f747c779c4631743c9f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3880207815e0f747c779c4631743c9f0">&#9670;&nbsp;</a></span>SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac204956baa3d0c9d11a147bb63cdb804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac204956baa3d0c9d11a147bb63cdb804">&#9670;&nbsp;</a></span>SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe024a9ab160feba11aa2afce6e44dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe024a9ab160feba11aa2afce6e44dd5">&#9670;&nbsp;</a></span>SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae89cfb2dd28c67ac251ba0bb57fdc144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae89cfb2dd28c67ac251ba0bb57fdc144">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbf6e689b76eb6d2adee51a401b97277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf6e689b76eb6d2adee51a401b97277">&#9670;&nbsp;</a></span>SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94533f0387df57114292ed3714df356c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94533f0387df57114292ed3714df356c">&#9670;&nbsp;</a></span>SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad872a132a17336936b01a0f3bb14d1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad872a132a17336936b01a0f3bb14d1ce">&#9670;&nbsp;</a></span>SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78b783b8e66c1346bcbc03cc07d70791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78b783b8e66c1346bcbc03cc07d70791">&#9670;&nbsp;</a></span>SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a600727d61cea61a9ac38b3d2b003cab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a600727d61cea61a9ac38b3d2b003cab8">&#9670;&nbsp;</a></span>SDL_DMASS0_DMSS_AM62A_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_DMASS0_DMSS_AM62A_ECCAGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca2c6a844d825c3a4f134176b69939b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca2c6a844d825c3a4f134176b69939b2">&#9670;&nbsp;</a></span>SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaa6dad107f8ee3784945bd7be3aa33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaa6dad107f8ee3784945bd7be3aa33d">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a014089d32986518238a85af084e3c3b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a014089d32986518238a85af084e3c3b1">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6be853ba5fc91afa325b40698c3cc50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6be853ba5fc91afa325b40698c3cc50">&#9670;&nbsp;</a></span>SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5fac2372c058a2c0055a42c8ca864f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5fac2372c058a2c0055a42c8ca864f2">&#9670;&nbsp;</a></span>SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e5af4714c1dbec7ba3201209f70a626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e5af4714c1dbec7ba3201209f70a626">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f801a6afcfb81f1ad460fc46166132f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f801a6afcfb81f1ad460fc46166132f">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a332d4a574ea3b430b1ed722661d93bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a332d4a574ea3b430b1ed722661d93bb8">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfab7bf2d49b4b6d883f720fdcc8f7db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfab7bf2d49b4b6d883f720fdcc8f7db">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae86f4bb014bc37f901fb9f0ec37aaae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae86f4bb014bc37f901fb9f0ec37aaae0">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_SA_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SA3_SS0_SA3SS_AM62A_SA_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2660d4a4efb11cc9d876c9e355aeaa63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2660d4a4efb11cc9d876c9e355aeaa63">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ffd497184128785681cf43f42b31149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ffd497184128785681cf43f42b31149">&#9670;&nbsp;</a></span>SDL_WKUP_R5FSS0_PULSAR_UL_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_WKUP_R5FSS0_PULSAR_UL_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4e8d01d2c80a4fe75fca1995d3464e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4e8d01d2c80a4fe75fca1995d3464e9">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_HSM_ECC_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SMS0_SMS_HSM_ECC_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fe1f0aca8dd52b3fdf442fe54175bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe1f0aca8dd52b3fdf442fe54175bc6">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_SMS0_SMS_TIFS_ECC_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a015810ed7db72c37b807040447d6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a015810ed7db72c37b807040447d6b6">&#9670;&nbsp;</a></span>SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cabd06f2106e472937cdd48dc598be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cabd06f2106e472937cdd48dc598be2">&#9670;&nbsp;</a></span>SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_LDC0_KSDW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_LDC0_KSDW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcc301d746561b2e1fad7c7d3517ade5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcc301d746561b2e1fad7c7d3517ade5">&#9670;&nbsp;</a></span>SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_VISS0_KSDW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_VISS0_KSDW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(62U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af707c33758213fc1c9faee84b3f58500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af707c33758213fc1c9faee84b3f58500">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69d530ca3281c5141bf066cb255936cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69d530ca3281c5141bf066cb255936cf">&#9670;&nbsp;</a></span>SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab58c0c57dcb82e665ca4755a28cec6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab58c0c57dcb82e665ca4755a28cec6d6">&#9670;&nbsp;</a></span>SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a033988fd4280cc0ae7fdead5423d66ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a033988fd4280cc0ae7fdead5423d66ab">&#9670;&nbsp;</a></span>SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ffe36fb972ef262012df207203b3834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ffe36fb972ef262012df207203b3834">&#9670;&nbsp;</a></span>SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad60346b48e9b835adf18ed3398da7142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad60346b48e9b835adf18ed3398da7142">&#9670;&nbsp;</a></span>SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad36edfa46a5d7bf379cec8a21ac7faf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad36edfa46a5d7bf379cec8a21ac7faf2">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b5245dded52af75b634eaf62b19a0cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b5245dded52af75b634eaf62b19a0cc">&#9670;&nbsp;</a></span>SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4e7b7ed1cbf0891662a1d008b476d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e7b7ed1cbf0891662a1d008b476d65">&#9670;&nbsp;</a></span>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ec0280b73dfdd94b6b8bf20e93d1a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec0280b73dfdd94b6b8bf20e93d1a63">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56448d86d3f1064151c4a17c7b9481ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56448d86d3f1064151c4a17c7b9481ba">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae40dfca45dfff1077c87f382c694b78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae40dfca45dfff1077c87f382c694b78a">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE2_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE2_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6eb16900419f14673e3a7e4b5e695e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6eb16900419f14673e3a7e4b5e695e2">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE3_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE3_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fd9a8798300881c6e81be30fc115013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fd9a8798300881c6e81be30fc115013">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab74ea2803a1cf18358e617b47fb5a131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab74ea2803a1cf18358e617b47fb5a131">&#9670;&nbsp;</a></span>SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4c30da4b8b510dbb2191d178143143b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c30da4b8b510dbb2191d178143143b">&#9670;&nbsp;</a></span>SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39c6375c082ac7adba8c10c6a43ab629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39c6375c082ac7adba8c10c6a43ab629">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a311bcd98ec974395e948fd5dad2c7212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a311bcd98ec974395e948fd5dad2c7212">&#9670;&nbsp;</a></span>SDL_ECC_Base_Address_TOTAL_ENTRIES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDL_ECC_Base_Address_TOTAL_ENTRIES&#160;&#160;&#160;(49U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="aa787ae9a221732f1c90183eef401ef35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa787ae9a221732f1c90183eef401ef35">&#9670;&nbsp;</a></span>SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a2cd18ac3c30d47d7a104bdca83df41d1">SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_AM62A_PSC_CHFW_CBASS_DST_FW_CH_VBUSP_TABLE_RAM_ID, 0u,</div>
<div class="line">      SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_AM62A_PSC_CHFW_CBASS_DST_FW_CH_VBUSP_TABLE_RAM_SIZE, 10u,</div>
<div class="line">      SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_AM62A_PSC_CHFW_CBASS_DST_FW_CH_VBUSP_TABLE_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md589"></a>
This structure holds the memory config for each memory subtype SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="ac882ce855d0ff67a1a7b4d47edb9b292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac882ce855d0ff67a1a7b4d47edb9b292">&#9670;&nbsp;</a></span>SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ac863567d15e6109262bc3cab87681978">SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_RAM_ID, 0x0000000000u,</div>
<div class="line">      SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md590"></a>
This structure holds the memory config for each memory subtype SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR</h2>

</div>
</div>
<a id="af2fd626c9b17f97dd48d061d2f9244bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2fd626c9b17f97dd48d061d2f9244bd">&#9670;&nbsp;</a></span>SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#abe1381f93c597bf17756a1c522f531ef">SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_RAM_ID, 0x0000900000u,</div>
<div class="line">      SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md591"></a>
This structure holds the memory config for each memory subtype SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR</h2>

</div>
</div>
<a id="a97bf42dafcbb6f1e18f81a9ac1be4496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97bf42dafcbb6f1e18f81a9ac1be4496">&#9670;&nbsp;</a></span>SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a3a8ebe9cde57efea607c74e0b3895b65">SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_MSRAM2KX256E_MSRAM0_ECC0_RAM_ID, 0x0043C40000u,</div>
<div class="line">      SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_MSRAM2KX256E_MSRAM0_ECC0_RAM_SIZE, 32u,</div>
<div class="line">      SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_MSRAM2KX256E_MSRAM0_ECC0_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md592"></a>
This structure holds the memory config for each memory subtype SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR</h2>

</div>
</div>
<a id="a2fb70ffe22acdf74525cbbff6e2594fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fb70ffe22acdf74525cbbff6e2594fe">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md593"></a>
SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="a8c78171a1b4d71ece94ed2a6cf622e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c78171a1b4d71ece94ed2a6cf622e98">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md594"></a>
SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a3c04613b4465de95b02cb8cb564a55d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c04613b4465de95b02cb8cb564a55d9">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md595"></a>
SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a1539ebedadccbcf9fe670a1831f20b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1539ebedadccbcf9fe670a1831f20b94">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_groupEntries[SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md596"></a>
SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="a10329a7598a9622f462be657b1a88130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10329a7598a9622f462be657b1a88130">&#9670;&nbsp;</a></span>SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#accc2a2d942cb501018dfab0aa860ffc4">SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_CFG_CONFIG_RAM_ID, 0u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_CFG_CONFIG_RAM_SIZE, 11u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_CFG_CONFIG_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_CFG_STATE_RAM_ID, 0u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_CFG_STATE_RAM_SIZE, 50u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_CFG_STATE_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_RPCFIFO_F0_RAM_ID, 0u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_RPCFIFO_F0_RAM_SIZE, 16u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_RPCFIFO_F0_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_RPCFIFO_F1_RAM_ID, 0u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_RPCFIFO_F1_RAM_SIZE, 16u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_RPCFIFO_F1_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_RPCFIFO_WC_RAM_ID, 0u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_RPCFIFO_WC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_RPCFIFO_WC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_STATS_STSR0_RAM_ID, 0u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_STATS_STSR0_RAM_SIZE, 12u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_STATS_STSR0_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_RINGOCC_CNTR_RAM_ID, 0u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_RINGOCC_CNTR_RAM_SIZE, 4u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_BCDMA_RINGOCC_CNTR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_INTAGGR_STATREG_SR_SPRAM_8X128_SWW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_INTAGGR_STATREG_SR_SPRAM_8X128_SWW_SR_RAM_SIZE, 16u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_INTAGGR_STATREG_SR_SPRAM_8X128_SWW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_INTAGGR_COMMON_IM_TPRAM_153X34_SWW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_INTAGGR_COMMON_IM_TPRAM_153X34_SWW_SR_RAM_SIZE, 5u,</div>
<div class="line">      SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_DMSS_CSI_AM62A_INTAGGR_COMMON_IM_TPRAM_153X34_SWW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md597"></a>
This structure holds the memory config for each memory subtype SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR</h2>

</div>
</div>
<a id="a25a4f92c781eb2588c2519679297b5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a4f92c781eb2588c2519679297b5a1">&#9670;&nbsp;</a></span>SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a3880207815e0f747c779c4631743c9f0">SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x79140000u,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md598"></a>
This structure holds the memory config for each memory subtype SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="a358ea1210b27a417e062cfa33aa74b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a358ea1210b27a417e062cfa33aa74b36">&#9670;&nbsp;</a></span>SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_groupEntries[SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md599"></a>
SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a36bbacdb2de1bfd23c96a40437583ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36bbacdb2de1bfd23c96a40437583ad8">&#9670;&nbsp;</a></span>SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md600"></a>
SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="a06ea1a8f368ee934eb052dd9dcb982cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ea1a8f368ee934eb052dd9dcb982cc">&#9670;&nbsp;</a></span>SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_groupEntries[SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_5_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md601"></a>
SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="aaedf7eef45b88b356d6834ba8c7866fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaedf7eef45b88b356d6834ba8c7866fd">&#9670;&nbsp;</a></span>SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries[SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md602"></a>
SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="ac726adf44eede2b0574eb9f024021a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac726adf44eede2b0574eb9f024021a4a">&#9670;&nbsp;</a></span>SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_groupEntries[SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_2_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md603"></a>
SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a7d64d75c266e8276ad17e0e78f35b91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d64d75c266e8276ad17e0e78f35b91c">&#9670;&nbsp;</a></span>SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md604"></a>
SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a5ff79812a2d73bc4e01185fbef2d97bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ff79812a2d73bc4e01185fbef2d97bf">&#9670;&nbsp;</a></span>SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#afe024a9ab160feba11aa2afce6e44dd5">SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_RAM_ID, 0u,</div>
<div class="line">      SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_RAM_SIZE, 4u,</div>
<div class="line">      SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md605"></a>
This structure holds the memory config for each memory subtype SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="aa740d840faf090b7673aa74bbbf59f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa740d840faf090b7673aa74bbbf59f98">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ae89cfb2dd28c67ac251ba0bb57fdc144">SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md606"></a>
This structure holds the memory config for each memory subtype SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR</h2>

</div>
</div>
<a id="a0a2436139924c81fea627be70e06d2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a2436139924c81fea627be70e06d2b7">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_CPU0_VBUSM2AXI_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_CPU0_VBUSM2AXI_EDC_groupEntries[SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_CPU0_VBUSM2AXI_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md607"></a>
SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_CPU0_VBUSM2AXI_EDC RAM ID</h2>

</div>
</div>
<a id="a95f0c226d31b90b3fbaf3eeec2928847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95f0c226d31b90b3fbaf3eeec2928847">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_MEM_MST0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_MEM_MST0_EDC_CTRL_0_groupEntries[SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_MEM_MST0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md608"></a>
SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_MEM_MST0_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a4c46baa2f533d9f479b15c5a70ab32c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c46baa2f533d9f479b15c5a70ab32c0">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_0_groupEntries[SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md609"></a>
SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_PULSAR_AHB2VBUSP_CPU0_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a143432f4a511d033d50185d5058aba56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a143432f4a511d033d50185d5058aba56">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_SCRP_EDC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_SCRP_EDC_groupEntries[SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_SCRP_EDC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md610"></a>
SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_SCRP_EDC RAM ID</h2>

</div>
</div>
<a id="afc3bbdd17308eac461e75ed8f440c073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc3bbdd17308eac461e75ed8f440c073">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_CFG_SCRP_P_SCR1_SCR_PULSAR_ULS_CPU0_CFG_SCRP_P_SCR1_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_CFG_SCRP_P_SCR1_SCR_PULSAR_ULS_CPU0_CFG_SCRP_P_SCR1_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_CFG_SCRP_P_SCR1_SCR_PULSAR_ULS_CPU0_CFG_SCRP_P_SCR1_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md611"></a>
SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_CFG_SCRP_P_SCR1_SCR_PULSAR_ULS_CPU0_CFG_SCRP_P_SCR1_SCR_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a91537f0343967b4b4e4a094c9c9ee3a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91537f0343967b4b4e4a094c9c9ee3a3">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md612"></a>
SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_PULSAR_ULS_CPU0_ECC_AGGR_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="a56a13ef951e8bb7027d17bc460ebcf0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56a13ef951e8bb7027d17bc460ebcf0e">&#9670;&nbsp;</a></span>SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#acbf6e689b76eb6d2adee51a401b97277">SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_ALE_RAM_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_ALE_RAM_RAM_SIZE, 71u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_ALE_RAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL1_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL1_RAM_SIZE, 32u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL1_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL2_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL2_RAM_SIZE, 32u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL2_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL3_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL3_RAM_SIZE, 32u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL3_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL4_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL4_RAM_SIZE, 32u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL4_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL5_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL5_RAM_SIZE, 32u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL5_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL6_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL6_RAM_SIZE, 32u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_CPSW_3GU_CORE_ECC_ECC_CTRL6_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_EST_RAM_RAM_ID, 0u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_EST_RAM_RAM_SIZE, 4u,</div>
<div class="line">      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_EST_RAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md613"></a>
This structure holds the memory config for each memory subtype SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR</h2>

</div>
</div>
<a id="a966275d1fc5e23175c91093cf206d603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a966275d1fc5e23175c91093cf206d603">&#9670;&nbsp;</a></span>SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a94533f0387df57114292ed3714df356c">SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x79100000u,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md614"></a>
This structure holds the memory config for each memory subtype SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="a686e61bbe8b855ef852cb2ab6ca84aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a686e61bbe8b855ef852cb2ab6ca84aa1">&#9670;&nbsp;</a></span>SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_groupEntries[SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md615"></a>
SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="aeedc3ae67b9c74fcbbad8499c9305b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeedc3ae67b9c74fcbbad8499c9305b1b">&#9670;&nbsp;</a></span>SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md616"></a>
SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="ad53113ced03c00e68197cfcc02d8d18f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53113ced03c00e68197cfcc02d8d18f">&#9670;&nbsp;</a></span>SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ad872a132a17336936b01a0f3bb14d1ce">SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_ICB_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_ICB_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_ICB_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">    { SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_ITE_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_ITE_RAMECC_RAM_SIZE, 8u,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_ITE_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">    { SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_LPI_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_LPI_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_LPI_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md617"></a>
This structure holds the memory config for each memory subtype SDL_GICSS0_GIC500SS_1_4_ECC_AGGR</h2>

</div>
</div>
<a id="af247781b11340e8c9e9dce25c6b1b6d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af247781b11340e8c9e9dce25c6b1b6d1">&#9670;&nbsp;</a></span>SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md618"></a>
SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="a56998d52535fd1e56aeb7bef51214c1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56998d52535fd1e56aeb7bef51214c1a">&#9670;&nbsp;</a></span>SDL_DMASS0_DMSS_AM62A_ECCAGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_DMASS0_DMSS_AM62A_ECCAGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a600727d61cea61a9ac38b3d2b003cab8">SDL_DMASS0_DMSS_AM62A_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md619"></a>
This structure holds the memory config for each memory subtype SDL_DMASS0_DMSS_AM62A_ECCAGGR</h2>

</div>
</div>
<a id="acd24e562bad1f2bf485cf7604a0e4561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd24e562bad1f2bf485cf7604a0e4561">&#9670;&nbsp;</a></span>SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#aca2c6a844d825c3a4f134176b69939b2">SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RX_SHIM_DMA_PSIL_FIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RX_SHIM_DMA_PSIL_FIFO_RAM_SIZE, 18u,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RX_SHIM_DMA_PSIL_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER0_FIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER0_FIFO_RAM_SIZE, 6u,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER0_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER1_FIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER1_FIFO_RAM_SIZE, 6u,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER1_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER2_FIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER2_FIFO_RAM_SIZE, 6u,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER2_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER3_FIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER3_FIFO_RAM_SIZE, 6u,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_RAM_WRAPPER3_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP0_VP_FIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP0_VP_FIFO_RAM_SIZE, 5u,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP0_VP_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP1_VP_FIFO_RAM_ID, 0u,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP1_VP_FIFO_RAM_SIZE, 5u,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_VP1_VP_FIFO_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md620"></a>
This structure holds the memory config for each memory subtype SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR</h2>

</div>
</div>
<a id="ae627b9ac9bb9301be120f80159da4481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae627b9ac9bb9301be120f80159da4481">&#9670;&nbsp;</a></span>SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_groupEntries[SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0_GROUP_1_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md621"></a>
SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_CSI_RX_IF_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="ad3751f66c0bd6d6985a57c814c607a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3751f66c0bd6d6985a57c814c607a22">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#aeaa6dad107f8ee3784945bd7be3aa33d">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_ID, 0u,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_SIZE, 8u,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md622"></a>
This structure holds the memory config for each memory subtype SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM</h2>

</div>
</div>
<a id="ac47c7eaf351d2a4d20c1e57f902c3353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac47c7eaf351d2a4d20c1e57f902c3353">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a014089d32986518238a85af084e3c3b1">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_ID, 0u,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_SIZE, 8u,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md623"></a>
This structure holds the memory config for each memory subtype SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM</h2>

</div>
</div>
<a id="a3b0bce100903296630fc5cafdfe694e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b0bce100903296630fc5cafdfe694e4">&#9670;&nbsp;</a></span>SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ae6be853ba5fc91afa325b40698c3cc50">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_ID, 0u,</div>
<div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_SIZE, 8u,</div>
<div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md624"></a>
This structure holds the memory config for each memory subtype SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM</h2>

</div>
</div>
<a id="ac0168b27b183582c89447b6b3ef1c42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0168b27b183582c89447b6b3ef1c42c">&#9670;&nbsp;</a></span>SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ae5fac2372c058a2c0055a42c8ca864f2">SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_ID, 0u,</div>
<div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_SIZE, 8u,</div>
<div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md625"></a>
This structure holds the memory config for each memory subtype SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM</h2>

</div>
</div>
<a id="a349a0679f2b0795497a118d1590c78bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a349a0679f2b0795497a118d1590c78bf">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a0e5af4714c1dbec7ba3201209f70a626">SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_EMMCSD8SS_SDHC_WRAP_TXMEM_RAM_ID, 0u,</div>
<div class="line">      SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_EMMCSD8SS_SDHC_WRAP_TXMEM_RAM_SIZE, 8u,</div>
<div class="line">      SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_EMMCSD8SS_SDHC_WRAP_TXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md626"></a>
This structure holds the memory config for each memory subtype SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM</h2>

</div>
</div>
<a id="aaf74d5b0613ae845d668e597016b79f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf74d5b0613ae845d668e597016b79f2">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a9f801a6afcfb81f1ad460fc46166132f">SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_EMMCSD8SS_SDHC_WRAP_RXMEM_RAM_ID, 0u,</div>
<div class="line">      SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_EMMCSD8SS_SDHC_WRAP_RXMEM_RAM_SIZE, 8u,</div>
<div class="line">      SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_EMMCSD8SS_SDHC_WRAP_RXMEM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md627"></a>
This structure holds the memory config for each memory subtype SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM</h2>

</div>
</div>
<a id="af7071d42282c67a1381c7d2d5e332669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7071d42282c67a1381c7d2d5e332669">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a332d4a574ea3b430b1ed722661d93bb8">SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_RD_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_RD_RAMECC_RAM_SIZE, 10u,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_RD_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_WR_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_WR_RAMECC_RAM_SIZE, 10u,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_WR_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md628"></a>
This structure holds the memory config for each memory subtype SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR</h2>

</div>
</div>
<a id="a1903abc305b0bab04e8f97add7f20210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1903abc305b0bab04e8f97add7f20210">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_RMST_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_RMST_DST_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_RMST_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md629"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_RMST_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="a6e5456dbd1635bbe125df20f806364f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e5456dbd1635bbe125df20f806364f7">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_SLV_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_SLV_SRC_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_SLV_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md630"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_SLV_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="afb99ed7103987f8540a746ad7ae379f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb99ed7103987f8540a746ad7ae379f7">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_WMST_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_WMST_DST_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_WMST_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md631"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_WMST_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="ad2c51b2bc5a80bab8e8091f82a1b8243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c51b2bc5a80bab8e8091f82a1b8243">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_SRC_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md632"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="a7c5b11b47d782a9c29bdc8244b8570dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c5b11b47d782a9c29bdc8244b8570dd">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_DST_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_DST_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_DST_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_DST_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_DST_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md633"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="a60e1388d34abde8b383ae01fc78650c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60e1388d34abde8b383ae01fc78650c2">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_SRC_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md634"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="a2fb1ea3b6cdfcd6a4e14a090f7378c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fb1ea3b6cdfcd6a4e14a090f7378c2f">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_DM2MCU_VBUSM_GASKET_MCU_0_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_DM2MCU_VBUSM_GASKET_MCU_0_EDC_CTRL_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_DM2MCU_VBUSM_GASKET_MCU_0_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_DM2MCU_VBUSM_GASKET_MCU_0_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_DM2MCU_VBUSM_GASKET_MCU_0_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md635"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_DM2MCU_VBUSM_GASKET_MCU_0_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="a6cb3148208298a2cbac1223702eebdf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cb3148208298a2cbac1223702eebdf4">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_EDC_CTRL_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md636"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="ab25a3331272b5c41df67ec62e3201239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab25a3331272b5c41df67ec62e3201239">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md637"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="a8742ca21af3fcac2aaf650172e02f3fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8742ca21af3fcac2aaf650172e02f3fd">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md638"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="a01d4e3c7b5aca576fa7d83c1fc3f3dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d4e3c7b5aca576fa7d83c1fc3f3dfc">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_11_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC_GROUP_12_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md639"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_0_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_0_CFG_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="a9102e7cebf572a513f359b9ccb152e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9102e7cebf572a513f359b9ccb152e8b">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_11_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC_GROUP_12_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md640"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IMSRAM32KX64E_MCU_1_CFG_P2P_BRIDGE_IMSRAM32KX64E_MCU_1_CFG_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="a4c6e0cad369f9baefaa64d7ca64fc6b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c6e0cad369f9baefaa64d7ca64fc6b5">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_11_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC_GROUP_12_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md641"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_P2P_BRIDGE_IPULSAR_ULS_MCU_0_CPU0_CFG_SLV_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="aa8b36ea2f120b451bbd525f1c51d25b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8b36ea2f120b451bbd525f1c51d25b7">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md642"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="a6e7d998c18852bfc769ea17e3ad137ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e7d998c18852bfc769ea17e3ad137ba">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_SRC_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md643"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_P2P_BRIDGE_ISAM62A_MCU2DM_VBUSM_GASKET_MCU_1_CFG_BRIDGE_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="a43ae074aa8bac34630ee372287416d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ae074aa8bac34630ee372287416d1f">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_11_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_12_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md644"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_MCU_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="ae7a0acceef1975939d679d1b82837a10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7a0acceef1975939d679d1b82837a10">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_11_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC_GROUP_12_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md645"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_P2P_BRIDGE_ISAM62A_MCU_PULSAR_UL_ECC_AGGR_MCU_0_CFG_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="af91dd0d2ca228cd309c0aaf91e84e59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af91dd0d2ca228cd309c0aaf91e84e59f">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_1_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_1_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_1_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md646"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_1_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_1_BUSECC RAM ID</h2>

</div>
</div>
<a id="a8760fbc127dabcfb072b6a34760bb366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8760fbc127dabcfb072b6a34760bb366">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md647"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_2_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_2_BUSECC RAM ID</h2>

</div>
</div>
<a id="aa94cfcc871ce1783c9d2b027a6378d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa94cfcc871ce1783c9d2b027a6378d5e">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md648"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC RAM ID</h2>

</div>
</div>
<a id="a6e8766a4e34f9cbb590364b5dc3343b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e8766a4e34f9cbb590364b5dc3343b8">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md649"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_EDC_CTRL_BUSECC_0 RAM ID</h2>

</div>
</div>
<a id="a32a01e8038eb36e246bceb8e50a82291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a01e8038eb36e246bceb8e50a82291">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md650"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_AM62A_MCU_CBASS_SCRM_64B_CLK1_SCR_EDC_CTRL_BUSECC_1 RAM ID</h2>

</div>
</div>
<a id="aebd4cb29b84f533417a1b20ead5fcf7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebd4cb29b84f533417a1b20ead5fcf7b">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md651"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_EDC_CTRL_BUSECC_0 RAM ID</h2>

</div>
</div>
<a id="a19614eda407f499b86318af5992aa620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19614eda407f499b86318af5992aa620">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md652"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK2_SCR_EDC_CTRL_BUSECC_1 RAM ID</h2>

</div>
</div>
<a id="a325424bc136f8830d1825891bba39858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a325424bc136f8830d1825891bba39858">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md653"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_0 RAM ID</h2>

</div>
</div>
<a id="a8f68735577335014a82de10f8faea6c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f68735577335014a82de10f8faea6c5">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md654"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_AM62A_MCU_CBASS_SCRP_32B_CLK4_SCR_EDC_CTRL_BUSECC_1 RAM ID</h2>

</div>
</div>
<a id="a3f4e969ff934999524e993b1faac5636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f4e969ff934999524e993b1faac5636">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_M2P_BRIDGE_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_M2P_BRIDGE_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_BRIDGE_DST_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_M2P_BRIDGE_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md655"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_M2P_BRIDGE_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_BRIDGE_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="a5d7cb32b9683c7a0d142a6d7457c0d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d7cb32b9683c7a0d142a6d7457c0d85">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_M2P_BRIDGE_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_M2P_BRIDGE_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_BRIDGE_SRC_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_M2P_BRIDGE_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md656"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_M2P_BRIDGE_BR_SCRM_64B_CLK1_TO_SCRP_32B_CLK2_L0_BRIDGE_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="a202c4b6f771f4b4916ba4ceeeac9c388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202c4b6f771f4b4916ba4ceeeac9c388">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md657"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="a12b47cc78b5a1343c4e2fb92c5fd4446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12b47cc78b5a1343c4e2fb92c5fd4446">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_SRC_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md658"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_P2M_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRM_64B_CLK1_L0_BRIDGE_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="af34b00797b7e3568aa1bef8e18d861b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af34b00797b7e3568aa1bef8e18d861b4">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md659"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="ad8b1a8ab728236bacab2238e9459e02e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8b1a8ab728236bacab2238e9459e02e">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_SRC_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md660"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_P2P_BRIDGE_BR_SCRP_32B_CLK2_TO_SCRP_32B_CLK4_L0_BRIDGE_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="a1874e9aefdafde2e3307eaf28a1e4274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1874e9aefdafde2e3307eaf28a1e4274">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md661"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_AM62A_MCU_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="ae2e4615168ae92cb90c3cad2cbac6259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e4615168ae92cb90c3cad2cbac6259">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md662"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_AM62A_MCU_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a7ff53df829e8200acecba34ca419f2df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff53df829e8200acecba34ca419f2df">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_INT_DMSC_SCR_AM62A_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_INT_DMSC_SCR_AM62A_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_INT_DMSC_SCR_AM62A_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md663"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_CBASS_INT_DMSC_SCR_AM62A_MCU_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="ae119263c4f1c19e393962f55754d464c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae119263c4f1c19e393962f55754d464c">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md664"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="a19d6cd67ca829f502e331ffddf0592d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d6cd67ca829f502e331ffddf0592d5">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ERR_SCR_AM62A_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ERR_SCR_AM62A_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ERR_SCR_AM62A_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md665"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ERR_SCR_AM62A_MCU_CBASS_ERR_SCR_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a303da8a9fa8fc2b81078350d9fd77344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a303da8a9fa8fc2b81078350d9fd77344">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md666"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="ac8bbede468133819aec5d293b9ee218c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8bbede468133819aec5d293b9ee218c">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_DST_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md667"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="a904e3793765a7e090b34919a634d5366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a904e3793765a7e090b34919a634d5366">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_SRC_BUSECC_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md668"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_AM62A_MCU_CBASS_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_MCU_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="a1691e06f0fdf3d67be38eef144222cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1691e06f0fdf3d67be38eef144222cdf">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md669"></a>
SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_SAM62A_MCU_MCU_ECC_AGGR_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="ae67c68d728524fbe77ca4bc6575e35ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67c68d728524fbe77ca4bc6575e35ea">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#abfab7bf2d49b4b6d883f720fdcc8f7db">SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md670"></a>
This structure holds the memory config for each memory subtype SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR</h2>

</div>
</div>
<a id="ab5cf7d8c3111e0e027a7107821fec7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5cf7d8c3111e0e027a7107821fec7af">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL_GROUP_5_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md671"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_ECCAGGR_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="a1e9366ccf0d75e3d53395bb6519510a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e9366ccf0d75e3d53395bb6519510a5">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PKTDMA_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PKTDMA_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PKTDMA_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md672"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PKTDMA_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a2f3bf6fc6510cf3e5f0dab174e4c22b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3bf6fc6510cf3e5f0dab174e4c22b3">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_INTAGGR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_INTAGGR_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_INTAGGR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md673"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_INTAGGR_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a4f74e8f33e5d71f4a93bd9e97c985b77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f74e8f33e5d71f4a93bd9e97c985b77">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md674"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a65ed826caafa391c002d5e14c76fd766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65ed826caafa391c002d5e14c76fd766">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_1_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md675"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_RINGACC_EDC_CTRL_1 RAM ID</h2>

</div>
</div>
<a id="a334c755d040c50dfb0b594d5089d0a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a334c755d040c50dfb0b594d5089d0a56">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_SEC_PROXY_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_SEC_PROXY_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_SEC_PROXY_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md676"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_SEC_PROXY_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="afcf39655af0cfbba5a0d7dcb539e3923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcf39655af0cfbba5a0d7dcb539e3923">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md677"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_IPCSS_VBM_DST_M2M_BRIDGE_SRC_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a5a1aa018048364bc7a70a7c03a0ea232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a1aa018048364bc7a70a7c03a0ea232">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md678"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_SCR_SCR_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a77e141e66f36b1c38ab5c6c84252d8f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e141e66f36b1c38ab5c6c84252d8f5">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_VD2GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_VD2GCLK_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_VD2GCLK_EDC_CTRL_0_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_VD2GCLK_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_VD2GCLK_EDC_CTRL_0_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_VD2GCLK_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_VD2GCLK_EDC_CTRL_0_GROUP_2_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md679"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_CBASS_VD2GCLK_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="af4ffd3b19bc41e6d3b7d0734a3aeca1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4ffd3b19bc41e6d3b7d0734a3aeca1f">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_MSRAM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_MSRAM_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_MSRAM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md680"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_IPCSS_MSRAM_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a2552953a0db2ca064f249b14e4a13827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2552953a0db2ca064f249b14e4a13827">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md681"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_SAUL0_PSIL_SAFEG_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="af01ca270962f69c2224305ed858878e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af01ca270962f69c2224305ed858878e9">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md682"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_STRM_SAFEG_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="ae009dd0c21c7e4f26bed32579bfbd0f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae009dd0c21c7e4f26bed32579bfbd0f1">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md683"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_SAFEG_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="af478b1f3e1816bf96d5c301b37036e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af478b1f3e1816bf96d5c301b37036e2b">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md684"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_SAFEG_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a6d6a7e2e4eff8708055860d77d880c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d6a7e2e4eff8708055860d77d880c21">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md685"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PKTDMA_CFGSTRM_BRIDGE_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a5aa0f2aec0eb0ad56e7cc5d1e2281c9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aa0f2aec0eb0ad56e7cc5d1e2281c9d">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md686"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_PSILCFG_CFGSTRM_BRIDGE_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a674b6b7193064129d50b970dfd7b6fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674b6b7193064129d50b970dfd7b6fe5">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md687"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_SAUL0_PSIL_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="ac6b8f26a7849766e7da43069a24ed52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6b8f26a7849766e7da43069a24ed52f">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md688"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PKTDMA_STRM_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="afb89d7369cb86f2dd07aac207147e94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb89d7369cb86f2dd07aac207147e94e">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md689"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PKTDMA_CFGSTRM_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="abe9e7d2c9ad05a12a522a86a39f8af31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe9e7d2c9ad05a12a522a86a39f8af31">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_0_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_0_GROUP_1_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md690"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_EVT_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a9dbd51829dc7df259f49907d3c760710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dbd51829dc7df259f49907d3c760710">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_0_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_0_GROUP_1_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md691"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_CEVT_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a6ca580486f3c1e5dbf416094aebce860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca580486f3c1e5dbf416094aebce860">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_0_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_0_GROUP_1_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md692"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_INTAGGR_MEVT_IN_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="ad6c3cf0c28b4527996209fe6bb91554a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c3cf0c28b4527996209fe6bb91554a">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md693"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_L2P_PSILCFG_CFGSTRM_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="afdf1952ddb0a1d85693a732935a27bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdf1952ddb0a1d85693a732935a27bef">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CFG_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CFG_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CFG_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CFG_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CFG_EDC_CTRL_0_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CFG_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CFG_EDC_CTRL_0_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CFG_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CFG_EDC_CTRL_0_GROUP_2_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md694"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CFG_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a6fa0946d86500fd6fe2ed226ba4e8753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fa0946d86500fd6fe2ed226ba4e8753">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md695"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_DATA_SCR1_SCR_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a534f833121a393a53c158ff78b0fb0c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a534f833121a393a53c158ff78b0fb0c5">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md696"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_RESP_SCR2_SCR_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a0889842149ad4ff69150a2ca091a248e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0889842149ad4ff69150a2ca091a248e">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md697"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_SCR3_SCR_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a7688f3c4e5c8660c11bf4b6e326bf3c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7688f3c4e5c8660c11bf4b6e326bf3c7">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0_GROUP_9_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md698"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_PSILSS_CBASS_ETL_VD2GCLK_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a6d7bf84b1f9c491024d7581c8e72cf66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d7bf84b1f9c491024d7581c8e72cf66">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0_GROUP_6_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md699"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_DMSS_CFG_P2P_BRIDGE_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a2feae793676b28f6057eec129843e56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2feae793676b28f6057eec129843e56e">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md700"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_SCR_SCR_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a22919a466141527091e8346e650f150a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22919a466141527091e8346e650f150a">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_VD2GCLK_EDC_CTRL_0_groupEntries[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_VD2GCLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md701"></a>
SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_DMSS_HSM_CFG_CBASS_VD2GCLK_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a490db69e59a4ebf43f1ff9de212a367a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a490db69e59a4ebf43f1ff9de212a367a">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_SA_UL_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_SA3_SS0_SA3SS_AM62A_SA_UL_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ae86f4bb014bc37f901fb9f0ec37aaae0">SDL_SA3_SS0_SA3SS_AM62A_SA_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md702"></a>
This structure holds the memory config for each memory subtype SDL_SA3_SS0_SA3SS_AM62A_SA_UL_ECC_AGGR</h2>

</div>
</div>
<a id="adb16da8485acf237920492bc843648a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb16da8485acf237920492bc843648a0">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_CTRL_MMR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_CTRL_MMR_EDC_CTRL_BUSECC_0_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_CTRL_MMR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md703"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_CTRL_MMR_EDC_CTRL_BUSECC_0 RAM ID</h2>

</div>
</div>
<a id="acc523b35408fbece66ef3ee696db0e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc523b35408fbece66ef3ee696db0e6b">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_CTRL_MMR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_CTRL_MMR_EDC_CTRL_BUSECC_1_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_CTRL_MMR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md704"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_CTRL_MMR_EDC_CTRL_BUSECC_1 RAM ID</h2>

</div>
</div>
<a id="a07af7742de65c494ba900d927fa5de7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07af7742de65c494ba900d927fa5de7e">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_PLL_MMR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_PLL_MMR_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_PLL_MMR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md705"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_MCU_PLL_MMR_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a4ef6b27569074aa56a8f2f0f741f6864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ef6b27569074aa56a8f2f0f741f6864">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_0_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md706"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_0 RAM ID</h2>

</div>
</div>
<a id="a2baae7d0bb6f5673599e3edf3a6e28aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2baae7d0bb6f5673599e3edf3a6e28aa">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_1_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md707"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_1 RAM ID</h2>

</div>
</div>
<a id="a79fdb1b5e532d7a06e2baefa3fee02d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79fdb1b5e532d7a06e2baefa3fee02d5">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_2_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md708"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62AXX_MCU_PADCFG_CTRL_MMR_EDC_CTRL_BUSECC_2 RAM ID</h2>

</div>
</div>
<a id="a2d8ad39267ca8126da3b65277c4cd85b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8ad39267ca8126da3b65277c4cd85b">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_ISAM62A_DM2WS_VBUSM_GASKET_MCU_0_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_ISAM62A_DM2WS_VBUSM_GASKET_MCU_0_EDC_CTRL_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_ISAM62A_DM2WS_VBUSM_GASKET_MCU_0_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_ISAM62A_DM2WS_VBUSM_GASKET_MCU_0_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_ISAM62A_DM2WS_VBUSM_GASKET_MCU_0_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md709"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_ISAM62A_DM2WS_VBUSM_GASKET_MCU_0_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="ada6fe2427da0d6728f9864cc2ce9b2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada6fe2427da0d6728f9864cc2ce9b2e2">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_11_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC_GROUP_12_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md710"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM62A_WKUP_SAFE_CBASS_WKUP_0_CBASS_ERR_SLV_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="a20139a5fe8aaf8031bc5f6eb87a93b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20139a5fe8aaf8031bc5f6eb87a93b39">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_11_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC_GROUP_12_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md711"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_WKUP_SAFE_ECC_AGGR_WKUP_0_CFG_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="a5317b15f72396c469646761fa3ef40da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5317b15f72396c469646761fa3ef40da">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md712"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC RAM ID</h2>

</div>
</div>
<a id="a889b708a16c45947d045eb2b01f928c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a889b708a16c45947d045eb2b01f928c8">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md713"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_EDC_CTRL_BUSECC_0 RAM ID</h2>

</div>
</div>
<a id="a4f52bcec704e1ddef8f9bb5c38facc76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f52bcec704e1ddef8f9bb5c38facc76">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md714"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_AM62A_WKUP_SAFE_CBASS_SCRP_SAFE_CLK4_SCR_EDC_CTRL_BUSECC_1 RAM ID</h2>

</div>
</div>
<a id="a038271e97f7598fd06c542d78bf4bd2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a038271e97f7598fd06c542d78bf4bd2f">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md715"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_AM62A_WKUP_SAFE_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="af7e2035139c1667800ff864cdbe30b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7e2035139c1667800ff864cdbe30b0e">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ERR_SCR_AM62A_WKUP_SAFE_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ERR_SCR_AM62A_WKUP_SAFE_CBASS_ERR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ERR_SCR_AM62A_WKUP_SAFE_CBASS_ERR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md716"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ERR_SCR_AM62A_WKUP_SAFE_CBASS_ERR_SCR_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a2328dc06dacbb3daa16339b5e2767a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2328dc06dacbb3daa16339b5e2767a1b">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md717"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="ad46f11a63266e9c9dc111c39ac2d1348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad46f11a63266e9c9dc111c39ac2d1348">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md718"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_AM62A_WKUP_SAFE_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2P_BRIDGE_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="a6d42aa064ff6687829cbfa46b8bc3dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d42aa064ff6687829cbfa46b8bc3dc3">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_groupEntries[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md719"></a>
SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_SAM62A_WKUP_SAFE_ECC_AGGR_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="a72486a29c5c5988437115502e7fd8654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72486a29c5c5988437115502e7fd8654">&#9670;&nbsp;</a></span>SDL_WKUP_R5FSS0_PULSAR_UL_CPU0_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_WKUP_R5FSS0_PULSAR_UL_CPU0_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a3ffd497184128785681cf43f42b31149">SDL_WKUP_R5FSS0_PULSAR_UL_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md720"></a>
This structure holds the memory config for each memory subtype SDL_WKUP_R5FSS0_PULSAR_UL_CPU0_ECC_AGGR</h2>

</div>
</div>
<a id="a5254cfc0e336458ed0efb4f450bbc855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5254cfc0e336458ed0efb4f450bbc855">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_HSM_ECC_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_SMS0_SMS_HSM_ECC_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#af4e8d01d2c80a4fe75fca1995d3464e9">SDL_SMS0_SMS_HSM_ECC_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_ISRAM0_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_ISRAM0_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_ISRAM0_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_ISRAM1_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_ISRAM1_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_ISRAM1_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md721"></a>
This structure holds the memory config for each memory subtype SDL_SMS0_SMS_HSM_ECC</h2>

</div>
</div>
<a id="a071774dc696b0b8d4299440b707a142b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071774dc696b0b8d4299440b707a142b">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_HSM_ECC_ISRAM0_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_HSM_ECC_ISRAM0_BUSECC_groupEntries[SDL_SMS0_SMS_HSM_ECC_ISRAM0_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md722"></a>
SDL_SMS0_SMS_HSM_ECC_ISRAM0_BUSECC RAM ID</h2>

</div>
</div>
<a id="a7b830ecc0f026d83d8dbab8e9cc2640f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b830ecc0f026d83d8dbab8e9cc2640f">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_HSM_ECC_ISRAM1_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_HSM_ECC_ISRAM1_BUSECC_groupEntries[SDL_SMS0_SMS_HSM_ECC_ISRAM1_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md723"></a>
SDL_SMS0_SMS_HSM_ECC_ISRAM1_BUSECC RAM ID</h2>

</div>
</div>
<a id="a310d9b9d924516fdba381bf5eef7b2bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a310d9b9d924516fdba381bf5eef7b2bb">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_groupEntries[SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md724"></a>
SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC RAM ID</h2>

</div>
</div>
<a id="a660781f0b810fb146da097cae7193d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a660781f0b810fb146da097cae7193d2b">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_groupEntries[SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_11_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_12_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md725"></a>
SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="a2b6dfd59530fef2aee4dc1640cefe392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b6dfd59530fef2aee4dc1640cefe392">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_SMS_HSM_SCR_SCR_SMS_HSM_CBASS_SMS_HSM_SCR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_SMS_HSM_SCR_SCR_SMS_HSM_CBASS_SMS_HSM_SCR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_SMS_HSM_SCR_SCR_SMS_HSM_CBASS_SMS_HSM_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md726"></a>
SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_SMS_HSM_SCR_SCR_SMS_HSM_CBASS_SMS_HSM_SCR_SCR_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a2faf391e4f57e5d702928defa771326d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2faf391e4f57e5d702928defa771326d">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_HSM_ECC_SMS_HSM_RAT_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_HSM_ECC_SMS_HSM_RAT_EDC_CTRL_BUSECC_groupEntries[SDL_SMS0_SMS_HSM_ECC_SMS_HSM_RAT_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md727"></a>
SDL_SMS0_SMS_HSM_ECC_SMS_HSM_RAT_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a5e8c397069ca823b575bce7dffc03874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e8c397069ca823b575bce7dffc03874">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries[SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md728"></a>
SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_SMS_HSM_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="acc9afb67823198907f3ed99b191c62f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9afb67823198907f3ed99b191c62f2">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_INT_DMSC_SCR_SMS_HSM_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_INT_DMSC_SCR_SMS_HSM_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_INT_DMSC_SCR_SMS_HSM_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md729"></a>
SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_CBASS_INT_DMSC_SCR_SMS_HSM_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a4b14aabef2cd7b9787aec1b2f2b92513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b14aabef2cd7b9787aec1b2f2b92513">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_groupEntries[SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md730"></a>
SDL_SMS0_SMS_HSM_ECC_SMS_HSM_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="aeab1454d1ed0a20b78630b47e9e1f243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeab1454d1ed0a20b78630b47e9e1f243">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_HSM_ECC_SMS_HSM_WWRTI_CM_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_HSM_ECC_SMS_HSM_WWRTI_CM_EDC_CTRL_BUSECC_groupEntries[SDL_SMS0_SMS_HSM_ECC_SMS_HSM_WWRTI_CM_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md731"></a>
SDL_SMS0_SMS_HSM_ECC_SMS_HSM_WWRTI_CM_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="ad44e84ce149fac36a49b539b162e23a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad44e84ce149fac36a49b539b162e23a0">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_groupEntries[SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL_GROUP_5_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md732"></a>
SDL_SMS0_SMS_HSM_ECC_SMS_HSM_ECC_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="a8ae5874d38842fd842ee8ea896ccd568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ae5874d38842fd842ee8ea896ccd568">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_SMS0_SMS_TIFS_ECC_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a6fe1f0aca8dd52b3fdf442fe54175bc6">SDL_SMS0_SMS_TIFS_ECC_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_ISRAM0_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_ISRAM0_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_ISRAM0_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_ISRAM1_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_ISRAM1_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_ISRAM1_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md733"></a>
This structure holds the memory config for each memory subtype SDL_SMS0_SMS_TIFS_ECC</h2>

</div>
</div>
<a id="aa33eeb972e2e0e7838abfe16104d5652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa33eeb972e2e0e7838abfe16104d5652">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_ISRAM0_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_ISRAM0_BUSECC_groupEntries[SDL_SMS0_SMS_TIFS_ECC_ISRAM0_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md734"></a>
SDL_SMS0_SMS_TIFS_ECC_ISRAM0_BUSECC RAM ID</h2>

</div>
</div>
<a id="a3fdedbabf2c2fd2172b55ec311571042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fdedbabf2c2fd2172b55ec311571042">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_ISRAM1_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_ISRAM1_BUSECC_groupEntries[SDL_SMS0_SMS_TIFS_ECC_ISRAM1_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md735"></a>
SDL_SMS0_SMS_TIFS_ECC_ISRAM1_BUSECC RAM ID</h2>

</div>
</div>
<a id="a363ab52efd154a0d0e796d971ddfa123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a363ab52efd154a0d0e796d971ddfa123">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_0_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md736"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_0 RAM ID</h2>

</div>
</div>
<a id="a7b5135fbcaf359820f5d4ec289c0c5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b5135fbcaf359820f5d4ec289c0c5e5">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_1_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md737"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_1 RAM ID</h2>

</div>
</div>
<a id="aec91b6a9d45f7bb31037edc9437ea7ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec91b6a9d45f7bb31037edc9437ea7ca">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_2_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_2_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_2_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md738"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_2 RAM ID</h2>

</div>
</div>
<a id="a86704dafaa334ccc67fcf25fa9c60a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86704dafaa334ccc67fcf25fa9c60a71">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_11_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_12_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md739"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="a4ed60274846aa8618baea43f91710ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed60274846aa8618baea43f91710ebf">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_11_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC_GROUP_12_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md740"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_IFWMGR_M_P2P_BRIDGE_IFWMGR_M_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="aee226806c2affdeb98d02ac481d1ffaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee226806c2affdeb98d02ac481d1ffaa">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_EDC_CTRL_BUSECC_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_EDC_CTRL_BUSECC_0_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_EDC_CTRL_BUSECC_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md741"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_EDC_CTRL_BUSECC_0 RAM ID</h2>

</div>
</div>
<a id="a5720b22b3d97ebd57683455f4e5f9b10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5720b22b3d97ebd57683455f4e5f9b10">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_EDC_CTRL_BUSECC_1_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_EDC_CTRL_BUSECC_1_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_EDC_CTRL_BUSECC_1_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md742"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_SMS_TIFS_CBASS_SMS_TIFS_SCR_SCR_EDC_CTRL_BUSECC_1 RAM ID</h2>

</div>
</div>
<a id="ac458afb05b6d8a7e000d92eda41cb953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac458afb05b6d8a7e000d92eda41cb953">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_RAT_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_RAT_EDC_CTRL_BUSECC_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_RAT_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md743"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_RAT_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="aad64767063f4ab5009cb549fb77e98de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad64767063f4ab5009cb549fb77e98de">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md744"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_SMS_TIFS_CBASS_CBASS_DEFAULT_MMRS_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a1892beed31b90cbd21b05f2b2ca043dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1892beed31b90cbd21b05f2b2ca043dd">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_INT_DMSC_SCR_SMS_TIFS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_INT_DMSC_SCR_SMS_TIFS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_INT_DMSC_SCR_SMS_TIFS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md745"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_CBASS_INT_DMSC_SCR_SMS_TIFS_CBASS_CBASS_INT_DMSC_SCR_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a657475275cdce8a75fe44d293e75b4e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a657475275cdce8a75fe44d293e75b4e3">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md746"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="adea1322bb623d8c7d8d87d4e675b2265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea1322bb623d8c7d8d87d4e675b2265">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_FWMGR_CBASS_SMS_SCR_SCR_SMS_FWMGR_CBASS_SMS_SCR_SCR_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_FWMGR_CBASS_SMS_SCR_SCR_SMS_FWMGR_CBASS_SMS_SCR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_FWMGR_CBASS_SMS_SCR_SCR_SMS_FWMGR_CBASS_SMS_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md747"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_FWMGR_CBASS_SMS_SCR_SCR_SMS_FWMGR_CBASS_SMS_SCR_SCR_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a42fcdfaf6ffa4825f5dc1d71e331f57f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42fcdfaf6ffa4825f5dc1d71e331f57f">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_11_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC_GROUP_12_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md748"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CBASS_SMS_DMSS_HSM_P2P_BRIDGE_SMS_DMSS_HSM_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="a7d1a020e14ca8d244fbf5c63e3180825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d1a020e14ca8d244fbf5c63e3180825">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md749"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_WWRTI_CM_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a5984a66041d9e6b08daf28f7e7fc3717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5984a66041d9e6b08daf28f7e7fc3717">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CM_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CM_EDC_CTRL_BUSECC_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CM_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md750"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_CM_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a3cf47d02fc27e1aeffa6808ed6a49c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cf47d02fc27e1aeffa6808ed6a49c51">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_SEC_CM_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_SEC_CM_EDC_CTRL_BUSECC_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_SEC_CM_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md751"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_SEC_CM_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="affb3a5523a2c5cde01c02e1a2506c154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb3a5523a2c5cde01c02e1a2506c154">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_groupEntries[SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL_GROUP_5_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md752"></a>
SDL_SMS0_SMS_TIFS_ECC_SMS_TIFS_ECC_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="a03bac9e9db35102a222df850e0a79cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03bac9e9db35102a222df850e0a79cb7">&#9670;&nbsp;</a></span>SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a0a015810ed7db72c37b807040447d6b6">SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_RESPONSE_BUFFER0_RAM_ID, 0u,</div>
<div class="line">      SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_RESPONSE_BUFFER0_RAM_SIZE, 32u,</div>
<div class="line">      SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_RESPONSE_BUFFER0_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_QUEUE_BUFFER0_RAM_ID, 0u,</div>
<div class="line">      SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_QUEUE_BUFFER0_RAM_SIZE, 32u,</div>
<div class="line">      SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_QUEUE_BUFFER0_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_QUEUE_BUFFER1_RAM_ID, 0u,</div>
<div class="line">      SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_QUEUE_BUFFER1_RAM_SIZE, 32u,</div>
<div class="line">      SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_QUEUE_BUFFER1_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_QUEUE_BUFFER2_RAM_ID, 0u,</div>
<div class="line">      SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_QUEUE_BUFFER2_RAM_SIZE, 4u,</div>
<div class="line">      SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_QUEUE_BUFFER2_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_STATE_BUFFER0_RAM_ID, 0u,</div>
<div class="line">      SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_STATE_BUFFER0_RAM_SIZE, 32u,</div>
<div class="line">      SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_STATE_BUFFER0_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_RING_MEMORY_RAM_ID, 0u,</div>
<div class="line">      SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_RING_MEMORY_RAM_SIZE, 32u,</div>
<div class="line">      SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_DRU_R30_UTCL_64CH_WRAP_TPRAM_DRU_RING_MEMORY_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md753"></a>
This structure holds the memory config for each memory subtype SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR</h2>

</div>
</div>
<a id="ae353f22eae8ce04bd58c6eaad77ae8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae353f22eae8ce04bd58c6eaad77ae8f1">&#9670;&nbsp;</a></span>SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_LDC0_KSDW_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_LDC0_KSDW_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a0cabd06f2106e472937cdd48dc598be2">SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_LDC0_KSDW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md754"></a>
This structure holds the memory config for each memory subtype SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_LDC0_KSDW_ECC_AGGR</h2>

</div>
</div>
<a id="aea96ee5d9d854d87de7f16b11e171a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea96ee5d9d854d87de7f16b11e171a18">&#9670;&nbsp;</a></span>SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_VISS0_KSDW_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_VISS0_KSDW_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#afcc301d746561b2e1fad7c7d3517ade5">SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_VISS0_KSDW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md755"></a>
This structure holds the memory config for each memory subtype SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_VISS0_KSDW_ECC_AGGR</h2>

</div>
</div>
<a id="af252e1b824d72602277c58c748288fe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af252e1b824d72602277c58c748288fe9">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_RMST_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_RMST_SRC_BUSECC_groupEntries[SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_RMST_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md756"></a>
SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_RMST_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="ad06d8aa587fea9fcaec041e65d87b39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad06d8aa587fea9fcaec041e65d87b39a">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_SLV_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_SLV_DST_BUSECC_groupEntries[SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_SLV_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md757"></a>
SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_SLV_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="a36d58839ba67ace13030042f93c2b591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36d58839ba67ace13030042f93c2b591">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_WMST_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_WMST_SRC_BUSECC_groupEntries[SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_WMST_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md758"></a>
SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_M2M_CPU0_WMST_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="a5c86f911ce882ca4b8ff9df906d31cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c86f911ce882ca4b8ff9df906d31cba">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_DST_BUSECC_groupEntries[SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_DST_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_DST_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_DST_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_DST_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md759"></a>
SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_CFG_SLV_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="ab4bae963cacbc438c3fd82e3b6060829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4bae963cacbc438c3fd82e3b6060829">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_SRC_BUSECC_groupEntries[SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md760"></a>
SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__ICPU0_P2P_CPU0_PMST_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="a6342e9ac2f0164e9b5f297982aca2b35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6342e9ac2f0164e9b5f297982aca2b35">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_DST_BUSECC_groupEntries[SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_DST_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_DST_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_DST_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_DST_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md761"></a>
SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_ISAM62A_MCU_PULSAR_UL_BR__IECC_AGGR_CFG_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="afda4b0d820e5a2523ddeec9330ec0cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda4b0d820e5a2523ddeec9330ec0cdd">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md762"></a>
SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_SAM62A_MCU_PULSAR_UL_ECC_AGGR_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="ae3fe58d6ea17361c7575592672b09370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3fe58d6ea17361c7575592672b09370">&#9670;&nbsp;</a></span>SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a69d530ca3281c5141bf066cb255936cf">SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_SAM62A_C7XV_CLEC_CLEC_SRAM_RAM_ID, 0u,</div>
<div class="line">      SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_SAM62A_C7XV_CLEC_CLEC_SRAM_RAM_SIZE, 4u,</div>
<div class="line">      SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_SAM62A_C7XV_CLEC_CLEC_SRAM_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md763"></a>
This structure holds the memory config for each memory subtype SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="a9436ad433b994ea335c757162951978a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9436ad433b994ea335c757162951978a">&#9670;&nbsp;</a></span>SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_AC71_PMC_WRAP_PMC_PMC_MEMWRAP_EDC_CTRL_PARITY_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_AC71_PMC_WRAP_PMC_PMC_MEMWRAP_EDC_CTRL_PARITY_0_groupEntries[SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_AC71_PMC_WRAP_PMC_PMC_MEMWRAP_EDC_CTRL_PARITY_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_AC71_PMC_WRAP_PMC_PMC_MEMWRAP_EDC_CTRL_PARITY_0_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_AC71_PMC_WRAP_PMC_PMC_MEMWRAP_EDC_CTRL_PARITY_0_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_AC71_PMC_WRAP_PMC_PMC_MEMWRAP_EDC_CTRL_PARITY_0_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_AC71_PMC_WRAP_PMC_PMC_MEMWRAP_EDC_CTRL_PARITY_0_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_AC71_PMC_WRAP_PMC_PMC_MEMWRAP_EDC_CTRL_PARITY_0_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_AC71_PMC_WRAP_PMC_PMC_MEMWRAP_EDC_CTRL_PARITY_0_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_AC71_PMC_WRAP_PMC_PMC_MEMWRAP_EDC_CTRL_PARITY_0_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_AC71_PMC_WRAP_PMC_PMC_MEMWRAP_EDC_CTRL_PARITY_0_GROUP_3_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md764"></a>
SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_AC71_PMC_WRAP_PMC_PMC_MEMWRAP_EDC_CTRL_PARITY_0 RAM ID</h2>

</div>
</div>
<a id="a521f3a2d4d3e267741533df08138a0a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a521f3a2d4d3e267741533df08138a0a0">&#9670;&nbsp;</a></span>SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_TAG_CTL_TOP_DMC_TAG_CTL_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_TAG_CTL_TOP_DMC_TAG_CTL_EDC_CTRL_0_groupEntries[SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_TAG_CTL_TOP_DMC_TAG_CTL_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_TAG_CTL_TOP_DMC_TAG_CTL_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_TAG_CTL_TOP_DMC_TAG_CTL_EDC_CTRL_0_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_TAG_CTL_TOP_DMC_TAG_CTL_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_TAG_CTL_TOP_DMC_TAG_CTL_EDC_CTRL_0_GROUP_1_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md765"></a>
SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_TAG_CTL_TOP_DMC_TAG_CTL_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a9888e780965311063bc07e6bfbe7a2ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9888e780965311063bc07e6bfbe7a2ee">&#9670;&nbsp;</a></span>SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_DATA_RTN_DMC_DATA_RTN_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_DATA_RTN_DMC_DATA_RTN_EDC_CTRL_0_groupEntries[SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_DATA_RTN_DMC_DATA_RTN_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md766"></a>
SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_DMC_WRAP_C7XV_256_DMC_DMC_CORE_DMC_DATA_RTN_DMC_DATA_RTN_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="afbed57ab9d49acbb0436a51ff3317f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbed57ab9d49acbb0436a51ff3317f6f">&#9670;&nbsp;</a></span>SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_QUEUE_CMD_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_QUEUE_CMD_EDC_CTRL_0_groupEntries[SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_QUEUE_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_QUEUE_CMD_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_QUEUE_CMD_EDC_CTRL_0_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_QUEUE_CMD_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_QUEUE_CMD_EDC_CTRL_0_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_QUEUE_CMD_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_QUEUE_CMD_EDC_CTRL_0_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_QUEUE_CMD_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_QUEUE_CMD_EDC_CTRL_0_GROUP_3_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md767"></a>
SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_QUEUE_CMD_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="a04b9c469ca6b1f49db92488b01700629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b9c469ca6b1f49db92488b01700629">&#9670;&nbsp;</a></span>SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_RD_BUFFER_CMD_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_RD_BUFFER_CMD_EDC_CTRL_0_groupEntries[SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_RD_BUFFER_CMD_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_RD_BUFFER_CMD_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_RD_BUFFER_CMD_EDC_CTRL_0_GROUP_0_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md768"></a>
SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_RD_BUFFER_CMD_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="ad9c0f08ae9db3415720e95204c0050e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c0f08ae9db3415720e95204c0050e3">&#9670;&nbsp;</a></span>SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_CH_LOGIC_RING_MEM_RING_EDC_CTRL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_CH_LOGIC_RING_MEM_RING_EDC_CTRL_0_groupEntries[SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_CH_LOGIC_RING_MEM_RING_EDC_CTRL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_CH_LOGIC_RING_MEM_RING_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_CH_LOGIC_RING_MEM_RING_EDC_CTRL_0_GROUP_0_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md769"></a>
SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_DRU_R30_C_R_CORE_CH_LOGIC_RING_MEM_RING_EDC_CTRL_0 RAM ID</h2>

</div>
</div>
<a id="ad41c7ae25cf3f167b16c5201deeddcb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad41c7ae25cf3f167b16c5201deeddcb6">&#9670;&nbsp;</a></span>SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_UMC_WRAP_C7XV_EL2_C7XV_EL2_CORE_C7XV_EL2_EDC_CTL_0_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_UMC_WRAP_C7XV_EL2_C7XV_EL2_CORE_C7XV_EL2_EDC_CTL_0_groupEntries[SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_UMC_WRAP_C7XV_EL2_C7XV_EL2_CORE_C7XV_EL2_EDC_CTL_0_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md770"></a>
SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_C7XV_256_UMC_WRAP_C7XV_EL2_C7XV_EL2_CORE_C7XV_EL2_EDC_CTL_0 RAM ID</h2>

</div>
</div>
<a id="a2cfaa4ab1add3b1b260293b244fd0f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cfaa4ab1add3b1b260293b244fd0f63">&#9670;&nbsp;</a></span>SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ab58c0c57dcb82e665ca4755a28cec6d6">SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,</div>
<div class="line">      SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 9u,</div>
<div class="line">      SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_RAMS_MEM_CTRL_RAM0_RAM_ID, 0u,</div>
<div class="line">      SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_RAMS_MEM_CTRL_RAM0_RAM_SIZE, 8u,</div>
<div class="line">      SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_RAMS_MEM_CTRL_RAM0_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md771"></a>
This structure holds the memory config for each memory subtype SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR</h2>

</div>
</div>
<a id="a90ce6156757105f77a9a4f90e3ee2f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ce6156757105f77a9a4f90e3ee2f14">&#9670;&nbsp;</a></span>SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a033988fd4280cc0ae7fdead5423d66ab">SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,</div>
<div class="line">      SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 9u,</div>
<div class="line">      SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_RAMS_MEM_CTRL_RAM0_RAM_ID, 0u,</div>
<div class="line">      SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_RAMS_MEM_CTRL_RAM0_RAM_SIZE, 8u,</div>
<div class="line">      SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_RAMS_MEM_CTRL_RAM0_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md772"></a>
This structure holds the memory config for each memory subtype SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR</h2>

</div>
</div>
<a id="afb2a80a5f0c7a6276055e83de5a2977d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2a80a5f0c7a6276055e83de5a2977d">&#9670;&nbsp;</a></span>SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a7ffe36fb972ef262012df207203b3834">SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_PSRAM8KX32E_PSRAM0_ECC_RAM_ID, 0x0041880000u,</div>
<div class="line">      SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_PSRAM8KX32E_PSRAM0_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_PSRAM8KX32E_PSRAM0_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md773"></a>
This structure holds the memory config for each memory subtype SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR</h2>

</div>
</div>
<a id="a95f89f8799dc849879703b212cb65c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95f89f8799dc849879703b212cb65c19">&#9670;&nbsp;</a></span>SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ad60346b48e9b835adf18ed3398da7142">SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_RAM_SIZE, 16u,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_RAM_SIZE, 16u,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_RF0_F0_TPRAM_60X144_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_RF0_F0_TPRAM_60X144_SBW_SR_RAM_SIZE, 18u,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_RF0_F0_TPRAM_60X144_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_RF0_F1_TPRAM_60X144_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_RF0_F1_TPRAM_60X144_SBW_SR_RAM_SIZE, 18u,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_RF0_F1_TPRAM_60X144_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md774"></a>
This structure holds the memory config for each memory subtype SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR</h2>

</div>
</div>
<a id="ab536df632b494b23f1c2be5e0f447968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab536df632b494b23f1c2be5e0f447968">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_DM_CLK_1_CLK_EDC_CTRL_CBASS_INT_DM_CLK_1_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_DM_CLK_1_CLK_EDC_CTRL_CBASS_INT_DM_CLK_1_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_DM_CLK_1_CLK_EDC_CTRL_CBASS_INT_DM_CLK_1_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md775"></a>
SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_DM_CLK_1_CLK_EDC_CTRL_CBASS_INT_DM_CLK_1_BUSECC RAM ID</h2>

</div>
</div>
<a id="ab8fb11d42b4d8a0f604c24395e5a3118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fb11d42b4d8a0f604c24395e5a3118">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_DM_CLK_4_CLK_EDC_CTRL_CBASS_INT_DM_CLK_4_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_DM_CLK_4_CLK_EDC_CTRL_CBASS_INT_DM_CLK_4_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_DM_CLK_4_CLK_EDC_CTRL_CBASS_INT_DM_CLK_4_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md776"></a>
SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_DM_CLK_4_CLK_EDC_CTRL_CBASS_INT_DM_CLK_4_BUSECC RAM ID</h2>

</div>
</div>
<a id="a5ddd8e8882667af79b54f78a2789e82c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ddd8e8882667af79b54f78a2789e82c">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_11_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC_GROUP_12_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md777"></a>
SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_IK3VTM_N16FFC_WKUP_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_WKUP_0_VBUSP_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="acc9b3ea8afe6d0727fbcd7ac4446191d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc9b3ea8afe6d0727fbcd7ac4446191d">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md778"></a>
SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_DST_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a76a98003711d10fcada6dab3d566daee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76a98003711d10fcada6dab3d566daee">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md779"></a>
SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_ISA3SS_AM62A_MAIN_0_PKTDMA_MEM_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="a9c8ec20599cad9eb3bb2a36172196d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8ec20599cad9eb3bb2a36172196d6c">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md780"></a>
SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="adbbe9d063e7f9396752a88bffdeb4d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbbe9d063e7f9396752a88bffdeb4d59">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_SRC_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md781"></a>
SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_P2P_BRIDGE_ISAM62A_DM_DM_ECC_AGGR_WKUP_0_CFG_BRIDGE_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="ac6451b40294775146382f6b71d1f3aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6451b40294775146382f6b71d1f3aa1">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_SRC_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md782"></a>
SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="a5c8f814b516a0d59fe51c6fd62b18b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8f814b516a0d59fe51c6fd62b18b0e">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md783"></a>
SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="aa581dc316cad78aa80f60fa7a0ace0f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa581dc316cad78aa80f60fa7a0ace0f3">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md784"></a>
SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_SRC_EDC_CTRL_BUSECC RAM ID</h2>

</div>
</div>
<a id="aa0c84a5c4cfb99512f0a8521ab690e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0c84a5c4cfb99512f0a8521ab690e0c">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_groupEntries[SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL_GROUP_5_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md785"></a>
SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_SAM62A_DM_DM_ECC_AGGR_EDC_CTRL RAM ID</h2>

</div>
</div>
<a id="a372a304536534d5859989b6acb79138c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a372a304536534d5859989b6acb79138c">&#9670;&nbsp;</a></span>SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a3b5245dded52af75b634eaf62b19a0cc">SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_TF0_F0_TPRAM_28X128_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_TF0_F0_TPRAM_28X128_SBW_SR_RAM_SIZE, 16u,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_TF0_F0_TPRAM_28X128_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_TF0_F1_TPRAM_28X128_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_TF0_F1_TPRAM_28X128_SBW_SR_RAM_SIZE, 16u,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_TF0_F1_TPRAM_28X128_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_RF0_F0_TPRAM_28X144_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_RF0_F0_TPRAM_28X144_SBW_SR_RAM_SIZE, 18u,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_RF0_F0_TPRAM_28X144_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">    { SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_RF0_F1_TPRAM_28X144_SBW_SR_RAM_ID, 0u,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_RF0_F1_TPRAM_28X144_SBW_SR_RAM_SIZE, 18u,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_RF0_F1_TPRAM_28X144_SBW_SR_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md786"></a>
This structure holds the memory config for each memory subtype SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR</h2>

</div>
</div>
<a id="a9c0d64c5ad62e0fc54847b99cf2c5e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c0d64c5ad62e0fc54847b99cf2c5e16">&#9670;&nbsp;</a></span>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#aa4e7b7ed1cbf0891662a1d008b476d65">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x0020708000u,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md787"></a>
This structure holds the memory config for each memory subtype SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="ad05112a2aaa06605bec8b9d6bda37ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad05112a2aaa06605bec8b9d6bda37ba4">&#9670;&nbsp;</a></span>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md788"></a>
SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID</h2>

</div>
</div>
<a id="aac79b3f12d564e4ce0a3485be4deaf5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac79b3f12d564e4ce0a3485be4deaf5e">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a1ec0280b73dfdd94b6b8bf20e93d1a63">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md789"></a>
This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0</h2>

</div>
</div>
<a id="add47b4ed45d3e04c80a5357280366959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add47b4ed45d3e04c80a5357280366959">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a56448d86d3f1064151c4a17c7b9481ba">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md790"></a>
This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1</h2>

</div>
</div>
<a id="a7acb86d1ef0d2f0756bb8e0cc0bd6bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7acb86d1ef0d2f0756bb8e0cc0bd6bb3">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE2_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE2_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ae40dfca45dfff1077c87f382c694b78a">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE2_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md791"></a>
This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE2</h2>

</div>
</div>
<a id="ad3e3846d36cb12cb9ebaef0800916077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3e3846d36cb12cb9ebaef0800916077">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE3_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE3_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#aa6eb16900419f14673e3a7e4b5e695e2">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE3_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md792"></a>
This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE3</h2>

</div>
</div>
<a id="ac8315f1019be33a4525a399b01fb97d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8315f1019be33a4525a399b01fb97d1">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a8fd9a8798300881c6e81be30fc115013">SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md793"></a>
This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC</h2>

</div>
</div>
<a id="a49ef92b06ae056ffe87c2fc6b2c066f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49ef92b06ae056ffe87c2fc6b2c066f5">&#9670;&nbsp;</a></span>SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ab74ea2803a1cf18358e617b47fb5a131">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x0004E00000u,</div>
<div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md794"></a>
This structure holds the memory config for each memory subtype SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="a6f5b4719e1217e24b4c15c6301e398f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5b4719e1217e24b4c15c6301e398f5">&#9670;&nbsp;</a></span>SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md795"></a>
SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID</h2>

</div>
</div>
<a id="aa83042fde3d06de7eea9f9d31fca3ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83042fde3d06de7eea9f9d31fca3ba8">&#9670;&nbsp;</a></span>SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#ab4c30da4b8b510dbb2191d178143143b">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x0004E10000u,</div>
<div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)<span class="keyword">true</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md796"></a>
This structure holds the memory config for each memory subtype SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="a8d019e9dcea9e3aa8257388d3d71c2e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d019e9dcea9e3aa8257388d3d71c2e7">&#9670;&nbsp;</a></span>SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md797"></a>
SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID</h2>

</div>
</div>
<a id="afcd25ada0b977d826d075bf9bc253703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcd25ada0b977d826d075bf9bc253703">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_MemEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a> SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_MemEntries[<a class="el" href="sdl__ecc__soc_8h.html#a39c6375c082ac7adba8c10c6a43ab629">SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_IMAILBOX4_MAIN_0_RAMECC_RAM_ID, 0u,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_IMAILBOX4_MAIN_0_RAMECC_RAM_SIZE, 4u,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_IMAILBOX4_MAIN_0_RAMECC_ROW_WIDTH, ((bool)<span class="keyword">false</span>) },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md798"></a>
This structure holds the memory config for each memory subtype SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR</h2>

</div>
</div>
<a id="a9e0863a5be09ccfc93120377b8aa32f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e0863a5be09ccfc93120377b8aa32f3">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_HSM_CLK_1_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_1_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_HSM_CLK_1_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_1_BUSECC_groupEntries[SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_HSM_CLK_1_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_1_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md799"></a>
SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_HSM_CLK_1_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_1_BUSECC RAM ID</h2>

</div>
</div>
<a id="a0f7ddcd833ddbbea2ebaee84823219fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f7ddcd833ddbbea2ebaee84823219fe">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_groupEntries[SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_11_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC_GROUP_12_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md800"></a>
SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_HSM_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_HSM_VBUSP_S_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="a076e8465c6ae8e74fb30d67589f6317e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a076e8465c6ae8e74fb30d67589f6317e">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_groupEntries[SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_4_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_5_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_6_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_7_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_8_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_9_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_10_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_11_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC_GROUP_12_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md801"></a>
SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_CENTRAL_CBASS_ISMS_MAIN_0_TIFS_VBUSP_S_P2P_BRIDGE_ISMS_MAIN_0_TIFS_VBUSP_S_BRIDGE_BUSECC RAM ID</h2>

</div>
</div>
<a id="a2a6b09637ef470f0f1a2b9d9193540a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a6b09637ef470f0f1a2b9d9193540a3">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_IPCSS_CBASS_HSM_CLK_2_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_2_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_IPCSS_CBASS_HSM_CLK_2_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_2_BUSECC_groupEntries[SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_IPCSS_CBASS_HSM_CLK_2_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_2_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md802"></a>
SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_IPCSS_CBASS_HSM_CLK_2_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_2_BUSECC RAM ID</h2>

</div>
</div>
<a id="ac6b7d43b790f0fa4d7cf2d9f8be3aa7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6b7d43b790f0fa4d7cf2d9f8be3aa7e">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_HSM_CLK_2_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_2_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_HSM_CLK_2_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_2_BUSECC_groupEntries[SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_HSM_CLK_2_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_2_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md803"></a>
SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_HSM_CLK_2_CLK_EDC_CTRL_CBASS_INT_HSM_CLK_2_BUSECC RAM ID</h2>

</div>
</div>
<a id="a3ce28e9bed8ddb9693bfd321778c5ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce28e9bed8ddb9693bfd321778c5ce1">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md804"></a>
SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="a4f770541d73baafd2650e46e28581bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f770541d73baafd2650e46e28581bbf">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_DST_BUSECC_groupEntries[SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md805"></a>
SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="aba446172e5ed357d4ae0534486799e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba446172e5ed357d4ae0534486799e72">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_SRC_BUSECC_groupEntries[SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md806"></a>
SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_AM62A_MAIN_FW_CBASS_ISMS_MAIN_0_FWMGR_CFG_P2P_BRIDGE_ISMS_MAIN_0_FWMGR_CFG_BRIDGE_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="aecca73d73b7dac4df5ec3cf028002c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecca73d73b7dac4df5ec3cf028002c26">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_DST_BUSECC_groupEntries[SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_DST_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_DST_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_DST_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_DST_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md807"></a>
SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="a6bd16c9019d3f289a4b98004fddc0772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bd16c9019d3f289a4b98004fddc0772">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_SRC_BUSECC_groupEntries[SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md808"></a>
SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_DMSS_CFG_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="a0acd07fc395d9c78ff88381021ba60bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0acd07fc395d9c78ff88381021ba60bf">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_DST_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_DST_BUSECC_groupEntries[SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_DST_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_DST_BUSECC_GROUP_0_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_DST_BUSECC_GROUP_0_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_DST_BUSECC_GROUP_1_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_DST_BUSECC_GROUP_1_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_DST_BUSECC_GROUP_2_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_DST_BUSECC_GROUP_2_WIDTH },</div>
<div class="line">    { SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_DST_BUSECC_GROUP_3_CHECKER_TYPE,</div>
<div class="line">      SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_DST_BUSECC_GROUP_3_WIDTH },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md809"></a>
SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_DST_BUSECC RAM ID</h2>

</div>
</div>
<a id="af8193e46b71bd92e138882faf20ec941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8193e46b71bd92e138882faf20ec941">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_SRC_BUSECC_groupEntries</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const SDL_GrpChkConfig_t SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_SRC_BUSECC_groupEntries[SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_SRC_BUSECC_MAX_NUM_CHECKERS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
<p> This structure holds the ECC interconnect Group Checker information for </p>
<h2><a class="anchor" id="autotoc_md810"></a>
SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_ISAM62A_SEC_BR_MAIN_0_IP2P_SA3_PKTDMA_CRED_SRC_BUSECC RAM ID</h2>

</div>
</div>
<a id="ac08ccefa9a3a1304a44bc19ca3a18c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08ccefa9a3a1304a44bc19ca3a18c41">&#9670;&nbsp;</a></span>SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_RamIdTable[SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_AM62A_PSC_CHFW_CBASS_DST_FW_CH_VBUSP_TABLE_RAM_ID,</div>
<div class="line">      SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_AM62A_PSC_CHFW_CBASS_DST_FW_CH_VBUSP_TABLE_INJECT_TYPE,</div>
<div class="line">      SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR_AM62A_PSC_CHFW_CBASS_DST_FW_CH_VBUSP_TABLE_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md811"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_PSCSS0_SAM62A_MAIN_PSC_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="acea47df8daac71057ddae12c19f4b657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acea47df8daac71057ddae12c19f4b657">&#9670;&nbsp;</a></span>SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RamIdTable[SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_RAM_ID,</div>
<div class="line">      SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md812"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR</h2>

</div>
</div>
<a id="a0473da06e7b16db993da36bdae6a3ef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0473da06e7b16db993da36bdae6a3ef5">&#9670;&nbsp;</a></span>SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_RamIdTable[SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_RAM_ID,</div>
<div class="line">      SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md813"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_PSRAMECC1_PSRAM256X32E_ECC_AGGR</h2>

</div>
</div>
<a id="ad459d26e5afdacc7e5823ed9772f27d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad459d26e5afdacc7e5823ed9772f27d4">&#9670;&nbsp;</a></span>SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_RamIdTable[SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_MSRAM2KX256E_MSRAM0_ECC0_RAM_ID,</div>
<div class="line">      SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_MSRAM2KX256E_MSRAM0_ECC0_INJECT_TYPE,</div>
<div class="line">      SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR_MSRAM2KX256E_MSRAM0_ECC0_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md814"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_64K0_MSRAM2KX256E_ECC_AGGR</h2>

</div>
</div>
<a id="a558df5a9ab9ab1b70a311e0c80e99be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a558df5a9ab9ab1b70a311e0c80e99be6">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_RamIdTable[SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_RAM_ID,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_INJECT_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_ECC_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a2fb70ffe22acdf74525cbbff6e2594fe">SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_groupEntries</a> },</div>
<div class="line">{ SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_RAM_ID,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_INJECT_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ECC_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a3c04613b4465de95b02cb8cb564a55d9">SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_RAM_ID,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_INJECT_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_ECC_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a8c78171a1b4d71ece94ed2a6cf622e98">SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a> },</div>
<div class="line">    { SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_RAM_ID,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_INJECT_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_ECC_TYPE,</div>
<div class="line">      SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a1539ebedadccbcf9fe670a1831f20b94">SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_groupEntries</a> },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md815"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR</h2>

</div>
</div>
<a id="aab7d245802c367f241389a96935134b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab7d245802c367f241389a96935134b1">&#9670;&nbsp;</a></span>SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_RamIdTable[SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md816"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_DMASS1_DMSS_CSI_AM62A_ECCAGGR</h2>

</div>
</div>
<a id="a7a7861d49b321629eaae6a5c2a322ada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a7861d49b321629eaae6a5c2a322ada">&#9670;&nbsp;</a></span>SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_RAM_ID,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_INJECT_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_ECC_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a358ea1210b27a417e062cfa33aa74b36">SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_groupEntries</a> },</div>
<div class="line">    { SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_RAM_ID,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_INJECT_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_ECC_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a36bbacdb2de1bfd23c96a40437583ad8">SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_groupEntries</a> },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md817"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="a20dca3c0530def2f53bc687a3634bebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20dca3c0530def2f53bc687a3634bebf">&#9670;&nbsp;</a></span>SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_RamIdTable[SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_RAM_ID,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_INJECT_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_ECC_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a06ea1a8f368ee934eb052dd9dcb982cc">SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_groupEntries</a> },</div>
<div class="line">    { SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_RAM_ID,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_INJECT_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_ECC_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#aaedf7eef45b88b356d6834ba8c7866fd">SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries</a> },</div>
<div class="line">    { SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_RAM_ID,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_INJECT_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_ECC_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#ac726adf44eede2b0574eb9f024021a4a">SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_groupEntries</a> },</div>
<div class="line">    { SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_RAM_ID,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_INJECT_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_ECC_TYPE,</div>
<div class="line">      SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a7d64d75c266e8276ad17e0e78f35b91c">SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries</a> },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md818"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR</h2>

</div>
</div>
<a id="a3bc65cb88aacc4bd6f2a4b1ccde70f4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bc65cb88aacc4bd6f2a4b1ccde70f4a">&#9670;&nbsp;</a></span>SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RamIdTable[SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_RAM_ID,</div>
<div class="line">      SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_INJECT_TYPE,</div>
<div class="line">      SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md819"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="a09aea97b16414c3266fe0b3ece4b9ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09aea97b16414c3266fe0b3ece4b9ba4">&#9670;&nbsp;</a></span>SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_RamIdTable[SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md820"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_R5FSS0_PULSAR_ULS_CPU0_ECC_AGGR</h2>

</div>
</div>
<a id="a8c939071cbca6e1e94ffac38728183eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c939071cbca6e1e94ffac38728183eb">&#9670;&nbsp;</a></span>SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RamIdTable[SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md821"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR</h2>

</div>
</div>
<a id="a0d871bd17ea8a7d7cadbcb187de7d977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d871bd17ea8a7d7cadbcb187de7d977">&#9670;&nbsp;</a></span>SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_RAM_ID,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_INJECT_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_ECC_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a686e61bbe8b855ef852cb2ab6ca84aa1">SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_groupEntries</a> },</div>
<div class="line">    { SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_RAM_ID,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_INJECT_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_ECC_TYPE,</div>
<div class="line">      SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#aeedc3ae67b9c74fcbbad8499c9305b1b">SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_groupEntries</a> },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md822"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR</h2>

</div>
</div>
<a id="a1298c446c1c9e24316fa47af059e5bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1298c446c1c9e24316fa47af059e5bbd">&#9670;&nbsp;</a></span>SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_RamIdTable[SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_ICB_RAMECC_RAM_ID,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_ICB_RAMECC_INJECT_TYPE,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_ICB_RAMECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_ITE_RAMECC_RAM_ID,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_ITE_RAMECC_INJECT_TYPE,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_ITE_RAMECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_LPI_RAMECC_RAM_ID,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_LPI_RAMECC_INJECT_TYPE,</div>
<div class="line">      SDL_GICSS0_GIC500SS_1_4_ECC_AGGR_LPI_RAMECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md823"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_GICSS0_GIC500SS_1_4_ECC_AGGR</h2>

</div>
</div>
<a id="a1685de20a78b00de180685c0a8719f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1685de20a78b00de180685c0a8719f86">&#9670;&nbsp;</a></span>SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_RamIdTable[SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_RAM_ID,</div>
<div class="line">      SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_INJECT_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_ECC_TYPE,</div>
<div class="line">      SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#af247781b11340e8c9e9dce25c6b1b6d1">SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a> },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md824"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR</h2>

</div>
</div>
<a id="aa42822aff23a87383a4340182ab7202a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa42822aff23a87383a4340182ab7202a">&#9670;&nbsp;</a></span>SDL_DMASS0_DMSS_AM62A_ECCAGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_DMASS0_DMSS_AM62A_ECCAGGR_RamIdTable[SDL_DMASS0_DMSS_AM62A_ECCAGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md825"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_DMASS0_DMSS_AM62A_ECCAGGR</h2>

</div>
</div>
<a id="a93269eaa7fe2d69299e1b84bef59d019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93269eaa7fe2d69299e1b84bef59d019">&#9670;&nbsp;</a></span>SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_RamIdTable[SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md826"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_CSI_RX_IF0_CSI_RX_IF_ECC_AGGR</h2>

</div>
</div>
<a id="a56a5eaeca316084b056fd952e9ab7ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56a5eaeca316084b056fd952e9ab7ff5">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable[SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_ID,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_INJECT_TYPE,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md827"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM</h2>

</div>
</div>
<a id="acdc734955cb68d471344b9238c29026f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdc734955cb68d471344b9238c29026f">&#9670;&nbsp;</a></span>SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable[SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_ID,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_INJECT_TYPE,</div>
<div class="line">      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md828"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM</h2>

</div>
</div>
<a id="a1ea5ad2f3f5e6dbdb22a6dd30b319e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ea5ad2f3f5e6dbdb22a6dd30b319e04">&#9670;&nbsp;</a></span>SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable[SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_ID,</div>
<div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_INJECT_TYPE,</div>
<div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md829"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_RXMEM</h2>

</div>
</div>
<a id="af6edc6611c0aa4804d10780f3d8b32be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6edc6611c0aa4804d10780f3d8b32be">&#9670;&nbsp;</a></span>SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable[SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_ID,</div>
<div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_INJECT_TYPE,</div>
<div class="line">      SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md830"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD2_EMMCSD4SS_ECC_AGGR_TXMEM</h2>

</div>
</div>
<a id="a26e2d9c90ee24939f7e27ae7827b87a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e2d9c90ee24939f7e27ae7827b87a4">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_RamIdTable[SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_EMMCSD8SS_SDHC_WRAP_TXMEM_RAM_ID,</div>
<div class="line">      SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_EMMCSD8SS_SDHC_WRAP_TXMEM_INJECT_TYPE,</div>
<div class="line">      SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM_EMMCSD8SS_SDHC_WRAP_TXMEM_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md831"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_TXMEM</h2>

</div>
</div>
<a id="a499e4f5522d8d9f8f745e96989d80942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a499e4f5522d8d9f8f745e96989d80942">&#9670;&nbsp;</a></span>SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_RamIdTable[SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_EMMCSD8SS_SDHC_WRAP_RXMEM_RAM_ID,</div>
<div class="line">      SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_EMMCSD8SS_SDHC_WRAP_RXMEM_INJECT_TYPE,</div>
<div class="line">      SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM_EMMCSD8SS_SDHC_WRAP_RXMEM_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md832"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD0_EMMCSD8SS_ECC_AGGR_RXMEM</h2>

</div>
</div>
<a id="a4c669640e5403480e70fc37e0cd04fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c669640e5403480e70fc37e0cd04fc3">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_RamIdTable[SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md833"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_ECC_AGGR0_SAM62A_MCU_MCU_ECC_AGGR</h2>

</div>
</div>
<a id="a2bfcb860df58cc89072c60febbb0564c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bfcb860df58cc89072c60febbb0564c">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_RamIdTable[SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md834"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_SA3_SS0_SA3SS_AM62A_DMSS_ECCAGGR</h2>

</div>
</div>
<a id="ab45f888f0c0ae99db9cc40ffe3fee216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab45f888f0c0ae99db9cc40ffe3fee216">&#9670;&nbsp;</a></span>SDL_SA3_SS0_SA3SS_AM62A_SA_UL_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_SA3_SS0_SA3SS_AM62A_SA_UL_ECC_AGGR_RamIdTable[SDL_SA3_SS0_SA3SS_AM62A_SA_UL_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md835"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_SA3_SS0_SA3SS_AM62A_SA_UL_ECC_AGGR</h2>

</div>
</div>
<a id="a3c1d757296a4d8fad5c0426eaa82f606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c1d757296a4d8fad5c0426eaa82f606">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_RamIdTable[SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md836"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_WKUP_ECC_AGGR2_SAM62A_WKUP_SAFE_ECC_AGGR</h2>

</div>
</div>
<a id="ab696664d11737110d66dc83322f5176c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab696664d11737110d66dc83322f5176c">&#9670;&nbsp;</a></span>SDL_WKUP_R5FSS0_PULSAR_UL_CPU0_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_WKUP_R5FSS0_PULSAR_UL_CPU0_ECC_AGGR_RamIdTable[SDL_WKUP_R5FSS0_PULSAR_UL_CPU0_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md837"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_WKUP_R5FSS0_PULSAR_UL_CPU0_ECC_AGGR</h2>

</div>
</div>
<a id="a5f223ec49db3ecb5c589e2953ed29346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f223ec49db3ecb5c589e2953ed29346">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_HSM_ECC_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_SMS0_SMS_HSM_ECC_RamIdTable[SDL_SMS0_SMS_HSM_ECC_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md838"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_SMS0_SMS_HSM_ECC</h2>

</div>
</div>
<a id="a87aa97b850d6068980c7d178f6a24294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87aa97b850d6068980c7d178f6a24294">&#9670;&nbsp;</a></span>SDL_SMS0_SMS_TIFS_ECC_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_SMS0_SMS_TIFS_ECC_RamIdTable[SDL_SMS0_SMS_TIFS_ECC_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md839"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_SMS0_SMS_TIFS_ECC</h2>

</div>
</div>
<a id="ab07e0483a848d7b2f1987686ce4eec03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab07e0483a848d7b2f1987686ce4eec03">&#9670;&nbsp;</a></span>SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_RamIdTable[SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md840"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_PAC_BASE_KSDW_ECC_AGGR</h2>

</div>
</div>
<a id="a25fc0646095058382c9be94a69797e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25fc0646095058382c9be94a69797e67">&#9670;&nbsp;</a></span>SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_LDC0_KSDW_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_LDC0_KSDW_ECC_AGGR_RamIdTable[SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_LDC0_KSDW_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md841"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_LDC0_KSDW_ECC_AGGR</h2>

</div>
</div>
<a id="a29f7344dd0dec327c0b6caccb4d8030b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29f7344dd0dec327c0b6caccb4d8030b">&#9670;&nbsp;</a></span>SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_VISS0_KSDW_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_VISS0_KSDW_ECC_AGGR_RamIdTable[SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_VISS0_KSDW_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md842"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_VPAC0_SAM62A_VPAC_WRAP_IVPAC_TOP_0_VPAC_VISS0_KSDW_ECC_AGGR</h2>

</div>
</div>
<a id="a07d2b225aa560e3b76482b366a79397d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07d2b225aa560e3b76482b366a79397d">&#9670;&nbsp;</a></span>SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_RamIdTable[SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md843"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_ECC_AGGR1_SAM62A_MCU_PULSAR_UL_ECC_AGGR</h2>

</div>
</div>
<a id="a67e274a61a913585ad229efbbaca4965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67e274a61a913585ad229efbbaca4965">&#9670;&nbsp;</a></span>SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_RamIdTable[SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md844"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_C7X256V0_SAM62A_C7XV_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="a3f556b9cbad2a67996f5f30e5bd4f493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f556b9cbad2a67996f5f30e5bd4f493">&#9670;&nbsp;</a></span>SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RamIdTable[SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,</div>
<div class="line">      SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_INJECT_TYPE,</div>
<div class="line">      SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_RAMS_MEM_CTRL_RAM0_RAM_ID,</div>
<div class="line">      SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_RAMS_MEM_CTRL_RAM0_INJECT_TYPE,</div>
<div class="line">      SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_RAMS_MEM_CTRL_RAM0_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md845"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_USB1_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR</h2>

</div>
</div>
<a id="a7202c39942b206561e4ceff1a4be287d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7202c39942b206561e4ceff1a4be287d">&#9670;&nbsp;</a></span>SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_RamIdTable[SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,</div>
<div class="line">      SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_INJECT_TYPE,</div>
<div class="line">      SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_RAMS_MEM_CTRL_RAM0_RAM_ID,</div>
<div class="line">      SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_RAMS_MEM_CTRL_RAM0_INJECT_TYPE,</div>
<div class="line">      SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR_USB2SS_16FFC_USB2SS_CORE_RAMS_MEM_CTRL_RAM0_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md846"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_USB0_USB2SS_16FFC_USB2SS_CORE_ECC_AGGR</h2>

</div>
</div>
<a id="af7a82933bfea25077765cfcf38c8dc42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a82933bfea25077765cfcf38c8dc42">&#9670;&nbsp;</a></span>SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_RamIdTable[SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_PSRAM8KX32E_PSRAM0_ECC_RAM_ID,</div>
<div class="line">      SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_PSRAM8KX32E_PSRAM0_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR_PSRAM8KX32E_PSRAM0_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md847"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_WKUP_PSRAMECC_8K0_PSRAM8KX32E_ECC_AGGR</h2>

</div>
</div>
<a id="af0d5f12cb6191e04b2165837e60255e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0d5f12cb6191e04b2165837e60255e0">&#9670;&nbsp;</a></span>SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_RamIdTable[SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_RF0_F0_TPRAM_60X144_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_RF0_F0_TPRAM_60X144_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_RF0_F0_TPRAM_60X144_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_RF0_F1_TPRAM_60X144_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_RF0_F1_TPRAM_60X144_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR_SAM62_PDMA_SPI_PDMA_CORE_RF0_F1_TPRAM_60X144_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md848"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_PDMA0_SAM62_PDMA_SPI_ECCAGGR</h2>

</div>
</div>
<a id="a43d74cf041468dbddb47424dc1663dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d74cf041468dbddb47424dc1663dfa">&#9670;&nbsp;</a></span>SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_RamIdTable[SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md849"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_WKUP_ECC_AGGR0_SAM62A_DM_DM_ECC_AGGR</h2>

</div>
</div>
<a id="af3f9b442cdc1485e91270e709385e04a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f9b442cdc1485e91270e709385e04a">&#9670;&nbsp;</a></span>SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_RamIdTable[SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_TF0_F0_TPRAM_28X128_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_TF0_F0_TPRAM_28X128_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_TF0_F0_TPRAM_28X128_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_TF0_F1_TPRAM_28X128_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_TF0_F1_TPRAM_28X128_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_TF0_F1_TPRAM_28X128_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_RF0_F0_TPRAM_28X144_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_RF0_F0_TPRAM_28X144_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_RF0_F0_TPRAM_28X144_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_RF0_F1_TPRAM_28X144_SBW_SR_RAM_ID,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_RF0_F1_TPRAM_28X144_SBW_SR_INJECT_TYPE,</div>
<div class="line">      SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR_SAM62_PDMA_UART_PDMA_CORE_RF0_F1_TPRAM_28X144_SBW_SR_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md850"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_PDMA1_SAM62_PDMA_UART_ECCAGGR</h2>

</div>
</div>
<a id="ad3acbc7295f671498fc9d6961f8a533c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3acbc7295f671498fc9d6961f8a533c">&#9670;&nbsp;</a></span>SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div>
<div class="line">      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#ad05112a2aaa06605bec8b9d6bda37ba4">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md851"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="a4710491c430532d26763bcd7e08caf9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4710491c430532d26763bcd7e08caf9c">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RamIdTable[SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md852"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0</h2>

</div>
</div>
<a id="ace1742bd33ce2c553c230dce3a113824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace1742bd33ce2c553c230dce3a113824">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RamIdTable[SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md853"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1</h2>

</div>
</div>
<a id="a993ee65c231b8aab63e179eea416666a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a993ee65c231b8aab63e179eea416666a">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE2_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE2_RamIdTable[SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE2_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md854"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE2</h2>

</div>
</div>
<a id="a081b4a4fafde26295ac1a5015369c5f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081b4a4fafde26295ac1a5015369c5f9">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE3_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE3_RamIdTable[SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE3_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md855"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE3</h2>

</div>
</div>
<a id="a32c604e5e5c04bd247167aa85441e6ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c604e5e5c04bd247167aa85441e6ad">&#9670;&nbsp;</a></span>SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RamIdTable[SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md856"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_SAM62A_A53_512KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC</h2>

</div>
</div>
<a id="ac96fe060474d4ce3b3bc91bafe2abfc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac96fe060474d4ce3b3bc91bafe2abfc3">&#9670;&nbsp;</a></span>SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div>
<div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div>
<div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div>
<div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div>
<div class="line">      SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a6f5b4719e1217e24b4c15c6301e398f5">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md857"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="a5468f76747b32fa5548f3cd2aa9ac644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5468f76747b32fa5548f3cd2aa9ac644">&#9670;&nbsp;</a></span>SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    { SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,</div>
<div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,</div>
<div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,</div>
<div class="line">      0u,</div>
<div class="line">      NULL },</div>
<div class="line">    { SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,</div>
<div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,</div>
<div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,</div>
<div class="line">      SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,</div>
<div class="line">      <a class="code" href="sdl__ecc__soc_8h.html#a8d019e9dcea9e3aa8257388d3d71c2e7">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> },</div>
<div class="line">}</div>
</div><!-- fragment --><hr  />
 <h2><a class="anchor" id="autotoc_md858"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR</h2>

</div>
</div>
<a id="a255430c0e3888ba01e76657ef0c2179d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a255430c0e3888ba01e76657ef0c2179d">&#9670;&nbsp;</a></span>SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_RamIdTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a> SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_RamIdTable[SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR_NUM_RAMS]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<hr  />
 <h2><a class="anchor" id="autotoc_md859"></a>
This structure holds the list of Ram Ids for each memory subtype in SDL_ECC_AGGR0_SAM62A_SEC_HSM_ECC_AGGR</h2>

</div>
</div>
<a id="aa637a9b781a6f9e5ebd8249e300988f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa637a9b781a6f9e5ebd8249e300988f1">&#9670;&nbsp;</a></span>SDL_ECC_aggrBaseAddressTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a>* const SDL_ECC_aggrBaseAddressTable[<a class="el" href="sdl__ecc__soc_8h.html#a311bcd98ec974395e948fd5dad2c7212">SDL_ECC_Base_Address_TOTAL_ENTRIES</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a159d56ecc0ab0e8be9b20ff60c1775c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a159d56ecc0ab0e8be9b20ff60c1775c1">&#9670;&nbsp;</a></span>SDL_ECC_aggrTransBaseAddressTable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a>* SDL_ECC_aggrTransBaseAddressTable[SDL_ECC_MEMTYPE_MAX]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50fae1e03f03a64513c52ca6572f372a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50fae1e03f03a64513c52ca6572f372a">&#9670;&nbsp;</a></span>SDL_ECC_aggrTable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structSDL__EccAggrEntry__t.html">SDL_EccAggrEntry_t</a> SDL_ECC_aggrTable[SDL_ECC_MEMTYPE_MAX]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>SDL_ECC_aggrTable </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="asdl__ecc__soc_8h_html_aeedc3ae67b9c74fcbbad8499c9305b1b"><div class="ttname"><a href="sdl__ecc__soc_8h.html#aeedc3ae67b9c74fcbbad8499c9305b1b">SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:1950</div></div>
<div class="ttc" id="asdl__ecc__soc_8h_html_a2fb70ffe22acdf74525cbbff6e2594fe"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a2fb70ffe22acdf74525cbbff6e2594fe">SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_P2P_BRIDGE_ISAM62A_DM_MCU_ECC_AGGR_WKUP_1_CFG_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:164</div></div>
<div class="ttc" id="asdl__ecc__soc_8h_html_a8d019e9dcea9e3aa8257388d3d71c2e7"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a8d019e9dcea9e3aa8257388d3d71c2e7">SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCU_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:21659</div></div>
<div class="ttc" id="asdl__ecc__soc_8h_html_a3c04613b4465de95b02cb8cb564a55d9"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a3c04613b4465de95b02cb8cb564a55d9">SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_WKUP_SAFE_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:336</div></div>
<div class="ttc" id="asdl__ecc__soc_8h_html_a358ea1210b27a417e062cfa33aa74b36"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a358ea1210b27a417e062cfa33aa74b36">SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_groupEntries[SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:558</div></div>
<div class="ttc" id="asdl__ecc__soc_8h_html_af247781b11340e8c9e9dce25c6b1b6d1"><div class="ttname"><a href="sdl__ecc__soc_8h.html#af247781b11340e8c9e9dce25c6b1b6d1">SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_ECC_AGGR1_SAM62A_SEC_MCU_ECC_AGGR_AM62A_MAIN_FW_CBASS_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM62A_MCU_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:1988</div></div>
<div class="ttc" id="asdl__ecc__soc_8h_html_a36bbacdb2de1bfd23c96a40437583ad8"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a36bbacdb2de1bfd23c96a40437583ad8">SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_groupEntries[SDL_MCU_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:697</div></div>
<div class="ttc" id="asdl__ecc__soc_8h_html_a8c78171a1b4d71ece94ed2a6cf622e98"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a8c78171a1b4d71ece94ed2a6cf622e98">SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_groupEntries[SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_AM62A_WKUP_DM_CBASS_EXPORT_AM62A_WKUP_DM_CBASS_TO_AM62A_MCU_CBASS_DATA_L0_M2M_BRIDGE_DST_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:187</div></div>
<div class="ttc" id="asdl__ecc__soc_8h_html_ad05112a2aaa06605bec8b9d6bda37ba4"><div class="ttname"><a href="sdl__ecc__soc_8h.html#ad05112a2aaa06605bec8b9d6bda37ba4">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:21179</div></div>
<div class="ttc" id="asdl__ecc__soc_8h_html_a1539ebedadccbcf9fe670a1831f20b94"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a1539ebedadccbcf9fe670a1831f20b94">SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_groupEntries[SDL_WKUP_ECC_AGGR1_SAM62A_DM_MCU_ECC_AGGR_SAM62A_DM_MCU_ECC_AGGR_EDC_CTRL_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:491</div></div>
<div class="ttc" id="asdl__ecc__soc_8h_html_a06ea1a8f368ee934eb052dd9dcb982cc"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a06ea1a8f368ee934eb052dd9dcb982cc">SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_groupEntries[SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:718</div></div>
<div class="ttc" id="asdl__ecc__soc_8h_html_a6f5b4719e1217e24b4c15c6301e398f5"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a6f5b4719e1217e24b4c15c6301e398f5">SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCU_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:21637</div></div>
<div class="ttc" id="asdl__ecc__soc_8h_html_aaedf7eef45b88b356d6834ba8c7866fd"><div class="ttname"><a href="sdl__ecc__soc_8h.html#aaedf7eef45b88b356d6834ba8c7866fd">SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries[SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:739</div></div>
<div class="ttc" id="asdl__ecc__soc_8h_html_a686e61bbe8b855ef852cb2ab6ca84aa1"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a686e61bbe8b855ef852cb2ab6ca84aa1">SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_groupEntries[SDL_MCU_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:1811</div></div>
<div class="ttc" id="asdl__ecc__soc_8h_html_ac726adf44eede2b0574eb9f024021a4a"><div class="ttname"><a href="sdl__ecc__soc_8h.html#ac726adf44eede2b0574eb9f024021a4a">SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_groupEntries[SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:1090</div></div>
<div class="ttc" id="asdl__ecc__soc_8h_html_a7d64d75c266e8276ad17e0e78f35b91c"><div class="ttname"><a href="sdl__ecc__soc_8h.html#a7d64d75c266e8276ad17e0e78f35b91c">SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries</a></div><div class="ttdeci">static const SDL_GrpChkConfig_t SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_WKUP_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</div><div class="ttdef"><b>Definition:</b> sdl_ecc_soc.h:1105</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_f8e0a1ffeca776614a9a121bf4660feb.html">sdl</a></li><li class="navelem"><a class="el" href="dir_6767db920810d9543ff05ea3b5b3c5b2.html">ecc</a></li><li class="navelem"><a class="el" href="dir_6e6578bbc6b166d2122d2999f5cee597.html">soc</a></li><li class="navelem"><a class="el" href="dir_dfa2a0e953846ae214382599b6b305a3.html">am62ax</a></li><li class="navelem"><a class="el" href="sdl__ecc__soc_8h.html">sdl_ecc_soc.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
